#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x158e16ce0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x158e07c30 .scope module, "tb_sram_subsystem" "tb_sram_subsystem" 3 12;
 .timescale -9 -12;
P_0x158e186e0 .param/l "ADDR_WIDTH" 0 3 18, +C4<00000000000000000000000000001100>;
P_0x158e18720 .param/l "BANK_DEPTH" 0 3 16, +C4<00000000000000000000000001000000>;
P_0x158e18760 .param/l "CLK" 0 3 14, +C4<00000000000000000000000000001010>;
P_0x158e187a0 .param/l "DATA_WIDTH" 0 3 17, +C4<00000000000000000000000001000000>;
P_0x158e187e0 .param/l "NUM_BANKS" 0 3 15, +C4<00000000000000000000000000000100>;
v0x60000101d680_0 .var "clk", 0 0;
v0x60000101d710_0 .var "dma_addr", 11 0;
v0x60000101d7a0_0 .net "dma_rdata", 63 0, L_0x60000091c3f0;  1 drivers
v0x60000101d830_0 .var "dma_re", 0 0;
v0x60000101d8c0_0 .net "dma_ready", 0 0, L_0x6000013197c0;  1 drivers
v0x60000101d950_0 .var "dma_wdata", 63 0;
v0x60000101d9e0_0 .var "dma_we", 0 0;
v0x60000101da70_0 .var/i "errors", 31 0;
v0x60000101db00_0 .var/i "i", 31 0;
v0x60000101db90_0 .var "mxu_a_addr", 11 0;
v0x60000101dc20_0 .net "mxu_a_rdata", 63 0, L_0x60000091c310;  1 drivers
v0x60000101dcb0_0 .var "mxu_a_re", 0 0;
v0x60000101dd40_0 .net "mxu_a_ready", 0 0, L_0x600001319680;  1 drivers
v0x60000101ddd0_0 .var "mxu_o_addr", 11 0;
v0x60000101de60_0 .net "mxu_o_ready", 0 0, L_0x600001319720;  1 drivers
v0x60000101def0_0 .var "mxu_o_wdata", 63 0;
v0x60000101df80_0 .var "mxu_o_we", 0 0;
v0x60000101e010_0 .var "mxu_w_addr", 11 0;
v0x60000101e0a0_0 .net "mxu_w_rdata", 63 0, L_0x60000091c2a0;  1 drivers
v0x60000101e130_0 .var "mxu_w_re", 0 0;
v0x60000101e1c0_0 .net "mxu_w_ready", 0 0, L_0x600001319540;  1 drivers
v0x60000101e250_0 .var "rst_n", 0 0;
v0x60000101e2e0_0 .var "vpu_addr", 11 0;
v0x60000101e370_0 .net "vpu_rdata", 63 0, L_0x60000091c380;  1 drivers
v0x60000101e400_0 .var "vpu_re", 0 0;
v0x60000101e490_0 .net "vpu_ready", 0 0, L_0x6000013195e0;  1 drivers
v0x60000101e520_0 .var "vpu_wdata", 63 0;
v0x60000101e5b0_0 .var "vpu_we", 0 0;
S_0x158e07da0 .scope module, "dut" "sram_subsystem" 3 64, 4 11 0, S_0x158e07c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 64 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 12 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 64 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 12 "mxu_o_addr";
    .port_info 11 /INPUT 64 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 12 "vpu_addr";
    .port_info 15 /INPUT 64 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 64 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 12 "dma_addr";
    .port_info 21 /INPUT 64 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 64 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x158e04b10 .param/l "ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001100>;
P_0x158e04b50 .param/l "BANK_BITS" 1 4 69, +C4<00000000000000000000000000000010>;
P_0x158e04b90 .param/l "BANK_DEPTH" 0 4 13, +C4<00000000000000000000000001000000>;
P_0x158e04bd0 .param/l "DATA_WIDTH" 0 4 14, +C4<00000000000000000000000001000000>;
P_0x158e04c10 .param/l "NUM_BANKS" 0 4 12, +C4<00000000000000000000000000000100>;
P_0x158e04c50 .param/l "WORD_BITS" 1 4 70, +C4<00000000000000000000000000000110>;
L_0x60000091c2a0 .functor BUFZ 64, v0x60000101cab0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000091c310 .functor BUFZ 64, v0x60000101c5a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000091c380 .functor BUFZ 64, v0x60000101d0e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000091c3f0 .functor BUFZ 64, v0x60000101be70_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x60000101b450_0 .var/i "b", 31 0;
v0x60000101b4e0 .array "bank_addr", 3 0, 5 0;
v0x60000101b570_0 .net "bank_dma", 1 0, L_0x600001319180;  1 drivers
v0x60000101b600_0 .var "bank_dma_d", 1 0;
v0x60000101b690_0 .net "bank_mxu_a", 1 0, L_0x600001318fa0;  1 drivers
v0x60000101b720_0 .var "bank_mxu_a_d", 1 0;
v0x60000101b7b0_0 .net "bank_mxu_o", 1 0, L_0x600001319040;  1 drivers
v0x60000101b840_0 .net "bank_mxu_w", 1 0, L_0x600001318f00;  1 drivers
v0x60000101b8d0_0 .var "bank_mxu_w_d", 1 0;
v0x60000101b960 .array "bank_rdata", 3 0;
v0x60000101b960_0 .net v0x60000101b960 0, 63 0, v0x60000101a0a0_0; 1 drivers
v0x60000101b960_1 .net v0x60000101b960 1, 63 0, v0x60000101a5b0_0; 1 drivers
v0x60000101b960_2 .net v0x60000101b960 2, 63 0, v0x60000101aac0_0; 1 drivers
v0x60000101b960_3 .net v0x60000101b960 3, 63 0, v0x60000101afd0_0; 1 drivers
v0x60000101b9f0_0 .var "bank_re", 3 0;
v0x60000101ba80_0 .net "bank_vpu", 1 0, L_0x6000013190e0;  1 drivers
v0x60000101bb10_0 .var "bank_vpu_d", 1 0;
v0x60000101bba0 .array "bank_wdata", 3 0, 63 0;
v0x60000101bc30_0 .var "bank_we", 3 0;
v0x60000101bcc0_0 .net "clk", 0 0, v0x60000101d680_0;  1 drivers
v0x60000101bd50_0 .net "dma_addr", 11 0, v0x60000101d710_0;  1 drivers
v0x60000101bde0_0 .net "dma_rdata", 63 0, L_0x60000091c3f0;  alias, 1 drivers
v0x60000101be70_0 .var "dma_rdata_reg", 63 0;
v0x60000101bf00_0 .net "dma_re", 0 0, v0x60000101d830_0;  1 drivers
v0x60000101c000_0 .net "dma_ready", 0 0, L_0x6000013197c0;  alias, 1 drivers
v0x60000101c090_0 .net "dma_wdata", 63 0, v0x60000101d950_0;  1 drivers
v0x60000101c120_0 .net "dma_we", 0 0, v0x60000101d9e0_0;  1 drivers
v0x60000101c1b0_0 .var "grant_dma", 3 0;
v0x60000101c240_0 .var "grant_mxu_a", 3 0;
v0x60000101c2d0_0 .var "grant_mxu_o", 3 0;
v0x60000101c360_0 .var "grant_mxu_w", 3 0;
v0x60000101c3f0_0 .var "grant_vpu", 3 0;
v0x60000101c480_0 .net "mxu_a_addr", 11 0, v0x60000101db90_0;  1 drivers
v0x60000101c510_0 .net "mxu_a_rdata", 63 0, L_0x60000091c310;  alias, 1 drivers
v0x60000101c5a0_0 .var "mxu_a_rdata_reg", 63 0;
v0x60000101c630_0 .net "mxu_a_re", 0 0, v0x60000101dcb0_0;  1 drivers
v0x60000101c6c0_0 .net "mxu_a_ready", 0 0, L_0x600001319680;  alias, 1 drivers
v0x60000101c750_0 .net "mxu_o_addr", 11 0, v0x60000101ddd0_0;  1 drivers
v0x60000101c7e0_0 .net "mxu_o_ready", 0 0, L_0x600001319720;  alias, 1 drivers
v0x60000101c870_0 .net "mxu_o_wdata", 63 0, v0x60000101def0_0;  1 drivers
v0x60000101c900_0 .net "mxu_o_we", 0 0, v0x60000101df80_0;  1 drivers
v0x60000101c990_0 .net "mxu_w_addr", 11 0, v0x60000101e010_0;  1 drivers
v0x60000101ca20_0 .net "mxu_w_rdata", 63 0, L_0x60000091c2a0;  alias, 1 drivers
v0x60000101cab0_0 .var "mxu_w_rdata_reg", 63 0;
v0x60000101cb40_0 .net "mxu_w_re", 0 0, v0x60000101e130_0;  1 drivers
v0x60000101cbd0_0 .net "mxu_w_ready", 0 0, L_0x600001319540;  alias, 1 drivers
v0x60000101cc60_0 .var "req_dma", 3 0;
v0x60000101ccf0_0 .var "req_mxu_a", 3 0;
v0x60000101cd80_0 .var "req_mxu_o", 3 0;
v0x60000101ce10_0 .var "req_mxu_w", 3 0;
v0x60000101cea0_0 .var "req_vpu", 3 0;
v0x60000101cf30_0 .net "rst_n", 0 0, v0x60000101e250_0;  1 drivers
v0x60000101cfc0_0 .net "vpu_addr", 11 0, v0x60000101e2e0_0;  1 drivers
v0x60000101d050_0 .net "vpu_rdata", 63 0, L_0x60000091c380;  alias, 1 drivers
v0x60000101d0e0_0 .var "vpu_rdata_reg", 63 0;
v0x60000101d170_0 .net "vpu_re", 0 0, v0x60000101e400_0;  1 drivers
v0x60000101d200_0 .net "vpu_ready", 0 0, L_0x6000013195e0;  alias, 1 drivers
v0x60000101d290_0 .net "vpu_wdata", 63 0, v0x60000101e520_0;  1 drivers
v0x60000101d320_0 .net "vpu_we", 0 0, v0x60000101e5b0_0;  1 drivers
v0x60000101d3b0_0 .net "word_dma", 5 0, L_0x6000013194a0;  1 drivers
v0x60000101d440_0 .net "word_mxu_a", 5 0, L_0x6000013192c0;  1 drivers
v0x60000101d4d0_0 .net "word_mxu_o", 5 0, L_0x600001319360;  1 drivers
v0x60000101d560_0 .net "word_mxu_w", 5 0, L_0x600001319220;  1 drivers
v0x60000101d5f0_0 .net "word_vpu", 5 0, L_0x600001319400;  1 drivers
E_0x600003716680/0 .event anyedge, v0x60000101b8d0_0, v0x60000101a0a0_0, v0x60000101a5b0_0, v0x60000101aac0_0;
E_0x600003716680/1 .event anyedge, v0x60000101afd0_0, v0x60000101b720_0, v0x60000101bb10_0, v0x60000101b600_0;
E_0x600003716680 .event/or E_0x600003716680/0, E_0x600003716680/1;
E_0x600003716700/0 .event anyedge, v0x60000101ce10_0, v0x60000101ccf0_0, v0x60000101cd80_0, v0x60000101cea0_0;
E_0x600003716700/1 .event anyedge, v0x60000101cc60_0, v0x60000101c360_0, v0x60000101d560_0, v0x60000101c240_0;
E_0x600003716700/2 .event anyedge, v0x60000101d440_0, v0x60000101c2d0_0, v0x60000101d4d0_0, v0x60000101c870_0;
E_0x600003716700/3 .event anyedge, v0x60000101c3f0_0, v0x60000101d5f0_0, v0x60000101d290_0, v0x60000101d320_0;
E_0x600003716700/4 .event anyedge, v0x60000101d170_0, v0x60000101c1b0_0, v0x60000101d3b0_0, v0x60000101c090_0;
E_0x600003716700/5 .event anyedge, v0x60000101c120_0, v0x60000101bf00_0;
E_0x600003716700 .event/or E_0x600003716700/0, E_0x600003716700/1, E_0x600003716700/2, E_0x600003716700/3, E_0x600003716700/4, E_0x600003716700/5;
E_0x600003716740/0 .event anyedge, v0x60000101cb40_0, v0x60000101b840_0, v0x60000101c630_0, v0x60000101b690_0;
E_0x600003716740/1 .event anyedge, v0x60000101c900_0, v0x60000101b7b0_0, v0x60000101d320_0, v0x60000101d170_0;
E_0x600003716740/2 .event anyedge, v0x60000101ba80_0, v0x60000101c120_0, v0x60000101bf00_0, v0x60000101b570_0;
E_0x600003716740 .event/or E_0x600003716740/0, E_0x600003716740/1, E_0x600003716740/2;
L_0x600001318a00 .part v0x60000101bc30_0, 0, 1;
L_0x600001318aa0 .part v0x60000101b9f0_0, 0, 1;
L_0x600001318b40 .part v0x60000101bc30_0, 1, 1;
L_0x600001318be0 .part v0x60000101b9f0_0, 1, 1;
L_0x600001318c80 .part v0x60000101bc30_0, 2, 1;
L_0x600001318d20 .part v0x60000101b9f0_0, 2, 1;
L_0x600001318dc0 .part v0x60000101bc30_0, 3, 1;
L_0x600001318e60 .part v0x60000101b9f0_0, 3, 1;
L_0x600001318f00 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_bank, 2, v0x60000101e010_0 (v0x60000101b210_0) S_0x158e145a0;
L_0x600001318fa0 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_bank, 2, v0x60000101db90_0 (v0x60000101b210_0) S_0x158e145a0;
L_0x600001319040 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_bank, 2, v0x60000101ddd0_0 (v0x60000101b210_0) S_0x158e145a0;
L_0x6000013190e0 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_bank, 2, v0x60000101e2e0_0 (v0x60000101b210_0) S_0x158e145a0;
L_0x600001319180 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_bank, 2, v0x60000101d710_0 (v0x60000101b210_0) S_0x158e145a0;
L_0x600001319220 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_word, 6, v0x60000101e010_0 (v0x60000101b330_0) S_0x158e14710;
L_0x6000013192c0 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_word, 6, v0x60000101db90_0 (v0x60000101b330_0) S_0x158e14710;
L_0x600001319360 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_word, 6, v0x60000101ddd0_0 (v0x60000101b330_0) S_0x158e14710;
L_0x600001319400 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_word, 6, v0x60000101e2e0_0 (v0x60000101b330_0) S_0x158e14710;
L_0x6000013194a0 .ufunc/vec4 TD_tb_sram_subsystem.dut.get_word, 6, v0x60000101d710_0 (v0x60000101b330_0) S_0x158e14710;
L_0x600001319540 .part/v v0x60000101c360_0, L_0x600001318f00, 1;
L_0x600001319680 .part/v v0x60000101c240_0, L_0x600001318fa0, 1;
L_0x600001319720 .part/v v0x60000101c2d0_0, L_0x600001319040, 1;
L_0x6000013195e0 .part/v v0x60000101c3f0_0, L_0x6000013190e0, 1;
L_0x6000013197c0 .part/v v0x60000101c1b0_0, L_0x600001319180, 1;
S_0x158e04c90 .scope generate, "bank_gen[0]" "bank_gen[0]" 4 184, 4 184 0, S_0x158e07da0;
 .timescale 0 0;
P_0x600003716780 .param/l "i" 1 4 184, +C4<00>;
S_0x158e13b90 .scope module, "bank_inst" "sram_bank" 4 188, 4 253 0, S_0x158e04c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 64 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 64 "rdata";
P_0x600000c1c500 .param/l "DEPTH" 0 4 254, +C4<00000000000000000000000001000000>;
P_0x600000c1c540 .param/l "WIDTH" 0 4 255, +C4<00000000000000000000000001000000>;
v0x60000101b4e0_0 .array/port v0x60000101b4e0, 0;
v0x600001019e60_0 .net "addr", 5 0, v0x60000101b4e0_0;  1 drivers
v0x600001019ef0_0 .net "clk", 0 0, v0x60000101d680_0;  alias, 1 drivers
v0x600001019f80_0 .var/i "i", 31 0;
v0x60000101a010 .array "mem", 63 0, 63 0;
v0x60000101a0a0_0 .var "rdata", 63 0;
v0x60000101a130_0 .net "re", 0 0, L_0x600001318aa0;  1 drivers
v0x60000101bba0_0 .array/port v0x60000101bba0, 0;
v0x60000101a1c0_0 .net "wdata", 63 0, v0x60000101bba0_0;  1 drivers
v0x60000101a250_0 .net "we", 0 0, L_0x600001318a00;  1 drivers
E_0x600003716880 .event posedge, v0x600001019ef0_0;
S_0x158e13d00 .scope generate, "bank_gen[1]" "bank_gen[1]" 4 184, 4 184 0, S_0x158e07da0;
 .timescale 0 0;
P_0x600003716900 .param/l "i" 1 4 184, +C4<01>;
S_0x158e13e70 .scope module, "bank_inst" "sram_bank" 4 188, 4 253 0, S_0x158e13d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 64 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 64 "rdata";
P_0x600000c1c780 .param/l "DEPTH" 0 4 254, +C4<00000000000000000000000001000000>;
P_0x600000c1c7c0 .param/l "WIDTH" 0 4 255, +C4<00000000000000000000000001000000>;
v0x60000101b4e0_1 .array/port v0x60000101b4e0, 1;
v0x60000101a370_0 .net "addr", 5 0, v0x60000101b4e0_1;  1 drivers
v0x60000101a400_0 .net "clk", 0 0, v0x60000101d680_0;  alias, 1 drivers
v0x60000101a490_0 .var/i "i", 31 0;
v0x60000101a520 .array "mem", 63 0, 63 0;
v0x60000101a5b0_0 .var "rdata", 63 0;
v0x60000101a640_0 .net "re", 0 0, L_0x600001318be0;  1 drivers
v0x60000101bba0_1 .array/port v0x60000101bba0, 1;
v0x60000101a6d0_0 .net "wdata", 63 0, v0x60000101bba0_1;  1 drivers
v0x60000101a760_0 .net "we", 0 0, L_0x600001318b40;  1 drivers
S_0x158e13fe0 .scope generate, "bank_gen[2]" "bank_gen[2]" 4 184, 4 184 0, S_0x158e07da0;
 .timescale 0 0;
P_0x600003716a40 .param/l "i" 1 4 184, +C4<010>;
S_0x158e14150 .scope module, "bank_inst" "sram_bank" 4 188, 4 253 0, S_0x158e13fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 64 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 64 "rdata";
P_0x600000c1c400 .param/l "DEPTH" 0 4 254, +C4<00000000000000000000000001000000>;
P_0x600000c1c440 .param/l "WIDTH" 0 4 255, +C4<00000000000000000000000001000000>;
v0x60000101b4e0_2 .array/port v0x60000101b4e0, 2;
v0x60000101a880_0 .net "addr", 5 0, v0x60000101b4e0_2;  1 drivers
v0x60000101a910_0 .net "clk", 0 0, v0x60000101d680_0;  alias, 1 drivers
v0x60000101a9a0_0 .var/i "i", 31 0;
v0x60000101aa30 .array "mem", 63 0, 63 0;
v0x60000101aac0_0 .var "rdata", 63 0;
v0x60000101ab50_0 .net "re", 0 0, L_0x600001318d20;  1 drivers
v0x60000101bba0_2 .array/port v0x60000101bba0, 2;
v0x60000101abe0_0 .net "wdata", 63 0, v0x60000101bba0_2;  1 drivers
v0x60000101ac70_0 .net "we", 0 0, L_0x600001318c80;  1 drivers
S_0x158e142c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 4 184, 4 184 0, S_0x158e07da0;
 .timescale 0 0;
P_0x600003716bc0 .param/l "i" 1 4 184, +C4<011>;
S_0x158e14430 .scope module, "bank_inst" "sram_bank" 4 188, 4 253 0, S_0x158e142c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 64 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 64 "rdata";
P_0x600000c1c580 .param/l "DEPTH" 0 4 254, +C4<00000000000000000000000001000000>;
P_0x600000c1c5c0 .param/l "WIDTH" 0 4 255, +C4<00000000000000000000000001000000>;
v0x60000101b4e0_3 .array/port v0x60000101b4e0, 3;
v0x60000101ad90_0 .net "addr", 5 0, v0x60000101b4e0_3;  1 drivers
v0x60000101ae20_0 .net "clk", 0 0, v0x60000101d680_0;  alias, 1 drivers
v0x60000101aeb0_0 .var/i "i", 31 0;
v0x60000101af40 .array "mem", 63 0, 63 0;
v0x60000101afd0_0 .var "rdata", 63 0;
v0x60000101b060_0 .net "re", 0 0, L_0x600001318e60;  1 drivers
v0x60000101bba0_3 .array/port v0x60000101bba0, 3;
v0x60000101b0f0_0 .net "wdata", 63 0, v0x60000101bba0_3;  1 drivers
v0x60000101b180_0 .net "we", 0 0, L_0x600001318dc0;  1 drivers
S_0x158e145a0 .scope function.vec4.s2, "get_bank" "get_bank" 4 73, 4 73 0, S_0x158e07da0;
 .timescale 0 0;
v0x60000101b210_0 .var "addr", 11 0;
; Variable get_bank is vec4 return value of scope S_0x158e145a0
TD_tb_sram_subsystem.dut.get_bank ;
    %load/vec4 v0x60000101b210_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000101b210_0;
    %parti/s 2, 6, 4;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x158e14710 .scope function.vec4.s6, "get_word" "get_word" 4 81, 4 81 0, S_0x158e07da0;
 .timescale 0 0;
v0x60000101b330_0 .var "addr", 11 0;
; Variable get_word is vec4 return value of scope S_0x158e14710
TD_tb_sram_subsystem.dut.get_word ;
    %load/vec4 v0x60000101b330_0;
    %parti/s 6, 2, 3;
    %ret/vec4 0, 0, 6;  Assign to get_word (store_vec4_to_lval)
    %end;
    .scope S_0x158e13b90;
T_2 ;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x60000101a1c0_0;
    %load/vec4 v0x600001019e60_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101a010, 0, 4;
T_2.0 ;
    %load/vec4 v0x60000101a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001019e60_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60000101a010, 4;
    %assign/vec4 v0x60000101a0a0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x158e13b90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001019f80_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600001019f80_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x600001019f80_0;
    %store/vec4a v0x60000101a010, 4, 0;
    %load/vec4 v0x600001019f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001019f80_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x158e13e70;
T_4 ;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x60000101a6d0_0;
    %load/vec4 v0x60000101a370_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101a520, 0, 4;
T_4.0 ;
    %load/vec4 v0x60000101a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60000101a370_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60000101a520, 4;
    %assign/vec4 v0x60000101a5b0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x158e13e70;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101a490_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x60000101a490_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60000101a490_0;
    %store/vec4a v0x60000101a520, 4, 0;
    %load/vec4 v0x60000101a490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101a490_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x158e14150;
T_6 ;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x60000101abe0_0;
    %load/vec4 v0x60000101a880_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101aa30, 0, 4;
T_6.0 ;
    %load/vec4 v0x60000101ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x60000101a880_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60000101aa30, 4;
    %assign/vec4 v0x60000101aac0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x158e14150;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101a9a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x60000101a9a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60000101a9a0_0;
    %store/vec4a v0x60000101aa30, 4, 0;
    %load/vec4 v0x60000101a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101a9a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x158e14430;
T_8 ;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x60000101b0f0_0;
    %load/vec4 v0x60000101ad90_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101af40, 0, 4;
T_8.0 ;
    %load/vec4 v0x60000101b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000101ad90_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x60000101af40, 4;
    %assign/vec4 v0x60000101afd0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x158e14430;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101aeb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x60000101aeb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60000101aeb0_0;
    %store/vec4a v0x60000101af40, 4, 0;
    %load/vec4 v0x60000101aeb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101aeb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x158e07da0;
T_10 ;
    %wait E_0x600003716740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101b450_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x60000101b450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x60000101cb40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0x60000101b840_0;
    %pad/u 32;
    %load/vec4 v0x60000101b450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101ce10_0, 4, 1;
    %load/vec4 v0x60000101c630_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_10.3, 8;
    %load/vec4 v0x60000101b690_0;
    %pad/u 32;
    %load/vec4 v0x60000101b450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101ccf0_0, 4, 1;
    %load/vec4 v0x60000101c900_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v0x60000101b7b0_0;
    %pad/u 32;
    %load/vec4 v0x60000101b450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101cd80_0, 4, 1;
    %load/vec4 v0x60000101d320_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.6, 8;
    %load/vec4 v0x60000101d170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.6;
    %flag_get/vec4 8;
    %jmp/0 T_10.5, 8;
    %load/vec4 v0x60000101ba80_0;
    %pad/u 32;
    %load/vec4 v0x60000101b450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.5;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101cea0_0, 4, 1;
    %load/vec4 v0x60000101c120_0;
    %flag_set/vec4 8;
    %jmp/1 T_10.8, 8;
    %load/vec4 v0x60000101bf00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.8;
    %flag_get/vec4 8;
    %jmp/0 T_10.7, 8;
    %load/vec4 v0x60000101b570_0;
    %pad/u 32;
    %load/vec4 v0x60000101b450_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101cc60_0, 4, 1;
    %load/vec4 v0x60000101b450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101b450_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x158e07da0;
T_11 ;
    %wait E_0x600003716700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101b450_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x60000101b450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x60000101ce10_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101c360_0, 4, 1;
    %load/vec4 v0x60000101ccf0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x60000101ce10_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.2;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101c240_0, 4, 1;
    %load/vec4 v0x60000101cd80_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x60000101ce10_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_11.3, 8;
    %load/vec4 v0x60000101ccf0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.3;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101c2d0_0, 4, 1;
    %load/vec4 v0x60000101cea0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.7, 10;
    %load/vec4 v0x60000101ce10_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x60000101ccf0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_11.5, 8;
    %load/vec4 v0x60000101cd80_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.5;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101c3f0_0, 4, 1;
    %load/vec4 v0x60000101cc60_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.11, 11;
    %load/vec4 v0x60000101ce10_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.10, 10;
    %load/vec4 v0x60000101ccf0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x60000101cd80_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x60000101cea0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %nor/r;
    %and;
T_11.8;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101c1b0_0, 4, 1;
    %load/vec4 v0x60000101c360_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x60000101d560_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101b4e0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101bba0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101b9f0_0, 4, 1;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x60000101c240_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x60000101d440_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101b4e0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101bba0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101bc30_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101b9f0_0, 4, 1;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x60000101c2d0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x60000101d4d0_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101b4e0, 4, 0;
    %load/vec4 v0x60000101c870_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101bba0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101b9f0_0, 4, 1;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x60000101c3f0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x60000101d5f0_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101b4e0, 4, 0;
    %load/vec4 v0x60000101d290_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101bba0, 4, 0;
    %load/vec4 v0x60000101d320_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101bc30_0, 4, 1;
    %load/vec4 v0x60000101d170_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101b9f0_0, 4, 1;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x60000101c1b0_0;
    %load/vec4 v0x60000101b450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x60000101d3b0_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101b4e0, 4, 0;
    %load/vec4 v0x60000101c090_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101bba0, 4, 0;
    %load/vec4 v0x60000101c120_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101bc30_0, 4, 1;
    %load/vec4 v0x60000101bf00_0;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101b9f0_0, 4, 1;
    %jmp T_11.21;
T_11.20 ;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101b4e0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4a v0x60000101bba0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101bc30_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101b450_0;
    %store/vec4 v0x60000101b9f0_0, 4, 1;
T_11.21 ;
T_11.19 ;
T_11.17 ;
T_11.15 ;
T_11.13 ;
    %load/vec4 v0x60000101b450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101b450_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x158e07da0;
T_12 ;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101b840_0;
    %assign/vec4 v0x60000101b8d0_0, 0;
    %load/vec4 v0x60000101b690_0;
    %assign/vec4 v0x60000101b720_0, 0;
    %load/vec4 v0x60000101ba80_0;
    %assign/vec4 v0x60000101bb10_0, 0;
    %load/vec4 v0x60000101b570_0;
    %assign/vec4 v0x60000101b600_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x158e07da0;
T_13 ;
    %wait E_0x600003716680;
    %load/vec4 v0x60000101b8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101b960, 4;
    %store/vec4 v0x60000101cab0_0, 0, 64;
    %load/vec4 v0x60000101b720_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101b960, 4;
    %store/vec4 v0x60000101c5a0_0, 0, 64;
    %load/vec4 v0x60000101bb10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101b960, 4;
    %store/vec4 v0x60000101d0e0_0, 0, 64;
    %load/vec4 v0x60000101b600_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101b960, 4;
    %store/vec4 v0x60000101be70_0, 0, 64;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x158e07c30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e250_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101e010_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e130_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101db90_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101ddd0_0, 0, 12;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x60000101def0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101df80_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101e2e0_0, 0, 12;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x60000101e520_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e400_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101d710_0, 0, 12;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x60000101d950_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101da70_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x158e07c30;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x60000101d680_0;
    %inv;
    %store/vec4 v0x60000101d680_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x158e07c30;
T_16 ;
    %vpi_call/w 3 80 "$display", "\000" {0 0 0};
    %vpi_call/w 3 81 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 82 "$display", "\342\225\221         SRAM Subsystem Unit Testbench                      \342\225\221" {0 0 0};
    %vpi_call/w 3 83 "$display", "\342\225\221         Banks=%0d, Depth=%0d, Width=%0d                        \342\225\221", P_0x158e187e0, P_0x158e18720, P_0x158e187a0 {0 0 0};
    %vpi_call/w 3 84 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101e250_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 91 "$display", "\000" {0 0 0};
    %vpi_call/w 3 92 "$display", "[TEST 1] Basic Write/Read via MXU ports" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x60000101ddd0_0, 0, 12;
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %store/vec4 v0x60000101def0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101df80_0, 0, 1;
    %wait E_0x600003716880;
T_16.0 ;
    %load/vec4 v0x60000101de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_16.1, 8;
    %wait E_0x600003716880;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101df80_0, 0, 1;
    %wait E_0x600003716880;
    %vpi_call/w 3 103 "$display", "  Wrote %h to addr %h", v0x60000101def0_0, v0x60000101ddd0_0 {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x60000101e010_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101e130_0, 0, 1;
    %wait E_0x600003716880;
T_16.2 ;
    %load/vec4 v0x60000101e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_16.3, 8;
    %wait E_0x600003716880;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e130_0, 0, 1;
    %wait E_0x600003716880;
    %wait E_0x600003716880;
    %vpi_call/w 3 114 "$display", "  Read  %h from addr %h", v0x60000101e0a0_0, v0x60000101e010_0 {0 0 0};
    %load/vec4 v0x60000101e0a0_0;
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %cmp/e;
    %jmp/0xz  T_16.4, 4;
    %vpi_call/w 3 117 "$display", "  PASS: Data matches" {0 0 0};
    %jmp T_16.5;
T_16.4 ;
    %vpi_call/w 3 119 "$display", "  FAIL: Data mismatch" {0 0 0};
    %load/vec4 v0x60000101da70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101da70_0, 0, 32;
T_16.5 ;
    %delay 50000, 0;
    %vpi_call/w 3 128 "$display", "\000" {0 0 0};
    %vpi_call/w 3 129 "$display", "[TEST 2] Concurrent access to different banks" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x60000101ddd0_0, 0, 12;
    %pushi/vec4 2290649224, 0, 35;
    %concati/vec4 286331153, 0, 29;
    %store/vec4 v0x60000101def0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101df80_0, 0, 1;
    %pushi/vec4 5, 0, 12;
    %store/vec4 v0x60000101d710_0, 0, 12;
    %pushi/vec4 2290649224, 0, 34;
    %concati/vec4 572662306, 0, 30;
    %store/vec4 v0x60000101d950_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101d9e0_0, 0, 1;
    %wait E_0x600003716880;
    %delay 1000, 0;
    %vpi_call/w 3 149 "$display", "  mxu_o_ready=%b, dma_ready=%b", v0x60000101de60_0, v0x60000101d8c0_0 {0 0 0};
    %vpi_call/w 3 150 "$display", "  PASS: Concurrent access test completed" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d9e0_0, 0, 1;
    %wait E_0x600003716880;
    %delay 50000, 0;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[TEST 3] Priority arbitration (same bank conflict)" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101e010_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101e130_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101e2e0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101e400_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000101d710_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101d830_0, 0, 1;
    %wait E_0x600003716880;
    %vpi_call/w 3 176 "$display", "  Conflict on bank 0:" {0 0 0};
    %vpi_call/w 3 177 "$display", "    mxu_w_ready = %b (highest priority)", v0x60000101e1c0_0 {0 0 0};
    %vpi_call/w 3 178 "$display", "    vpu_ready   = %b", v0x60000101e490_0 {0 0 0};
    %vpi_call/w 3 179 "$display", "    dma_ready   = %b (lowest priority)", v0x60000101d8c0_0 {0 0 0};
    %load/vec4 v0x60000101e1c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.9, 10;
    %load/vec4 v0x60000101e490_0;
    %nor/r;
    %and;
T_16.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.8, 9;
    %load/vec4 v0x60000101d8c0_0;
    %nor/r;
    %and;
T_16.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %vpi_call/w 3 183 "$display", "  PASS: MXU_W won arbitration" {0 0 0};
    %jmp T_16.7;
T_16.6 ;
    %vpi_call/w 3 185 "$display", "  FAIL: Priority not respected" {0 0 0};
    %load/vec4 v0x60000101da70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101da70_0, 0, 32;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d830_0, 0, 1;
    %wait E_0x600003716880;
    %delay 50000, 0;
    %vpi_call/w 3 199 "$display", "\000" {0 0 0};
    %vpi_call/w 3 200 "$display", "[TEST 4] VPU Write then Read" {0 0 0};
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x60000101e2e0_0, 0, 12;
    %pushi/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %store/vec4 v0x60000101e520_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101e5b0_0, 0, 1;
    %wait E_0x600003716880;
T_16.10 ;
    %load/vec4 v0x60000101e490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_16.11, 8;
    %wait E_0x600003716880;
    %jmp T_16.10;
T_16.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e5b0_0, 0, 1;
    %wait E_0x600003716880;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101e400_0, 0, 1;
    %wait E_0x600003716880;
T_16.12 ;
    %load/vec4 v0x60000101e490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_16.13, 8;
    %wait E_0x600003716880;
    %jmp T_16.12;
T_16.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101e400_0, 0, 1;
    %wait E_0x600003716880;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101e370_0;
    %pushi/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %cmp/e;
    %jmp/0xz  T_16.14, 4;
    %vpi_call/w 3 220 "$display", "  PASS: VPU read correct data" {0 0 0};
    %jmp T_16.15;
T_16.14 ;
    %vpi_call/w 3 222 "$display", "  FAIL: VPU read %h, expected AAAABBBBCCCCDDDD", v0x60000101e370_0 {0 0 0};
    %load/vec4 v0x60000101da70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101da70_0, 0, 32;
T_16.15 ;
    %delay 50000, 0;
    %vpi_call/w 3 231 "$display", "\000" {0 0 0};
    %vpi_call/w 3 232 "$display", "[TEST 5] DMA Sequential Writes" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101db00_0, 0, 32;
T_16.16 ;
    %load/vec4 v0x60000101db00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.17, 5;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x60000101db00_0;
    %add;
    %pad/u 12;
    %store/vec4 v0x60000101d710_0, 0, 12;
    %pushi/vec4 3671719936, 0, 32;
    %load/vec4 v0x60000101db00_0;
    %add;
    %pushi/vec4 3132751872, 0, 32;
    %load/vec4 v0x60000101db00_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000101d950_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101d9e0_0, 0, 1;
    %wait E_0x600003716880;
T_16.18 ;
    %load/vec4 v0x60000101d8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_16.19, 8;
    %wait E_0x600003716880;
    %jmp T_16.18;
T_16.19 ;
    %load/vec4 v0x60000101db00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101db00_0, 0, 32;
    %jmp T_16.16;
T_16.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d9e0_0, 0, 1;
    %wait E_0x600003716880;
    %pushi/vec4 258, 0, 12;
    %store/vec4 v0x60000101d710_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000101d830_0, 0, 1;
    %wait E_0x600003716880;
T_16.20 ;
    %load/vec4 v0x60000101d8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_16.21, 8;
    %wait E_0x600003716880;
    %jmp T_16.20;
T_16.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000101d830_0, 0, 1;
    %wait E_0x600003716880;
    %wait E_0x600003716880;
    %load/vec4 v0x60000101d7a0_0;
    %parti/s 32, 0, 2;
    %cmpi/e 3132751874, 0, 32;
    %jmp/0xz  T_16.22, 4;
    %vpi_call/w 3 254 "$display", "  PASS: DMA burst write/read verified" {0 0 0};
    %jmp T_16.23;
T_16.22 ;
    %vpi_call/w 3 256 "$display", "  FAIL: DMA read %h", v0x60000101d7a0_0 {0 0 0};
    %load/vec4 v0x60000101da70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101da70_0, 0, 32;
T_16.23 ;
    %delay 100000, 0;
    %vpi_call/w 3 264 "$display", "\000" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 266 "$display", "Tests: 5, Errors: %0d", v0x60000101da70_0 {0 0 0};
    %load/vec4 v0x60000101da70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.24, 4;
    %vpi_call/w 3 267 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_16.25;
T_16.24 ;
    %vpi_call/w 3 268 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_16.25 ;
    %vpi_call/w 3 269 "$display", "\000" {0 0 0};
    %vpi_call/w 3 271 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x158e07c30;
T_17 ;
    %vpi_call/w 3 274 "$dumpfile", "sram_subsystem.vcd" {0 0 0};
    %vpi_call/w 3 274 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x158e07c30 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x158e07c30;
T_18 ;
    %delay 50000000, 0;
    %vpi_call/w 3 275 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 275 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_sram_subsystem.v";
    "rtl/memory/sram_subsystem.v";
