{"serial": "53001", "code": "CO1006", "class": "*", "name": {"en": "Digital Logic Circuit  Labs.", "ch": "數位邏輯實驗"}, "instructor": {"en": "Chen, Yih-Min", "ch": "陳逸民"}, "department": {"en": "Department of Communication Engineering", "ch": "通訊工程學系"}, "system": {"en": "Undergraduate Programme", "ch": "學士班"}, "time_loc": {"en": [{"time": {"week": 3, "period": ["A"]}, "loc": "Engineering Building #2 223"}, {"time": {"week": 3, "period": ["B"]}, "loc": "Engineering Building #2 223"}, {"time": {"week": 3, "period": ["C"]}, "loc": "Engineering Building #2 223"}], "ch": [{"time": {"week": 3, "period": ["A"]}, "loc": "工程二館", "room": "223"}, {"time": {"week": 3, "period": ["B"]}, "loc": "工程二館", "room": "223"}, {"time": {"week": 3, "period": ["C"]}, "loc": "工程二館", "room": "223"}]}, "required": true, "credits": "1", "isFulSem": false, "lang": {"en": "Chinese", "ch": "國語"}, "crsCard": {"en": "Optional", "ch": "部份使用"}, "max_stu": 70, "assigned": 0, "selected": 70, "remark": {"en": "", "ch": ""}, "goal": {"en": "Experience and solidify the learning of Digital Logic System with practical development environment for digital logic system design.", "ch": "使用實務數位邏輯系統設計發展環境進行數位邏輯電路實驗，以體驗落實數位邏輯系統之學習。"}, "content": {"en": "週次 內容 備註\n1 課程簡介與實驗分組\n2 Xilinx ISE/Vivado/HDL-Verilog/Schematic\n3 Basic Logic Gates & Boolean Algebra\n4 Algebra Simplification & Karnaugh Maps-I\n5 Algebra Simplification & Karnaugh Maps-II\n6 Decoder/Encoder\n7 Seven Segment Display & LEDs\n8 Read-Only-Memory (ROM)/Programmable Logic Arrays (PLA)\n9 Mid-Term Exam\n10 Filp-Flops\n11 Counters\n12 Sequential Logic Circuits\n13 Finite State Machine and Applications\n14 Arithmetic Circuits-Adder/ Subtractor, Multiplier/Divider\n15 Arithmetic Circuits-CORDIC\n16 Register Files & Random-Access-Memory (RAM)\n17 Push-Down/Pop-Up Stacks/First-In-First-Out Queue (Buffer)\n18 Final Exam", "ch": "週次 內容 備註\n1 課程簡介與實驗分組\n2 Xilinx ISE/Vivado/HDL-Verilog/Schematic\n3 Basic Logic Gates & Boolean Algebra\n4 Algebra Simplification & Karnaugh Maps-I\n5 Algebra Simplification & Karnaugh Maps-II\n6 Decoder/Encoder\n7 Seven Segment Display & LEDs\n8 Read-Only-Memory (ROM)/Programmable Logic Arrays (PLA)\n9 Mid-Term Exam\n10 Filp-Flops\n11 Counters\n12 Sequential Logic Circuits\n13 Finite State Machine and Applications\n14 Arithmetic Circuits-Adder/ Subtractor, Multiplier/Divider\n15 Arithmetic Circuits-CORDIC\n16 Register Files & Random-Access-Memory (RAM)\n17 Push-Down /Pop-Up Stacks/First-In-First-Out Queue (Buffer)\n18 Final Exam"}, "textbook": {"en": "Software：Isim, Xilinx ISE/Vivado；Hardware：EGO-XA7 FPGA EVM", "ch": "輔助教材：軟體：Isim, Xilinx ISE/Vivado；硬體：EGO-XA7 FPGA EVM 習題講解：助教每次做實驗內容與原理說明"}, "self_comp": {"en": "90", "ch": "90"}, "method": {"en": "Lecture Practical Training Lab Others", "ch": "講授 實習/實驗 其他"}, "grading": {"en": "實驗報告 70% 期中考 15% 期末考 15%", "ch": "實驗報告 70% 期中考 15% 期末考 15%"}, "office_hr": {"en": "Thur. 10:00-11:50，14:00-15:50", "ch": "週四 10:00-11:50，14:00-15:50"}, "teach_week": {"en": "18", "ch": "18"}, "flex_desc": {"en": "", "ch": ""}, "domain": {"en": "通訊系統 、 訊號處理 、 通訊網路", "ch": "通訊系統 、 訊號處理 、 通訊網路"}, "map": {"en": [{"competency": "Applying Engineering Fundamentals", "rate": "(4) High", "Assessments": "Test/Exam"}, {"competency": "Experiment Design and Data Analysis", "rate": "(5) Very High", "Assessments": "Assignments"}, {"competency": "Engineering Practice", "rate": "(5) Very High", "Assessments": "Test/Exam"}, {"competency": "Design and Implementation of Engineering System", "rate": "(3) Medium", "Assessments": "Assignments"}, {"competency": "Team Work", "rate": "(4) High", "Assessments": "Assignments"}, {"competency": "Problem Analysis", "rate": "(5) Very High", "Assessments": "Test/Exam"}, {"competency": "Global Vision and Life-Long Learning", "rate": "(3) Medium", "Assessments": "Assignments"}, {"competency": "Society Responsibility", "rate": "(3) Medium", "Assessments": "Practices/Experiments"}], "ch": [{"competency": "基礎工程知識運用", "rate": "(4) 高", "Assessments": "紙筆測驗/會考"}, {"competency": "實驗設計與數據解析", "rate": "(5) 非常高", "Assessments": "作業練習"}, {"competency": "工程實作", "rate": "(5) 非常高", "Assessments": "紙筆測驗/會考"}, {"competency": "工程系統設計與製作", "rate": "(3) 普通", "Assessments": "作業練習"}, {"competency": "團隊合作", "rate": "(4) 高", "Assessments": "作業練習"}, {"competency": "問題分析", "rate": "(5) 非常高", "Assessments": "紙筆測驗/會考"}, {"competency": "國際視野與終身學習", "rate": "(3) 普通", "Assessments": "作業練習"}, {"competency": "社會責任", "rate": "(3) 普通", "Assessments": "實作/實驗"}]}, "asign_crite": {"en": ["Department:Department of Communication Engineering、Interdisciplinary Program of Electrical Engineering and Computer Science only.Year:First Year only.", "Department:Department of Communication Engineering、Double Major-Department of Communication Engineering only.", "Department:Interdisciplinary Program of Electrical Engineering and Computer Science only."], "ch": ["系所:限通訊工程學系、資訊電機學院學士班。年級:限一年級。", "系所:限通訊工程學系、雙主修-通訊工程學系。", "系所:限資訊電機學院學士班。"]}, "prelim_sel": 70, "gender": {"male": 52, "female": 18}, "stu_depart": {"en": {"Department of Communication Engineering": 44, "Interdisciplinary Program of Electrical Engineering and Computer Science": 26}, "ch": {"通訊工程學系": 44, "資訊電機學院學士班": 26}}, "stu_grade": {"Bachelor": {"2": 1, "3": 3, "1": 66}, "Master": {}, "Doctor": {}}}