
È
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board24
 digilentinc.com:basys3:part0:1.12default:default2d
PD:/Xilinx/Vivado/2014.1/data/boards/board_parts/artix7/basys3/1.1/board_part.xml2default:default2"
xc7a35tcpg23612default:defaultZ49-26
É
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board24
 digilentinc.com:nexys4:part0:1.12default:default2d
PD:/Xilinx/Vivado/2014.1/data/boards/board_parts/artix7/nexys4/1.1/board_part.xml2default:default2#
xc7a100tcsg32412default:defaultZ49-26
Ñ
scannot add Board Part %s available at %s as part %s specified in board_part file is either invalid or not available5*board28
$digilentinc.com:nexys4_ddr:part0:1.12default:default2h
TD:/Xilinx/Vivado/2014.1/data/boards/board_parts/artix7/nexys4_ddr/1.1/board_part.xml2default:default2#
xc7a100tcsg32412default:defaultZ49-26
5
Refreshing IP repositories
234*coregenZ19-234
u
 Loaded user IP repository '%s'.
1135*coregen27
#d:/G3_OrchestraConductorDemo/src/IP2default:defaultZ19-1700
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
D:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
ø
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
add_files: 2default:default2
00:00:092default:default2
00:00:102default:default2
287.0002default:default2
97.1952default:defaultZ17-268
u
Command: %s
53*	vivadotcl2M
9synth_design -top design_1_wrapper -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
Æ
,redeclaration of ansi port %s is not allowed2611*oasys2
thresh2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
562default:default8@Z8-2611
´
%s has already been declared976*oasys2
thresh2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
562default:default8@Z8-976
º
 second declaration of %s ignored2654*oasys2
thresh2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
562default:default8@Z8-2654
«
%s is declared here994*oasys2
thresh2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
492default:default8@Z8-994
È
,redeclaration of ansi port %s is not allowed2611*oasys2
tg_clr_r2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
572default:default8@Z8-2611
¶
%s has already been declared976*oasys2
tg_clr_r2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
572default:default8@Z8-976
¼
 second declaration of %s ignored2654*oasys2
tg_clr_r2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
572default:default8@Z8-2654
­
%s is declared here994*oasys2
tg_clr_r2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
462default:default8@Z8-994
È
,redeclaration of ansi port %s is not allowed2611*oasys2
tg_clr_g2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
582default:default8@Z8-2611
¶
%s has already been declared976*oasys2
tg_clr_g2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
582default:default8@Z8-976
¼
 second declaration of %s ignored2654*oasys2
tg_clr_g2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
582default:default8@Z8-2654
­
%s is declared here994*oasys2
tg_clr_g2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
472default:default8@Z8-994
È
,redeclaration of ansi port %s is not allowed2611*oasys2
tg_clr_b2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
592default:default8@Z8-2611
¶
%s has already been declared976*oasys2
tg_clr_b2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
592default:default8@Z8-976
¼
 second declaration of %s ignored2654*oasys2
tg_clr_b2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
592default:default8@Z8-2654
­
%s is declared here994*oasys2
tg_clr_b2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
482default:default8@Z8-994
Å
,redeclaration of ansi port %s is not allowed2611*oasys2
sum_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
632default:default8@Z8-2611
³
%s has already been declared976*oasys2
sum_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
632default:default8@Z8-976
¹
 second declaration of %s ignored2654*oasys2
sum_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
632default:default8@Z8-2654
ª
%s is declared here994*oasys2
sum_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
432default:default8@Z8-994
Å
,redeclaration of ansi port %s is not allowed2611*oasys2
sum_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
642default:default8@Z8-2611
³
%s has already been declared976*oasys2
sum_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
642default:default8@Z8-976
¹
 second declaration of %s ignored2654*oasys2
sum_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
642default:default8@Z8-2654
ª
%s is declared here994*oasys2
sum_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
442default:default8@Z8-994
Ì
,redeclaration of ansi port %s is not allowed2611*oasys2 
sample_count2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
652default:default8@Z8-2611
º
%s has already been declared976*oasys2 
sample_count2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
652default:default8@Z8-976
À
 second declaration of %s ignored2654*oasys2 
sample_count2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
652default:default8@Z8-2654
±
%s is declared here994*oasys2 
sample_count2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
452default:default8@Z8-994
Ë
,redeclaration of ansi port %s is not allowed2611*oasys2
cam_pixel_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
722default:default8@Z8-2611
¹
%s has already been declared976*oasys2
cam_pixel_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
722default:default8@Z8-976
¿
 second declaration of %s ignored2654*oasys2
cam_pixel_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
722default:default8@Z8-2654
°
%s is declared here994*oasys2
cam_pixel_x2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
402default:default8@Z8-994
Ë
,redeclaration of ansi port %s is not allowed2611*oasys2
cam_pixel_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
732default:default8@Z8-2611
¹
%s has already been declared976*oasys2
cam_pixel_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
732default:default8@Z8-976
¿
 second declaration of %s ignored2654*oasys2
cam_pixel_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
732default:default8@Z8-2654
°
%s is declared here994*oasys2
cam_pixel_y2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
412default:default8@Z8-994
Í
,redeclaration of ansi port %s is not allowed2611*oasys2!
last_captured2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
742default:default8@Z8-2611
»
%s has already been declared976*oasys2!
last_captured2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
742default:default8@Z8-976
Á
 second declaration of %s ignored2654*oasys2!
last_captured2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
742default:default8@Z8-2654
²
%s is declared here994*oasys2!
last_captured2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
422default:default8@Z8-994
È
,redeclaration of ansi port %s is not allowed2611*oasys2
new_addr2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
752default:default8@Z8-2611
¶
%s has already been declared976*oasys2
new_addr2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
752default:default8@Z8-976
¼
 second declaration of %s ignored2654*oasys2
new_addr2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
752default:default8@Z8-2654
­
%s is declared here994*oasys2
new_addr2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
392default:default8@Z8-994
È
,redeclaration of ansi port %s is not allowed2611*oasys2
r_valid2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
1002default:default8@Z8-2611
È
,redeclaration of ansi port %s is not allowed2611*oasys2
g_valid2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
1012default:default8@Z8-2611
È
,redeclaration of ansi port %s is not allowed2611*oasys2
b_valid2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
1022default:default8@Z8-2611
Î
%s has already been declared976*oasys2
marker_x2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
4232default:default8@Z8-976
Ô
 second declaration of %s ignored2654*oasys2
marker_x2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
4232default:default8@Z8-2654
Ä
%s is declared here994*oasys2
marker_x2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
952default:default8@Z8-994
Ä
%s is declared here994*oasys2
marker_y2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
952default:default8@Z8-994
»
,redeclaration of ansi port %s is not allowed2611*oasys2
ampSD2default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
4192default:default8@Z8-2611
»
,redeclaration of ansi port %s is not allowed2611*oasys2
tempo2default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
4292default:default8@Z8-2611
½
,redeclaration of ansi port %s is not allowed2611*oasys2
speaker2default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
7002default:default8@Z8-2611
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 359.574 ; gain = 188.375
2default:default
“
synthesizing module '%s'638*oasys2$
design_1_wrapper2default:default2
†D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
122default:default8@Z8-638
‚
synthesizing module '%s'638*oasys2
design_12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
132default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
GND2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-638
ğ
%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2
VCC2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354802default:default8@Z8-638
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
22default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354802default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2(
design_1_axi_tft_0_02default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd2default:default2
1252default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_I2C_SLAVE_ADDR bound to: 8'b01110110 
2default:default
v
%s*synth2g
S	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 32'b11110000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
é
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_tft2default:default2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2562default:default2
U02default:default2
axi_tft2default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd2default:default2
2812default:default8@Z8-3491
»
synthesizing module '%s'638*oasys2+
axi_tft__parameterized02default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
4172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_I2C_SLAVE_ADDR bound to: 8'b01110110 
2default:default
l
%s*synth2]
I	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: -268435456 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
Ù
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2812default:default8@Z8-4472
Ù
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2822default:default8@Z8-4472
Ù
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2832default:default8@Z8-4472
Ù
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2842default:default8@Z8-4472
½
synthesizing module '%s'638*oasys2!
axi_lite_ipif2default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ã
synthesizing module '%s'638*oasys2$
slave_attachment2default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Á
synthesizing module '%s'638*oasys2#
address_decoder2default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
³
synthesizing module '%s'638*oasys2
	pselect_f2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b00 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
32default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b01 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ş
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
32default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b10 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ş
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
32default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b11 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ş
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
32default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2#
address_decoder2default:default2
42default:default2
12default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
 
default block is never used226*oasys2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
ş
%done synthesizing module '%s' (%s#%s)256*oasys2$
slave_attachment2default:default2
52default:default2
12default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_lite_ipif2default:default2
62default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2$
axi_master_burst2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst.vhd2default:default2
3502default:default8@Z8-638
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_NATIVE_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LENGTH_WIDTH bound to: 12 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ò
synthesizing module '%s'638*oasys2*
axi_master_burst_reset2default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1342default:default8@Z8-638
ê
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1622default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1632default:default8@Z8-4472
ê
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1642default:default8@Z8-4472

%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_master_burst_reset2default:default2
72default:default2
12default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1342default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2/
axi_master_burst_cmd_status2default:default2Ú
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
2392default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_NATIVE_DWIDTH bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_CMD_BTT_USED_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
è
synthesizing module '%s'638*oasys25
!axi_master_burst_first_stb_offset2default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd2default:default2
1162default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 8 - type: integer 
2default:default
£
%done synthesizing module '%s' (%s#%s)256*oasys25
!axi_master_burst_first_stb_offset2default:default2
82default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd2default:default2
1162default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2-
axi_master_burst_stbs_set2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_stbs_set.vhd2default:default2
1152default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
2default:default
“
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_stbs_set2default:default2
92default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_stbs_set.vhd2default:default2
1152default:default8@Z8-256
¿
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2(
sig_muxed_status_reg2default:default2
82default:default2
72default:default2Ú
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
9232default:default8@Z8-3936
‡
merging register '%s' into '%s'3619*oasys2&
sig_pop_status_reg2default:default2)
sig_cmd_cmplt_reg_reg2default:default2Ú
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
5612default:default8@Z8-4471
˜
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_master_burst_cmd_status2default:default2
102default:default2
12default:default2Ú
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
2392default:default8@Z8-256
Ş
synthesizing module '%s'638*oasys20
axi_master_burst_rd_wr_cntlr2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd2default:default2
3682default:default8@Z8-638
W
%s*synth2H
4	Parameter C_RDWR_ARID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RDWR_ID_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_RDWR_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_RDWR_MDATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_RDWR_SDATA_WIDTH bound to: 64 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RDWR_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RDWR_BTT_USED bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RDWR_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RDWR_PCC_CMD_WIDTH bound to: 68 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_RDWR_STATUS_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Î
synthesizing module '%s'638*oasys2(
axi_master_burst_pcc2default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_pcc.vhd2default:default2
3132default:default8@Z8-638
]
%s*synth2N
:	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BTT_USED bound to: 12 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
2default:default
Ø
synthesizing module '%s'638*oasys2-
axi_master_burst_strb_gen2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ADDR_MODE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_strb_gen2default:default2
112default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-256
è
synthesizing module '%s'638*oasys2=
)axi_master_burst_strb_gen__parameterized02default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-638
W
%s*synth2H
4	Parameter C_ADDR_MODE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
2default:default
¤
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_master_burst_strb_gen__parameterized02default:default2
112default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2(
axi_master_burst_pcc2default:default2
122default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_pcc.vhd2default:default2
3132default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys2.
axi_master_burst_addr_cntl2default:default2Ù
Âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3092default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ADDR_ID bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
î
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ù
Âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3832default:default8@Z8-4472
î
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ù
Âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3852default:default8@Z8-4472
–
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_master_burst_addr_cntl2default:default2
132default:default2
12default:default2Ù
Âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3092default:default8@Z8-256
Ş
synthesizing module '%s'638*oasys20
axi_master_burst_rddata_cntl2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd2default:default2
3582default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ò
synthesizing module '%s'638*oasys2*
axi_master_burst_rdmux2default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rdmux.vhd2default:default2
1372default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_master_burst_rdmux2default:default2
142default:default2
12default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rdmux.vhd2default:default2
1372default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_rddata_cntl2default:default2
152default:default2
12default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd2default:default2
3582default:default8@Z8-256
ä
synthesizing module '%s'638*oasys23
axi_master_burst_rd_status_cntl2default:default2Ş
Çd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd2default:default2
2012default:default8@Z8-638
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
 
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_master_burst_rd_status_cntl2default:default2
162default:default2
12default:default2Ş
Çd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd2default:default2
2012default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2-
axi_master_burst_skid_buf2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1462default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
í
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1682default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1692default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1712default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1722default:default8@Z8-4472
”
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_skid_buf2default:default2
172default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1462default:default8@Z8-256
Ş
synthesizing module '%s'638*oasys20
axi_master_burst_wrdata_cntl2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd2default:default2
3812default:default8@Z8-638
`
%s*synth2Q
=	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_STORE_FORWARD bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
š
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_wrdata_cntl2default:default2
182default:default2
12default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd2default:default2
3812default:default8@Z8-256
ä
synthesizing module '%s'638*oasys23
axi_master_burst_wr_status_cntl2default:default2Ş
Çd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd2default:default2
2542default:default8@Z8-638
b
%s*synth2S
?	Parameter C_ENABLE_STORE_FORWARD bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_STS_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ğ
synthesizing module '%s'638*oasys2)
axi_master_burst_fifo2default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
µ
synthesizing module '%s'638*oasys2

srl_fifo_f2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
½
synthesizing module '%s'638*oasys2"
srl_fifo_rbu_f2default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ë
synthesizing module '%s'638*oasys2)
cntr_incr_decr_addn_f2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default8@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
192default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default8@Z8-256
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
¸
synthesizing module '%s'638*oasys2
XORCY2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
202default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
Å
synthesizing module '%s'638*oasys2'
FDS__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2'
FDS__parameterized02default:default2
212default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-256
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‡
%done synthesizing module '%s' (%s#%s)256*oasys2)
cntr_incr_decr_addn_f2default:default2
222default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2

dynshreg_f2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ê
synthesizing module '%s'638*oasys2+
SRLC16E__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2+
SRLC16E__parameterized02default:default2
232default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default8@Z8-256
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2default:default2
242default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2"
srl_fifo_rbu_f2default:default2
252default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2default:default2
262default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_master_burst_fifo2default:default2
272default:default2
12default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-256
à
synthesizing module '%s'638*oasys29
%axi_master_burst_fifo__parameterized02default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_IS_ASYNC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Å
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Í
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Å
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
S
%s*synth2D
0	Parameter C_DEPTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491

%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized02default:default2
272default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized02default:default2
272default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized02default:default2
272default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_master_burst_fifo__parameterized02default:default2
272default:default2
12default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_master_burst_wr_status_cntl2default:default2
282default:default2
12default:default2Ş
Çd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd2default:default2
2542default:default8@Z8-256
Ş
synthesizing module '%s'638*oasys20
axi_master_burst_skid2mm_buf2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1482default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
2default:default
ğ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1732default:default8@Z8-4472
ğ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1742default:default8@Z8-4472
ğ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1762default:default8@Z8-4472
ğ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1772default:default8@Z8-4472
Ø
synthesizing module '%s'638*oasys2-
axi_master_burst_wr_demux2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_demux.vhd2default:default2
1372default:default8@Z8-638
\
%s*synth2M
9	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_wr_demux2default:default2
292default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_demux.vhd2default:default2
1372default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_skid2mm_buf2default:default2
302default:default2
12default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1482default:default8@Z8-256
š
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_rd_wr_cntlr2default:default2
312default:default2
12default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd2default:default2
3682default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2-
axi_master_burst_rd_llink2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_llink.vhd2default:default2
1782default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NATIVE_DWIDTH bound to: 64 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_rd_llink2default:default2
322default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_llink.vhd2default:default2
1782default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2-
axi_master_burst_wr_llink2default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_llink.vhd2default:default2
1782default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NATIVE_DWIDTH bound to: 64 - type: integer 
2default:default
”
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_wr_llink2default:default2
332default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_llink.vhd2default:default2
1782default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_master_burst2default:default2
342default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst.vhd2default:default2
3502default:default8@Z8-256
[
%s*synth2L
8	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 1920 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MST_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MST_DWIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_REG bound to: 4 - type: integer 
2default:default
®
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2/
axi_tft_v2_0_tft_controller2default:default2Ğ
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v2default:default2
1052default:default2

TFT_CTRL_I2default:default2/
axi_tft_v2_0_tft_controller2default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
8602default:default8@Z8-3491
Ô
synthesizing module '%s'638*oasys2/
axi_tft_v2_0_tft_controller2default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v2default:default2
1052default:default8@Z8-638
[
%s*synth2L
8	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 1920 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MST_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MST_DWIDTH bound to: 64 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_REG bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TRANS_INIT bound to: 19 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LINE_INIT bound to: 479 - type: integer 
2default:default
±
synthesizing module '%s'638*oasys2
cdc_sync2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2512default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2522default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2532default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2542default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2552default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2562default:default8@Z8-4472
í
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
352default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
FDR2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
FDR2default:default2
362default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized02default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1322default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1332default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1342default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1352default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1362default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1372default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1382default:default8@Z8-4472
ı
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized02default:default2
362default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_VECTOR_WIDTH bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3872default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3892default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3902default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3912default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3922default:default8@Z8-4472
Ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3932default:default8@Z8-4472
ı
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized12default:default2
362default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized22default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized22default:default2
362default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2/
axi_tft_v2_0_slave_register2default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_slave_register.v2default:default2
1012default:default8@Z8-638
f
%s*synth2W
C	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 1920 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_REG bound to: 4 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_tft_v2_0_slave_register2default:default2
372default:default2
12default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_slave_register.v2default:default2
1012default:default8@Z8-256
Î
synthesizing module '%s'638*oasys2,
axi_tft_v2_0_line_buffer2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_line_buffer.v2default:default2
1142default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ä
synthesizing module '%s'638*oasys2.
axi_tft_v2_0_async_fifo_fg2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/async_fifo_fg.vhd2default:default2
2522default:default8@Z8-638
\
%s*synth2M
9	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_ERR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ERR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RD_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WR_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
Ä
synthesizing module '%s'638*oasys2(
fifo_generator_v12_02default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys2.
fifo_generator_v12_0_synth2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
À
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
Æ
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2282default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2312default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2322default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2342default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2352default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
5982default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
5992default:default8@Z8-4472
è
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
6002default:default8@Z8-4472
‚
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
382default:default2
12default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
	input_blk2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
392default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
°
synthesizing module '%s'638*oasys2
memory2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LARGER_DEPTH bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INITB_VAL bound to: 000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
blk_mem_gen_v8_22default:default2¿
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
1232default:default2
bmg2default:default2$
blk_mem_gen_v8_22default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
7942default:default8@Z8-3491
È
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INITB_VAL bound to: 000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
2default:default
c
%s*synth2T
@	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
2default:default
Ä
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_2_synth2default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
g
%s*synth2X
D	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INITB_VAL bound to: 000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INITB_VAL bound to: 000000000 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
¾
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRA_WIDTH_CORE bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ADDRB_WIDTH_CORE bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
402default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
È
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INITB_VAL bound to: 000000000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
Ä
synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_INITA_VAL bound to: 36'b000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_INITB_VAL bound to: 36'b000000000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
^
%s*synth2O
;	Parameter C_MEM_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
È
synthesizing module '%s'638*oasys2,
blk_mem_gen_prim_wrapper2default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
a
%s*synth2R
>	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USER_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
^
%s*synth2O
;	Parameter C_MEM_ADDR_WIDTH_A bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MEM_ADDR_WIDTH_B bound to: 9 - type: integer 
2default:default
œ
null assignment ignored3449*oasys2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
88682default:default8@Z8-3919
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter INIT_A bound to: 20'b00000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter INIT_B bound to: 20'b00000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: SDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Z
%s*synth2K
7	Parameter SRVAL_A bound to: 20'b00000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter SRVAL_B bound to: 20'b00000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
æ
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB18E12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
89112default:default8@Z8-113
„
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_prim_wrapper2default:default2
412default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
422default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
432default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
À
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 36 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
442default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
452default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_2_synth2default:default2
462default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2
472default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
482default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
clk_x_pntrs2default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2#
synchronizer_ff2default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_WIDTH bound to: 9 - type: integer 
2default:default
å
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1432default:default8@Z8-4472
ı
%done synthesizing module '%s' (%s#%s)256*oasys2#
synchronizer_ff2default:default2
492default:default2
12default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
clk_x_pntrs2default:default2
502default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
rd_logic2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RD_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_DEPTH bound to: 512 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
º
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
512default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
È
synthesizing module '%s'638*oasys2&
rd_status_flags_as2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
²
synthesizing module '%s'638*oasys2
compare2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 9 - type: integer 
2default:default
Ü
,binding component instance '%s' to cell '%s'113*oasys2
m12default:default2
MUXCY2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1982default:default8@Z8-113
Ü
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
Ü
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
Ü
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
Ü
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
î
%done synthesizing module '%s' (%s#%s)256*oasys2
compare2default:default2
522default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_as2default:default2
532default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
rd_dc_as2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_dc_as.vhd2default:default2
1492default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
ğ
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_dc_as2default:default2
542default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_dc_as.vhd2default:default2
1492default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2(
rd_handshaking_flags2default:default2Ñ
ºd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2(
rd_handshaking_flags2default:default2
552default:default2
12default:default2Ñ
ºd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd2default:default2
1562default:default8@Z8-256
²
synthesizing module '%s'638*oasys2
rd_fwft2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
˜
default block is never used226*oasys2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
˜
default block is never used226*oasys2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
˜
default block is never used226*oasys2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
î
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
562default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
ğ
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
572default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
wr_logic2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 509 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 508 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
º
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
582default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
È
synthesizing module '%s'638*oasys2&
wr_status_flags_as2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_as2default:default2
592default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
wr_dc_as2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_dc_as.vhd2default:default2
1522default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
ğ
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_dc_as2default:default2
602default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_dc_as.vhd2default:default2
1522default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2(
wr_handshaking_flags2default:default2Ñ
ºd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd2default:default2
1532default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2(
wr_handshaking_flags2default:default2
612default:default2
12default:default2Ñ
ºd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd2default:default2
1532default:default8@Z8-256
ğ
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
622default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
·
synthesizing module '%s'638*oasys2

output_blk2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 36 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Ş
RTL assertion: "%s"63*oasys2L
8WR_DATA_COUNT_WIDTH should be greater than WR_PNTR_WIDTH2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
4382default:default8@Z8-63
Ş
RTL assertion: "%s"63*oasys2L
8RD_DATA_COUNT_WIDTH should be greater than RD_PNTR_WIDTH2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
4712default:default8@Z8-63
ó
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
632default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
642default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
652default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v12_0_synth2default:default2
662default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v12_02default:default2
672default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_tft_v2_0_async_fifo_fg2default:default2
682default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/async_fifo_fg.vhd2default:default2
2522default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_tft_v2_0_line_buffer2default:default2
692default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_line_buffer.v2default:default2
1142default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2'
axi_tft_v2_0_h_sync2default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_h_sync.v2default:default2
1072default:default8@Z8-638
O
%s*synth2@
,	Parameter SET_COUNTERS bound to: 5'b00001 
2default:default
H
%s*synth29
%	Parameter PULSE bound to: 5'b00010 
2default:default
M
%s*synth2>
*	Parameter BACK_PORCH bound to: 5'b00100 
2default:default
H
%s*synth29
%	Parameter PIXEL bound to: 5'b01000 
2default:default
N
%s*synth2?
+	Parameter FRONT_PORCH bound to: 5'b10000 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_tft_v2_0_h_sync2default:default2
702default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_h_sync.v2default:default2
1072default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2'
axi_tft_v2_0_v_sync2default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_v_sync.v2default:default2
1092default:default8@Z8-638
O
%s*synth2@
,	Parameter SET_COUNTERS bound to: 5'b00001 
2default:default
H
%s*synth29
%	Parameter PULSE bound to: 5'b00010 
2default:default
M
%s*synth2>
*	Parameter BACK_PORCH bound to: 5'b00100 
2default:default
G
%s*synth28
$	Parameter LINE bound to: 5'b01000 
2default:default
N
%s*synth2?
+	Parameter FRONT_PORCH bound to: 5'b10000 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_tft_v2_0_v_sync2default:default2
712default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_v_sync.v2default:default2
1092default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2.
axi_tft_v2_0_tft_interface2default:default2Ñ
ºd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_interface.v2default:default2
1082default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys2
FDS2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2default:default2
712default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-256
·
synthesizing module '%s'638*oasys2
ODDR2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-638
c
%s*synth2T
@	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter SRTYPE bound to: SYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2default:default2
722default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_tft_v2_0_tft_interface2default:default2
732default:default2
12default:default2Ñ
ºd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_interface.v2default:default2
1082default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_tft_v2_0_tft_controller2default:default2
742default:default2
12default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v2default:default2
1052default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_tft__parameterized02default:default2
752default:default2
12default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
4172default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_axi_tft_0_02default:default2
762default:default2
12default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd2default:default2
1252default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	axi_tft_02default:default2(
design_1_axi_tft_0_02default:default2
612default:default2
562default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
3732default:default8@Z8-350
Æ
synthesizing module '%s'638*oasys2-
design_1_axi_uartlite_0_02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd2default:default2
862default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BAUDRATE bound to: 9600 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_PARITY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ODD_PARITY bound to: 0 - type: integer 
2default:default
‡
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
axi_uartlite2default:default2Å
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
1732default:default2
U02default:default2 
axi_uartlite2default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd2default:default2
1562default:default8@Z8-3491
Ê
synthesizing module '%s'638*oasys20
axi_uartlite__parameterized02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
2432default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BAUDRATE bound to: 9600 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_PARITY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ODD_PARITY bound to: 0 - type: integer 
2default:default
ã
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
1922default:default8@Z8-4472
ã
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
1932default:default8@Z8-4472
¼
synthesizing module '%s'638*oasys2!
uartlite_core2default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd2default:default2
1892default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BAUDRATE bound to: 9600 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_PARITY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ODD_PARITY bound to: 0 - type: integer 
2default:default
²
synthesizing module '%s'638*oasys2
baudrate2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd2default:default2
1422default:default8@Z8-638
U
%s*synth2F
2	Parameter C_RATIO bound to: 651 - type: integer 
2default:default
î
%done synthesizing module '%s' (%s#%s)256*oasys2
baudrate2default:default2
772default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd2default:default2
1422default:default8@Z8-256
š
null assignment ignored3449*oasys2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd2default:default2
4552default:default8@Z8-3919
¸
synthesizing module '%s'638*oasys2
uartlite_rx2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd2default:default2
1742default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_PARITY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ODD_PARITY bound to: 0 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized32default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized32default:default2
772default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
¹
synthesizing module '%s'638*oasys2 
dynshreg_i_f2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_INIT_VALUE bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2 
dynshreg_i_f2default:default2
782default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Í
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Û
synthesizing module '%s'638*oasys29
%cntr_incr_decr_addn_f__parameterized02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
—
%done synthesizing module '%s' (%s#%s)256*oasys29
%cntr_incr_decr_addn_f__parameterized02default:default2
782default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized12default:default2
782default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized12default:default2
782default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized12default:default2
782default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
uartlite_rx2default:default2
792default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd2default:default2
1742default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
uartlite_tx2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd2default:default2
1682default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_PARITY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ODD_PARITY bound to: 0 - type: integer 
2default:default
É
synthesizing module '%s'638*oasys20
dynshreg_i_f__parameterized02default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-638
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DWIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys20
dynshreg_i_f__parameterized02default:default2
792default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-256
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
uartlite_tx2default:default2
802default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd2default:default2
1682default:default8@Z8-256
ø
%done synthesizing module '%s' (%s#%s)256*oasys2!
uartlite_core2default:default2
812default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd2default:default2
1892default:default8@Z8-256
†
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_uartlite__parameterized02default:default2
822default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
2432default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
design_1_axi_uartlite_0_02default:default2
832default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd2default:default2
862default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2(
design_1_clk_wiz_1_02default:default2µ
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v2default:default2
712default:default8@Z8-638
¿
synthesizing module '%s'638*oasys20
design_1_clk_wiz_1_0_clk_wiz2default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v2default:default2
692default:default8@Z8-638
·
synthesizing module '%s'638*oasys2
IBUF2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
842default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-256
½
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
852default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
862default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys20
design_1_clk_wiz_1_0_clk_wiz2default:default2
872default:default2
12default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v2default:default2
692default:default8@Z8-256
ë
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_clk_wiz_1_02default:default2
882default:default2
12default:default2µ
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v2default:default2
712default:default8@Z8-256
«
synthesizing module '%s'638*oasys2$
design_1_mdm_1_02default:default2µ
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
732default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_BSCAN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM2default:default2¯
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
1122default:default2
U02default:default2
MDM2default:default2µ
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
9482default:default8@Z8-3491
¬
synthesizing module '%s'638*oasys2'
MDM__parameterized02default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_BSCAN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
Î
&Detected and applied attribute %s = %s3620*oasys2
buffer_type2default:default2
none2default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
17462default:default8@Z8-4472
[
%s*synth2L
8	Parameter DISABLE_JTAG bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter JTAG_CHAIN bound to: 2 - type: integer 
2default:default
Ó
,binding component instance '%s' to cell '%s'113*oasys2
	BSCANE2_I2default:default2
BSCANE22default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
18052default:default8@Z8-113
Ğ
,binding component instance '%s' to cell '%s'113*oasys2
	BUFG_DRCK2default:default2
BUFG2default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19292default:default8@Z8-113
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BASEADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HIGHADDR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM_Core2default:default2´
Ÿd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
962default:default2
MDM_Core_I12default:default2
MDM_Core2default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19432default:default8@Z8-3491
µ
synthesizing module '%s'638*oasys2,
MDM_Core__parameterized02default:default2¶
Ÿd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-638
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BASEADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HIGHADDR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
JTAG_CONTROL2default:default2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
972default:default2"
JTAG_CONTROL_I2default:default2 
JTAG_CONTROL2default:default2¶
Ÿd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
16092default:default8@Z8-3491
½
synthesizing module '%s'638*oasys20
JTAG_CONTROL__parameterized02default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Õ
,binding component instance '%s' to cell '%s'113*oasys2
FDC_I2default:default2
FDC_12default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5592default:default8@Z8-113
Ï
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5762default:default8@Z8-4472
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ø
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ø
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ø
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ø
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
Ø
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ú
,binding component instance '%s' to cell '%s'113*oasys2
	SYNC_FDRE2default:default2
FDRE_12default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6452default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000101100111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ù
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_12default:default2
SRL16E2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6762default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100001010000111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ù
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_22default:default2
SRL16E2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6902default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100010001000011 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ü
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_12default:default2
SRL16E2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7532default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0101100001001101 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ü
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_22default:default2
SRL16E2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7672default:default8@Z8-113
Ô
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
8932default:default8@Z8-4472
ù
%done synthesizing module '%s' (%s#%s)256*oasys20
JTAG_CONTROL__parameterized02default:default2
892default:default2
12default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2,
MDM_Core__parameterized02default:default2
902default:default2
12default:default2¶
Ÿd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2'
MDM__parameterized02default:default2
912default:default2
12default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2$
design_1_mdm_1_02default:default2
922default:default2
12default:default2µ
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
732default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2+
design_1_microblaze_0_02default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
j
%s*synth2[
G	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
p
%s*synth2a
M	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
p
%s*synth2a
M	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
÷
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

MicroBlaze2default:default2½
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
1522default:default2
U02default:default2

MicroBlaze2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
7402default:default8@Z8-3491
À
synthesizing module '%s'638*oasys2.
MicroBlaze__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
’
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
MicroBlaze_Core2default:default2Â
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
1502default:default2%
MicroBlaze_Core_I2default:default2#
MicroBlaze_Core2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21422default:default8@Z8-3491
Ê
synthesizing module '%s'638*oasys23
MicroBlaze_Core__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FREQ bound to: 100000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36142default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36962default:default8@Z8-4472
\
%s*synth2M
9	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
2default:default
»
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
interrupt_mode_converter2default:default2Ë
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1422default:default2.
interrupt_mode_converter_I2default:default2,
interrupt_mode_converter2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
67982default:default8@Z8-3491
Ü
synthesizing module '%s'638*oasys2<
(interrupt_mode_converter__parameterized02default:default2Í
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-638
\
%s*synth2M
9	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
2default:default
˜
%done synthesizing module '%s' (%s#%s)256*oasys2<
(interrupt_mode_converter__parameterized02default:default2
932default:default2
12default:default2Í
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MUL_INSTR bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
2default:default
`
%s*synth2Q
=	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
2default:default
n
%s*synth2_
K	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

Decode_gti2default:default2½
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
1642default:default2
Decode_I2default:default2

Decode_gti2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
68212default:default8@Z8-3491
À
synthesizing module '%s'638*oasys2.
Decode_gti__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
5452default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MUL_INSTR bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
2default:default
`
%s*synth2Q
=	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
Ô
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
9282default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
†
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
PC_Module_gti2default:default2À
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2182default:default2
PC_Module_I2default:default2!
PC_Module_gti2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
12652default:default8@Z8-3491
Æ
synthesizing module '%s'638*oasys21
PC_Module_gti__parameterized02default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2952default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BTC_PARITY bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
á
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
İ
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ã
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
ä
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WE_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_FORCE_BRAM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FORCE_LUTRAM bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

RAM_Module2default:default2½
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/ram_module.vhd2default:default2
1682default:default2"
BTC_RAM_Module2default:default2

RAM_Module2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
18792default:default8@Z8-3491
À
synthesizing module '%s'638*oasys2.
RAM_Module__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/ram_module.vhd2default:default2
1982default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_WE_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_FORCE_BRAM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FORCE_LUTRAM bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 36 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 36 - type: integer 
2default:default
a
%s*synth2R
>	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: SAFE - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
2default:default
`
%s*synth2Q
=	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2.
RAM_Module__parameterized02default:default2
942default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/ram_module.vhd2default:default2
1982default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
‚
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
bt_hit_carry_and2default:default2
	carry_and2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
19452default:default8@Z8-3491
¾
synthesizing module '%s'638*oasys2-
carry_and__parameterized02default:default2¾
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2-
carry_and__parameterized02default:default2
952default:default2
12default:default2¾
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1612default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_IS_FIRST bound to: 0 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 21 - type: integer 
2default:default
ˆ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

comparator2default:default2½
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/comparator.vhd2default:default2
1512default:default2'
bt_ex_pc_comparator2default:default2

comparator2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
19512default:default8@Z8-3491
À
synthesizing module '%s'638*oasys2.
comparator__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/comparator.vhd2default:default2
1642default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_IS_FIRST bound to: 0 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 21 - type: integer 
2default:default
ü
%done synthesizing module '%s' (%s#%s)256*oasys2.
comparator__parameterized02default:default2
962default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/comparator.vhd2default:default2
1642default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2%
bt_jump_carry_and2default:default2
	carry_and2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
19662default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
carry_or2default:default2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1512default:default2$
bt_jump_carry_or2default:default2
carry_or2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
19742default:default8@Z8-3491
¼
synthesizing module '%s'638*oasys2,
carry_or__parameterized02default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2,
carry_or__parameterized02default:default2
972default:default2
12default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1612default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys21
PC_Module_gti__parameterized02default:default2
982default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2952default:default8@Z8-256
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
PreFetch_Buffer_gti2default:default2Æ
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1522default:default2&
PreFetch_Buffer_I12default:default2'
PreFetch_Buffer_gti2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
13342default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys27
#PreFetch_Buffer_gti__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1972default:default8@Z8-638
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys27
#PreFetch_Buffer_gti__parameterized02default:default2
992default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1972default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_02default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
14962default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_12default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
15072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
…
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_32default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
15342default:default8@Z8-3491
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ƒ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

jump_logic2default:default2Á
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1562default:default2!
jump_logic_I12default:default2

Jump_Logic2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
28842default:default8@Z8-3491
´
synthesizing module '%s'638*oasys2

jump_logic2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2

jump_logic2default:default2
1002default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1942default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ˆ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
carry_or2default:default2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1512default:default20
mem_wait_on_ready_N_carry_or2default:default2
carry_or2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
43552default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
„
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2)
mem_PipeRun_carry_and2default:default2
	carry_and2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
43692default:default8@Z8-3491
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
Decode_gti__parameterized02default:default2
1012default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
5452default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
2default:default
o
%s*synth2`
L	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
2default:default
o
%s*synth2`
L	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
2default:default
m
%s*synth2^
J	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
Data_Flow_gti2default:default2À
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
1902default:default2
Data_Flow_I2default:default2!
Data_Flow_gti2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
71642default:default8@Z8-3491
Æ
synthesizing module '%s'638*oasys21
Data_Flow_gti__parameterized02default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
6072default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
á
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12432default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12442default:default8@Z8-4472
á
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12452default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_gti2default:default2Ä
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
1852default:default2#
Register_File_I2default:default2%
Register_File_gti2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
13502default:default8@Z8-3491
Î
synthesizing module '%s'638*oasys25
!Register_File_gti__parameterized02default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
2182default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys25
!Register_File_gti__parameterized02default:default2
1022default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
2182default:default8@Z8-256
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_gti2default:default2Å
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2112default:default2$
Operand_Select_I2default:default2&
Operand_Select_gti2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
13802default:default8@Z8-3491
Ğ
synthesizing module '%s'638*oasys26
"Operand_Select_gti__parameterized02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2802default:default8@Z8-638
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 1 - type: bool 
2default:default
›
default block is never used226*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
3152default:default8@Z8-226
›
default block is never used226*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
4002default:default8@Z8-226
›
default block is never used226*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
4722default:default8@Z8-226

%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_gti__parameterized02default:default2
1032default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2802default:default8@Z8-256
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU2default:default2¶
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
1862default:default2
ALU_I2default:default2
ALU2default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
14402default:default8@Z8-3491
²
synthesizing module '%s'638*oasys2'
ALU__parameterized02default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-638
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
º
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized02default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized02default:default2
1042default:default2
12default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2º
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 1 - type: bool 
2default:default
º
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized22default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111101000001010 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized22default:default2
1042default:default2
12default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys2'
ALU__parameterized02default:default2
1052default:default2
12default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ñ
synthesizing module '%s'638*oasys2:
&Shift_Logic_Module_gti__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ù
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2252default:default8@Z8-4472
Ù
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2262default:default8@Z8-4472
Ù
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-4472
Ù
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-4472
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
2default:default

0Net %s in module/entity %s does not have driver.3422*oasys2"
mask_0_15_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2#
mask_16_23_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-3848

%done synthesizing module '%s' (%s#%s)256*oasys2:
&Shift_Logic_Module_gti__parameterized02default:default2
1062default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1922default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
¬
synthesizing module '%s'638*oasys2
mul_unit2default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b0000101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
`
%s*synth2Q
=	Parameter C_USE_PATTERN bound to: NO_PATDET - type: string 
2default:default
À
synthesizing module '%s'638*oasys2.
dsp_module__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b0000101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
`
%s*synth2Q
=	Parameter C_USE_PATTERN bound to: NO_PATDET - type: string 
2default:default
T
%s*synth2E
1	Parameter ACASCREG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter ADREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ALUMODEREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AREG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
2default:default
W
%s*synth2H
4	Parameter A_INPUT bound to: DIRECT - type: string 
2default:default
T
%s*synth2E
1	Parameter BCASCREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BREG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter B_INPUT bound to: DIRECT - type: string 
2default:default
V
%s*synth2G
3	Parameter CARRYINREG bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CARRYINSELREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter INMODEREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
2default:default
W
%s*synth2H
4	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
2default:default
s
%s*synth2d
P	Parameter MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
P
%s*synth2A
-	Parameter MREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter OPMODEREG bound to: 0 - type: integer 
2default:default
v
%s*synth2g
S	Parameter PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
P
%s*synth2A
-	Parameter PREG bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SEL_MASK bound to: MASK - type: string 
2default:default
\
%s*synth2M
9	Parameter SEL_PATTERN bound to: PATTERN - type: string 
2default:default
R
%s*synth2C
/	Parameter USE_DPORT bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter USE_MULT bound to: MULTIPLY - type: string 
2default:default
e
%s*synth2V
B	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
2default:default
W
%s*synth2H
4	Parameter USE_SIMD bound to: ONE48 - type: string 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
dsp_module__parameterized02default:default2
1072default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b1010101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
`
%s*synth2Q
=	Parameter C_USE_PATTERN bound to: NO_PATDET - type: string 
2default:default
À
synthesizing module '%s'638*oasys2.
dsp_module__parameterized22default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b1010101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
`
%s*synth2Q
=	Parameter C_USE_PATTERN bound to: NO_PATDET - type: string 
2default:default
T
%s*synth2E
1	Parameter ACASCREG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter ADREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ALUMODEREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AREG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
2default:default
W
%s*synth2H
4	Parameter A_INPUT bound to: DIRECT - type: string 
2default:default
T
%s*synth2E
1	Parameter BCASCREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BREG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter B_INPUT bound to: DIRECT - type: string 
2default:default
V
%s*synth2G
3	Parameter CARRYINREG bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CARRYINSELREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter INMODEREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
2default:default
W
%s*synth2H
4	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
2default:default
s
%s*synth2d
P	Parameter MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
P
%s*synth2A
-	Parameter MREG bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter OPMODEREG bound to: 0 - type: integer 
2default:default
v
%s*synth2g
S	Parameter PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
P
%s*synth2A
-	Parameter PREG bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SEL_MASK bound to: MASK - type: string 
2default:default
\
%s*synth2M
9	Parameter SEL_PATTERN bound to: PATTERN - type: string 
2default:default
R
%s*synth2C
/	Parameter USE_DPORT bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter USE_MULT bound to: MULTIPLY - type: string 
2default:default
e
%s*synth2V
B	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
2default:default
W
%s*synth2H
4	Parameter USE_SIMD bound to: ONE48 - type: string 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
dsp_module__parameterized22default:default2
1072default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b0010101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
`
%s*synth2Q
=	Parameter C_USE_PATTERN bound to: NO_PATDET - type: string 
2default:default
À
synthesizing module '%s'638*oasys2.
dsp_module__parameterized42default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b0010101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
`
%s*synth2Q
=	Parameter C_USE_PATTERN bound to: NO_PATDET - type: string 
2default:default
T
%s*synth2E
1	Parameter ACASCREG bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter ADREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ALUMODEREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AREG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
2default:default
W
%s*synth2H
4	Parameter A_INPUT bound to: DIRECT - type: string 
2default:default
T
%s*synth2E
1	Parameter BCASCREG bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BREG bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter B_INPUT bound to: DIRECT - type: string 
2default:default
V
%s*synth2G
3	Parameter CARRYINREG bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CARRYINSELREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter INMODEREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
2default:default
W
%s*synth2H
4	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
2default:default
s
%s*synth2d
P	Parameter MASK bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
P
%s*synth2A
-	Parameter MREG bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter OPMODEREG bound to: 0 - type: integer 
2default:default
v
%s*synth2g
S	Parameter PATTERN bound to: 48'b111111111111111111111111111111111111111111111111 
2default:default
P
%s*synth2A
-	Parameter PREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SEL_MASK bound to: MASK - type: string 
2default:default
\
%s*synth2M
9	Parameter SEL_PATTERN bound to: PATTERN - type: string 
2default:default
R
%s*synth2C
/	Parameter USE_DPORT bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter USE_MULT bound to: MULTIPLY - type: string 
2default:default
e
%s*synth2V
B	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
2default:default
W
%s*synth2H
4	Parameter USE_SIMD bound to: ONE48 - type: string 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
dsp_module__parameterized42default:default2
1072default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2
mul_unit2default:default2
1082default:default2
12default:default2½
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
Ğ
synthesizing module '%s'638*oasys26
"Barrel_Shifter_gti__parameterized02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1932default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys26
"Barrel_Shifter_gti__parameterized02default:default2
1092default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1932default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_FPU bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2*
WB_Mux__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
2232default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_FPU bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
2default:default
Ä
synthesizing module '%s'638*oasys2.
WB_Mux_Bit__parameterized02default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
WB_Mux_Bit__parameterized02default:default2
1102default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
Ä
synthesizing module '%s'638*oasys2.
WB_Mux_Bit__parameterized22default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
WB_Mux_Bit__parameterized22default:default2
1102default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_LUT_SIZE bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2*
WB_Mux__parameterized02default:default2
1112default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
2232default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ê
synthesizing module '%s'638*oasys23
Zero_Detect_gti__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys23
Zero_Detect_gti__parameterized02default:default2
1122default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd2default:default2
1942default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
Ú
synthesizing module '%s'638*oasys2;
'Byte_Doublet_Handle_gti__parameterized02default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
2582default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
 
default block is never used226*oasys2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
3602default:default8@Z8-226
 
default block is never used226*oasys2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
3712default:default8@Z8-226
—
%done synthesizing module '%s' (%s#%s)256*oasys2;
'Byte_Doublet_Handle_gti__parameterized02default:default2
1132default:default2
12default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
2582default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys23
Data_Flow_Logic__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd2default:default2
2222default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys23
Data_Flow_Logic__parameterized02default:default2
1142default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd2default:default2
2222default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
Â
synthesizing module '%s'638*oasys2/
msr_reg_gti__parameterized02default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd2default:default2
2092default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2/
msr_reg_gti__parameterized02default:default2
1152default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd2default:default2
2092default:default8@Z8-256
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
Ú
synthesizing module '%s'638*oasys2;
'exception_registers_gti__parameterized02default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd2default:default2
2092default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
º
synthesizing module '%s'638*oasys2+
mux_bus__parameterized02default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2+
mux_bus__parameterized02default:default2
1162default:default2
12default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-256
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
—
%done synthesizing module '%s' (%s#%s)256*oasys2;
'exception_registers_gti__parameterized02default:default2
1172default:default2
12default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd2default:default2
2092default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Ä
synthesizing module '%s'638*oasys20
Div_unit_gti__parameterized02default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/div_unit_gti.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011110001011010 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys20
Div_unit_gti__parameterized02default:default2
1182default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/div_unit_gti.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
¢
synthesizing module '%s'638*oasys2
Fpu2default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
2002default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter Size bound to: 23 - type: integer 
2default:default
[
%s*synth2L
8	Parameter B_Vec bound to: 23'b00000000000000000000000 
2default:default
Ò
synthesizing module '%s'638*oasys27
#carry_compare_const__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_compare_const.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter Size bound to: 23 - type: integer 
2default:default
[
%s*synth2L
8	Parameter B_Vec bound to: 23'b00000000000000000000000 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys27
#carry_compare_const__parameterized02default:default2
1192default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_compare_const.vhd2default:default2
1612default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter Size bound to: 23 - type: integer 
2default:default
[
%s*synth2L
8	Parameter B_Vec bound to: 23'b00000000000000000000000 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
P
%s*synth2A
-	Parameter Size bound to: 8 - type: integer 
2default:default
Æ
synthesizing module '%s'638*oasys21
carry_compare__parameterized02default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_compare.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
P
%s*synth2A
-	Parameter Size bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys21
carry_compare__parameterized02default:default2
1202default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_compare.vhd2default:default2
1612default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter Size bound to: 23 - type: integer 
2default:default
Æ
synthesizing module '%s'638*oasys21
carry_compare__parameterized22default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_compare.vhd2default:default2
1612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter Size bound to: 23 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys21
carry_compare__parameterized22default:default2
1202default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_compare.vhd2default:default2
1612default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
À
synthesizing module '%s'638*oasys2.
FPU_ADDSUB__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_addsub.vhd2default:default2
1942default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys2"
find_first_bit2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/find_first_bit.vhd2default:default2
1642default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2"
find_first_bit2default:default2
1212default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/find_first_bit.vhd2default:default2
1642default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
FPU_ADDSUB__parameterized02default:default2
1222default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_addsub.vhd2default:default2
1942default:default8@Z8-256
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0110101010100110 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
º
synthesizing module '%s'638*oasys2+
FPU_MUL__parameterized02default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_mul.vhd2default:default2
1722default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 25 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b0000101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111100000000000000000 
2default:default
]
%s*synth2N
:	Parameter C_USE_PATTERN bound to: PATDET - type: string 
2default:default
À
synthesizing module '%s'638*oasys2.
dsp_module__parameterized62default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 25 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b0000101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111100000000000000000 
2default:default
]
%s*synth2N
:	Parameter C_USE_PATTERN bound to: PATDET - type: string 
2default:default
T
%s*synth2E
1	Parameter ACASCREG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter ADREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ALUMODEREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AREG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
2default:default
W
%s*synth2H
4	Parameter A_INPUT bound to: DIRECT - type: string 
2default:default
T
%s*synth2E
1	Parameter BCASCREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BREG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter B_INPUT bound to: DIRECT - type: string 
2default:default
V
%s*synth2G
3	Parameter CARRYINREG bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CARRYINSELREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter INMODEREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
2default:default
W
%s*synth2H
4	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
2default:default
s
%s*synth2d
P	Parameter MASK bound to: 48'b111111111111111111111111111111100000000000000000 
2default:default
P
%s*synth2A
-	Parameter MREG bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter OPMODEREG bound to: 0 - type: integer 
2default:default
v
%s*synth2g
S	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
P
%s*synth2A
-	Parameter PREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SEL_MASK bound to: MASK - type: string 
2default:default
\
%s*synth2M
9	Parameter SEL_PATTERN bound to: PATTERN - type: string 
2default:default
R
%s*synth2C
/	Parameter USE_DPORT bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter USE_MULT bound to: MULTIPLY - type: string 
2default:default
b
%s*synth2S
?	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
2default:default
W
%s*synth2H
4	Parameter USE_SIMD bound to: ONE48 - type: string 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
dsp_module__parameterized62default:default2
1222default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 25 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b1010101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111110000 
2default:default
]
%s*synth2N
:	Parameter C_USE_PATTERN bound to: PATDET - type: string 
2default:default
À
synthesizing module '%s'638*oasys2.
dsp_module__parameterized82default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_A_WIDTH bound to: 25 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_B_WIDTH bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_P_WIDTH bound to: 48 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AB_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_M_REG bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_P_REG bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_OPMODE bound to: 7'b1010101 
2default:default
x
%s*synth2i
U	Parameter C_PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
u
%s*synth2f
R	Parameter C_MASK bound to: 48'b111111111111111111111111111111111111111111110000 
2default:default
]
%s*synth2N
:	Parameter C_USE_PATTERN bound to: PATDET - type: string 
2default:default
T
%s*synth2E
1	Parameter ACASCREG bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter ADREG bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ALUMODEREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter AREG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
2default:default
W
%s*synth2H
4	Parameter A_INPUT bound to: DIRECT - type: string 
2default:default
T
%s*synth2E
1	Parameter BCASCREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BREG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter B_INPUT bound to: DIRECT - type: string 
2default:default
V
%s*synth2G
3	Parameter CARRYINREG bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CARRYINSELREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CREG bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter DREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter INMODEREG bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
2default:default
R
%s*synth2C
/	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
2default:default
W
%s*synth2H
4	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
2default:default
s
%s*synth2d
P	Parameter MASK bound to: 48'b111111111111111111111111111111111111111111110000 
2default:default
P
%s*synth2A
-	Parameter MREG bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter OPMODEREG bound to: 0 - type: integer 
2default:default
v
%s*synth2g
S	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
P
%s*synth2A
-	Parameter PREG bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SEL_MASK bound to: MASK - type: string 
2default:default
\
%s*synth2M
9	Parameter SEL_PATTERN bound to: PATTERN - type: string 
2default:default
R
%s*synth2C
/	Parameter USE_DPORT bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter USE_MULT bound to: MULTIPLY - type: string 
2default:default
b
%s*synth2S
?	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
2default:default
W
%s*synth2H
4	Parameter USE_SIMD bound to: ONE48 - type: string 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
dsp_module__parameterized82default:default2
1222default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/dsp_module.vhd2default:default2
1852default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2+
FPU_MUL__parameterized02default:default2
1232default:default2
12default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_mul.vhd2default:default2
1722default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
º
synthesizing module '%s'638*oasys2+
FPU_DIV__parameterized02default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_div.vhd2default:default2
1882default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2+
FPU_DIV__parameterized02default:default2
1242default:default2
12default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_div.vhd2default:default2
1882default:default8@Z8-256
¨
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys21
Use_FPU.mem_exp_res_6_cmb_reg2default:default2
102default:default2
82default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
23762default:default8@Z8-3936
¤
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
Use_FPU.mem_Exp_Res_5_reg2default:default2
102default:default2
82default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
21912default:default8@Z8-3936
ª
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys22
Use_FPU.mem_mant_res_5_cmb_reg2default:default2
272default:default2
262default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
20302default:default8@Z8-3936
ß
%done synthesizing module '%s' (%s#%s)256*oasys2
Fpu2default:default2
1252default:default2
12default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
2002default:default8@Z8-256
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
²
synthesizing module '%s'638*oasys2'
PVR__parameterized02default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 1 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2'
PVR__parameterized02default:default2
1262default:default2
12default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys21
Data_Flow_gti__parameterized02default:default2
1272default:default2
12default:default2Â
«d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
6072default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_USE_D_Ext bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_D_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
Ê
synthesizing module '%s'638*oasys21
read_data_mux__parameterized02default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd2default:default2
1542default:default8@Z8-638
T
%s*synth2E
1	Parameter C_USE_D_EXT bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_D_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys21
read_data_mux__parameterized02default:default2
1282default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd2default:default2
1542default:default8@Z8-256
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
2default:default
È
synthesizing module '%s'638*oasys22
DAXI_interface__parameterized02default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-638
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys22
DAXI_interface__parameterized02default:default2
1292default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-256
N
%s*synth2?
+	Parameter IS_SRI_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_EXT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_LMB bound to: 1 - type: bool 
2default:default
¾
synthesizing module '%s'638*oasys2-
instr_mux__parameterized02default:default2¾
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_EXT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2-
instr_mux__parameterized02default:default2
1302default:default2
12default:default2¾
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-256
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
¶
synthesizing module '%s'638*oasys2)
Debug__parameterized02default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Ô
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9922default:default8@Z8-4472
Ô
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9932default:default8@Z8-4472
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000011011 
2default:default
Ê
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized02default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000011011 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000011011 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized02default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000001101100000 
2default:default
Ê
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized22default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000001101100000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000001101100000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized22default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
Ê
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized42default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized42default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
Ê
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized62default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized62default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ê
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized82default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized82default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001100100 
2default:default
Ë
synthesizing module '%s'638*oasys2.
MB_SRL16E__parameterized102default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001100100 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001100100 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRL16E__parameterized102default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
Ë
synthesizing module '%s'638*oasys2.
MB_SRL16E__parameterized122default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRL16E__parameterized122default:default2
1312default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default

default block is never used226*oasys2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
13532default:default8@Z8-226
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14472default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14482default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14492default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14502default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14512default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14522default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_FIRST bound to: 1 - type: bool 
2default:default
P
%s*synth2A
-	Parameter C_TRACE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
T
%s*synth2E
1	Parameter No_Bits bound to: 32 - type: integer 
2default:default
Â
synthesizing module '%s'638*oasys2/
address_hit__parameterized02default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd2default:default2
1752default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_FIRST bound to: 1 - type: bool 
2default:default
P
%s*synth2A
-	Parameter C_TRACE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
T
%s*synth2E
1	Parameter No_Bits bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Ë
synthesizing module '%s'638*oasys2.
MB_SRLC16E__parameterized02default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
2432default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRLC16E__parameterized02default:default2
1322default:default2
12default:default2Ê
³d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
2432default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2/
address_hit__parameterized02default:default2
1332default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd2default:default2
1752default:default8@Z8-256
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22692default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22702default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
28122default:default8@Z8-4472
Õ
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
28132default:default8@Z8-4472
ó
%done synthesizing module '%s' (%s#%s)256*oasys2)
Debug__parameterized02default:default2
1342default:default2
12default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_MMU_PARITY bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
²
synthesizing module '%s'638*oasys2'
MMU__parameterized02default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd2default:default2
2622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_MMU_ZONES bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_MMU_PARITY bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2'
MMU__parameterized02default:default2
1352default:default2
12default:default2¸
¡d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd2default:default2
2622default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys23
MicroBlaze_Core__parameterized02default:default2
1362default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2.
MicroBlaze__parameterized02default:default2
1372default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-256
ş
%done synthesizing module '%s' (%s#%s)256*oasys2+
design_1_microblaze_0_02default:default2
1382default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-256
Û
synthesizing module '%s'638*oasys24
 design_1_microblaze_0_axi_intc_02default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd2default:default2
892default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_INSTANCE bound to: axi_intc_inst - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111111 
2default:default
m
%s*synth2^
J	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
2default:default
l
%s*synth2]
I	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
2default:default
k
%s*synth2\
H	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_IPR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_SIE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_CIE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_IVR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ILR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_IRQ_ACTIVE bound to: 1'b1 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_FAST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
2default:default
¾
synthesizing module '%s'638*oasys2,
axi_intc__parameterized02default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd2default:default2
3492default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_INSTANCE bound to: axi_intc_inst - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_KIND_OF_INTR bound to: -1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_IPR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_SIE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_CIE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_IVR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ILR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_IRQ_ACTIVE bound to: 1'b1 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_FAST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
2default:default
Û
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd2default:default2
2772default:default8@Z8-4472
Û
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd2default:default2
2782default:default8@Z8-4472
°
synthesizing module '%s'638*oasys2
	intc_core2default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/intc_core.vhd2default:default2
2622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_DWIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_KIND_OF_INTR bound to: -1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_IPR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_SIE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_CIE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_IVR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ILR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_IRQ_ACTIVE bound to: 1'b1 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_FAST bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
2default:default
Ü
&Detected and applied attribute %s = %s3620*oasys2
buffer_type2default:default2
none2default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/intc_core.vhd2default:default2
2322default:default8@Z8-4472
¼
synthesizing module '%s'638*oasys2#
shared_ram_ivar2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/shared_ram_ivar.vhd2default:default2
1682default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ADDR_LINES bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
2default:default
ç
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/shared_ram_ivar.vhd2default:default2
1722default:default8@Z8-4472
ù
%done synthesizing module '%s' (%s#%s)256*oasys2#
shared_ram_ivar2default:default2
1392default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/shared_ram_ivar.vhd2default:default2
1682default:default8@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2
	intc_core2default:default2
1402default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/intc_core.vhd2default:default2
2622default:default8@Z8-256
Í
synthesizing module '%s'638*oasys21
axi_lite_ipif__parameterized02default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
2default:default
’
%s*synth2‚
n	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ó
synthesizing module '%s'638*oasys24
 slave_attachment__parameterized02default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
2default:default
’
%s*synth2‚
n	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ñ
synthesizing module '%s'638*oasys23
address_decoder__parameterized02default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
2default:default
’
%s*synth2‚
n	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized32default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_BAR bound to: 9'b000000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized32default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized42default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized42default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized52default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized52default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized62default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized62default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized72default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized72default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized82default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized82default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
pselect_f__parameterized92default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized92default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized102default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized102default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized112default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b0111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized112default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized122default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized122default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized132default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1001 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized132default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized142default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1010 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized142default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized152default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1011 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized152default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized162default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized162default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized172default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1101 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized172default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized182default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1110 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized182default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized192default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_BAR bound to: 4'b1111 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized192default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2.
pselect_f__parameterized202default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_BAR bound to: 9'b100000000 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
pselect_f__parameterized202default:default2
1402default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys23
address_decoder__parameterized02default:default2
1402default:default2
12default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
 
default block is never used226*oasys2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226

%done synthesizing module '%s' (%s#%s)256*oasys24
 slave_attachment__parameterized02default:default2
1402default:default2
12default:default2Ì
µd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
Š
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_lite_ipif__parameterized02default:default2
1402default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_intc__parameterized02default:default2
1412default:default2
12default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/28e93d3e/hdl/src/vhdl/axi_intc.vhd2default:default2
3492default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys24
 design_1_microblaze_0_axi_intc_02default:default2
1422default:default2
12default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd2default:default2
892default:default8@Z8-256

synthesizing module '%s'638*oasys26
"design_1_microblaze_0_axi_periph_02default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
9052default:default8@Z8-638
”
synthesizing module '%s'638*oasys2,
m00_couplers_imp_1C4U3932default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
24922default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_ds_02default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v2default:default2
572default:default8@Z8-638
à
synthesizing module '%s'638*oasys21
axi_dwidth_converter_v2_1_top2default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
2default:default
ô
synthesizing module '%s'638*oasys2;
'axi_dwidth_converter_v2_1_axi_downsizer2default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v2default:default2
712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
2default:default
ğ
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_a_downsizer2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
2default:default
s
%s*synth2d
P	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
×
synthesizing module '%s'638*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_TYPE bound to: lut - type: string 
2default:default
Õ
synthesizing module '%s'638*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_TYPE bound to: lut - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Ô
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized02default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
Ö
synthesizing module '%s'638*oasys25
!reset_blk_ramfifo__parameterized02default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
“
%done synthesizing module '%s' (%s#%s)256*oasys25
!reset_blk_ramfifo__parameterized02default:default2
1422default:default2
12default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
1422default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
À
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 26 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¬
synthesizing module '%s'638*oasys2
dmem2default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 26 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
â
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
é
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
1432default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
1432default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2,
rd_logic__parameterized02default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Ê
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized02default:default2
1432default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
È
synthesizing module '%s'638*oasys2&
rd_status_flags_ss2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd2default:default2
1752default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
Â
synthesizing module '%s'638*oasys2+
compare__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 5 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2+
compare__parameterized02default:default2
1432default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_ss2default:default2
1442default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd2default:default2
1752default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized02default:default2
1442default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2,
wr_logic__parameterized02default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
Ê
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized02default:default2
1442default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
È
synthesizing module '%s'638*oasys2&
wr_status_flags_ss2default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd2default:default2
1782default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_ss2default:default2
1452default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd2default:default2
1782default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized02default:default2
1452default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 26 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
1452default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
1452default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
1452default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized02default:default2
1452default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized02default:default2
1452default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2
1462default:default2
12default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2
1472default:default2
12default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2@
,axi_data_fifo_v2_1_axic_fifo__parameterized02default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_TYPE bound to: lut - type: string 
2default:default
å
synthesizing module '%s'638*oasys2?
+axi_data_fifo_v2_1_fifo_gen__parameterized02default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FIFO_TYPE bound to: lut - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Ô
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 0 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2-
input_blk__parameterized12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized12default:default2
1472default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
À
synthesizing module '%s'638*oasys2*
memory__parameterized12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2(
dmem__parameterized02default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized02default:default2
1472default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized12default:default2
1472default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2.
output_blk__parameterized12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized12default:default2
1472default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2
1472default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized12default:default2
1472default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized12default:default2
1472default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized12default:default2
1472default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_data_fifo_v2_1_fifo_gen__parameterized02default:default2
1472default:default2
12default:default2Ô
½d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
¤
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_data_fifo_v2_1_axic_fifo__parameterized02default:default2
1472default:default2
12default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
­
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_a_downsizer2default:default2
1482default:default2
12default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-256
ğ
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_w_downsizer2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v2default:default2
632default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
­
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_w_downsizer2default:default2
1492default:default2
12default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v2default:default2
632default:default8@Z8-256
ğ
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_b_downsizer2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v2default:default2
652default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_RESP_OKAY bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter C_RESP_EXOKAY bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter C_RESP_SLVERROR bound to: 2'b10 
2default:default
M
%s*synth2>
*	Parameter C_RESP_DECERR bound to: 2'b11 
2default:default
­
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_b_downsizer2default:default2
1502default:default2
12default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v2default:default2
652default:default8@Z8-256
€
synthesizing module '%s'638*oasys2I
5axi_dwidth_converter_v2_1_a_downsizer__parameterized02default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
2default:default
s
%s*synth2d
P	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
½
%done synthesizing module '%s' (%s#%s)256*oasys2I
5axi_dwidth_converter_v2_1_a_downsizer__parameterized02default:default2
1502default:default2
12default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-256
ğ
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_r_downsizer2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v2default:default2
612default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_RESP_OKAY bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter C_RESP_EXOKAY bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter C_RESP_SLVERROR bound to: 2'b10 
2default:default
M
%s*synth2>
*	Parameter C_RESP_DECERR bound to: 2'b11 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
­
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_r_downsizer2default:default2
1512default:default2
12default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v2default:default2
612default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_dwidth_converter_v2_1_axi_downsizer2default:default2
1522default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v2default:default2
712default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys21
axi_dwidth_converter_v2_1_top2default:default2
1532default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_02default:default2
1542default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v2default:default2
572default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
design_1_auto_pc_02default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v2default:default2
572default:default8@Z8-638
Œ
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
æ
synthesizing module '%s'638*oasys23
axi_protocol_converter_v2_1_b2s2default:default2á
Êd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-638
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
è
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
1552default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
ú
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
·
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
1562default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
1562default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
1562default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
1562default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
è
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
¥
%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
1572default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
1582default:default2
12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
û
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
„
synthesizing module '%s'638*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXBURST_FIXED bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter P_AXBURST_INCR bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter P_AXBURST_WRAP bound to: 2'b10 
2default:default
ø
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2
1592default:default2
12default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-256
ø
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2
1602default:default2
12default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2
1612default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-638
G
%s*synth28
$	Parameter SM_IDLE bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter SM_CMD_EN bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter SM_DONE_WAIT bound to: 2'b11 
2default:default
¿
default block is never used226*oasys2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
642default:default8@Z8-226
¹
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2
1622default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2
1632default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-256
ú
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2ë
Ôd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LP_RESP_OKAY bound to: 2'b00 
2default:default
N
%s*synth2?
+	Parameter LP_RESP_EXOKAY bound to: 2'b01 
2default:default
P
%s*synth2A
-	Parameter LP_RESP_SLVERROR bound to: 2'b10 
2default:default
N
%s*synth2?
+	Parameter LP_RESP_DECERR bound to: 2'b11 
2default:default
S
%s*synth2D
0	Parameter P_WIDTH bound to: 9 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_DEPTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_RWIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_RDEPTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_RAWIDTH bound to: 2 - type: integer 
2default:default
ı
synthesizing module '%s'638*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 9 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_EMPTY bound to: 2'b11 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY_PRE bound to: 2'b00 
2default:default
F
%s*synth27
#	Parameter C_FULL bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter C_FULL_PRE bound to: 2'b01 
2default:default
º
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2
1642default:default2
12default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256

synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 4 - type: integer 
2default:default
G
%s*synth28
$	Parameter C_EMPTY bound to: 2'b11 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY_PRE bound to: 2'b00 
2default:default
F
%s*synth27
#	Parameter C_FULL bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter C_FULL_PRE bound to: 2'b01 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2
1642default:default2
12default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2
1652default:default2
12default:default2ë
Ôd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-256
û
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
ü
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-638
G
%s*synth28
$	Parameter SM_IDLE bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter SM_CMD_EN bound to: 2'b01 
2default:default
O
%s*synth2@
,	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
2default:default
G
%s*synth28
$	Parameter SM_DONE bound to: 2'b11 
2default:default
¿
default block is never used226*oasys2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
722default:default8@Z8-226
¹
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2
1662default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2
1672default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-256
ú
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2ë
Ôd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_DEPTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_WIDTH bound to: 34 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_DEPTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 
2default:default

synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
T
%s*synth2E
1	Parameter C_WIDTH bound to: 34 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_EMPTY bound to: 5'b11111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11110 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11010 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2
1672default:default2
12default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256

synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
J
%s*synth2;
'	Parameter C_EMPTY bound to: 5'b11111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11110 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11010 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2
1672default:default2
12default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2
1682default:default2
12default:default2ë
Ôd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
1682default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
1682default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
1682default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
1682default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
1682default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ø
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
1682default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
1682default:default2
12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_protocol_converter_v2_1_b2s2default:default2
1692default:default2
12default:default2á
Êd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
1702default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_02default:default2
1712default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v2default:default2
572default:default8@Z8-256
Š
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2&
design_1_auto_pc_02default:default2
562default:default2
542default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
28232default:default8@Z8-350
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2,
m00_couplers_imp_1C4U3932default:default2
1722default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
24922default:default8@Z8-256
“
synthesizing module '%s'638*oasys2+
m01_couplers_imp_IIGQMH2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
28802default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_ds_12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_12default:default2
1732default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v2default:default2
572default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
design_1_auto_pc_12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_12default:default2
1742default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v2default:default2
572default:default8@Z8-256
Š
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2&
design_1_auto_pc_12default:default2
562default:default2
542default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
32112default:default8@Z8-350
Ğ
%done synthesizing module '%s' (%s#%s)256*oasys2+
m01_couplers_imp_IIGQMH2default:default2
1752default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
28802default:default8@Z8-256
”
synthesizing module '%s'638*oasys2,
m02_couplers_imp_1B1OY4Q2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
32682default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_ds_22default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_22default:default2
1762default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v2default:default2
572default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
design_1_auto_pc_22default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_22default:default2
1772default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v2default:default2
572default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2,
m02_couplers_imp_1B1OY4Q2default:default2
1782default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
32682default:default8@Z8-256
“
synthesizing module '%s'638*oasys2+
m03_couplers_imp_JI7UNO2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
36662default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_cc_02default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v2default:default2
572default:default8@Z8-638
ı
synthesizing module '%s'638*oasys2@
,axi_clock_converter_v2_1_axi_clock_converter2default:default2ë
Ôd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
712default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_LIGHT_WT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
2default:default
I
%s*synth2:
&	Parameter P_SI_LT_MI bound to: 1'b1 
2default:default
]
%s*synth2N
:	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWID_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AW_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_AW_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WID_RIGHT bound to: 73 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WID_WIDTH bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_W_WIDTH bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FIFO_W_WIDTH bound to: 73 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_B_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FIFO_B_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARID_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AR_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_AR_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RID_RIGHT bound to: 67 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RID_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_R_WIDTH bound to: 68 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FIFO_R_WIDTH bound to: 68 - type: integer 
2default:default
Ô
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized22default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 68 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized22default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RACH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
2default:default
e
%s*synth2V
B	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WACH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_WDCH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_WRCH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RACH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DIN_WIDTH_RDCH bound to: 68 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
2default:default
q
%s*synth2b
N	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
2default:default
r
%s*synth2c
O	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized22default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Ö
synthesizing module '%s'638*oasys25
!reset_blk_ramfifo__parameterized12default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
“
%done synthesizing module '%s' (%s#%s)256*oasys25
!reset_blk_ramfifo__parameterized12default:default2
1782default:default2
12default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2-
input_blk__parameterized22default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized22default:default2
1782default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
À
synthesizing module '%s'638*oasys2*
memory__parameterized22default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 62 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2(
dmem__parameterized12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 62 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized12default:default2
1782default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized22default:default2
1782default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ê
synthesizing module '%s'638*oasys2/
clk_x_pntrs__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
Ñ
synthesizing module '%s'638*oasys23
synchronizer_ff__parameterized02default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys23
synchronizer_ff__parameterized02default:default2
1782default:default2
12default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
clk_x_pntrs__parameterized02default:default2
1782default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2,
rd_logic__parameterized12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Ê
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized12default:default2
1782default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys26
"rd_status_flags_as__parameterized02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
Â
synthesizing module '%s'638*oasys2+
compare__parameterized12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2+
compare__parameterized12default:default2
1782default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
•
%done synthesizing module '%s' (%s#%s)256*oasys26
"rd_status_flags_as__parameterized02default:default2
1782default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized12default:default2
1782default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2,
wr_logic__parameterized12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
Ê
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
2default:default
‡
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized12default:default2
1782default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys26
"wr_status_flags_as__parameterized02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-638
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys26
"wr_status_flags_as__parameterized02default:default2
1782default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized12default:default2
1782default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2.
output_blk__parameterized22default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized22default:default2
1782default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2
1782default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized22default:default2
1782default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
Ğ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized32default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized32default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2-
input_blk__parameterized32default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 73 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized32default:default2
1782default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
À
synthesizing module '%s'638*oasys2*
memory__parameterized32default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2(
dmem__parameterized22default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized22default:default2
1782default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized32default:default2
1782default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2.
output_blk__parameterized32default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 73 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized32default:default2
1782default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized32default:default2
1782default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized32default:default2
1782default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
Ğ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized42default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized42default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2-
input_blk__parameterized42default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized42default:default2
1782default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
À
synthesizing module '%s'638*oasys2*
memory__parameterized42default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2(
dmem__parameterized32default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SMALLER_DATA_WIDTH bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized32default:default2
1782default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized42default:default2
1782default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2.
output_blk__parameterized42default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PKTFIFO_DATA_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized42default:default2
1782default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized42default:default2
1782default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized42default:default2
1782default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
Ğ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized52default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
2default:default
_
%s*synth2P
<	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RD_FREQ bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WR_FREQ bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
2default:default
à
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized52default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MSGON_VAL bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_VALID_LOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
Å
synthesizing module '%s'638*oasys2-
input_blk__parameterized52default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 68 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
2default:default
‚
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized52default:default2
1782default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
À
synthesizing module '%s'638*oasys2*
memory__parameterized52default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RD_DEPTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WR_DEPTH bound to: 16 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 68 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
¼
synthesizing module '%s'638*oasys2(
dmem__parameterized42default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SRST bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_SMALLER_DATA_WIDTH bound to: 68 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized42default:default2
1782default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
ı
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized52default:default2
1782default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2.
output_blk__parameterized52default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PKTFIFO_DATA_WIDTH bound to: 68 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_HAS_VALID bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized52default:default2
1782default:default2
12default:default2Æ
¯d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized52default:default2
1782default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized52default:default2
1782default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized22default:default2
1782default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized22default:default2
1782default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_clock_converter_v2_1_axi_clock_converter2default:default2
1792default:default2
12default:default2ë
Ôd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
712default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_cc_02default:default2
1802default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v2default:default2
572default:default8@Z8-256
Š
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_cc2default:default2&
design_1_auto_cc_02default:default2
742default:default2
722default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
39572default:default8@Z8-350
Ğ
%done synthesizing module '%s' (%s#%s)256*oasys2+
m03_couplers_imp_JI7UNO2default:default2
1812default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
36662default:default8@Z8-256
”
synthesizing module '%s'638*oasys2,
m04_couplers_imp_19NT66L2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
40322default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_ds_32default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/synth/design_1_auto_ds_3.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_32default:default2
1822default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/synth/design_1_auto_ds_3.v2default:default2
572default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
design_1_auto_pc_32default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_32default:default2
1832default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v2default:default2
572default:default8@Z8-256
Š
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2&
design_1_auto_pc_32default:default2
562default:default2
542default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
43632default:default8@Z8-350
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2,
m04_couplers_imp_19NT66L2default:default2
1842default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
40322default:default8@Z8-256
“
synthesizing module '%s'638*oasys2+
m05_couplers_imp_KWEOQB2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
44202default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_ds_42default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/synth/design_1_auto_ds_4.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_42default:default2
1852default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/synth/design_1_auto_ds_4.v2default:default2
572default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
design_1_auto_pc_42default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v2default:default2
572default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_42default:default2
1862default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/synth/design_1_auto_pc_4.v2default:default2
572default:default8@Z8-256
Ğ
%done synthesizing module '%s' (%s#%s)256*oasys2+
m05_couplers_imp_KWEOQB2default:default2
1872default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
44202default:default8@Z8-256
“
synthesizing module '%s'638*oasys2+
s00_couplers_imp_K2G5CL2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
50552default:default8@Z8-638
¯
synthesizing module '%s'638*oasys2&
design_1_auto_pc_52default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v2default:default2
572default:default8@Z8-638
œ
synthesizing module '%s'638*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_IGNORE_ID bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter P_PROTECTION bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2
1872default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_52default:default2
1882default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/synth/design_1_auto_pc_5.v2default:default2
572default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2&
design_1_auto_us_02default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2default:default2
572default:default8@Z8-638
ğ
synthesizing module '%s'638*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized02default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_CONVERSION bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
2default:default
ğ
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_axi_upsizer2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v2default:default2
722default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_FWD_REV bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
I
%s*synth2:
&	Parameter P_SI_LT_MI bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_NO_FIFO bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_PKTFIFO bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_DATAFIFO bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
2default:default
I
%s*synth2:
&	Parameter P_CLK_CONV bound to: 1'b0 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_RID_QUEUE bound to: 0 - type: integer 
2default:default
ˆ
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
2default:default
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2
1882default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized82default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized82default:default2
1882default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized92default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized92default:default2
1882default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized102default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized102default:default2
1882default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized12default:default2
1882default:default2
12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
ì
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_a_upsizer2default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ID_QUEUE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
2default:default
ì
synthesizing module '%s'638*oasys28
$generic_baseblocks_v2_1_command_fifo2default:default2â
Ëd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys28
$generic_baseblocks_v2_1_command_fifo2default:default2
1892default:default2
12default:default2â
Ëd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v2default:default2
622default:default8@Z8-256
©
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_a_upsizer2default:default2
1902default:default2
12default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-256
ì
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_w_upsizer2default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v2default:default2
642default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_w_upsizer2default:default2
1912default:default2
12default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v2default:default2
642default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2G
3axi_dwidth_converter_v2_1_a_upsizer__parameterized02default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FIFO_MODE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ID_QUEUE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
2default:default
¹
%done synthesizing module '%s' (%s#%s)256*oasys2G
3axi_dwidth_converter_v2_1_a_upsizer__parameterized02default:default2
1912default:default2
12default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-256
ì
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_r_upsizer2default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
©
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_r_upsizer2default:default2
1922default:default2
12default:default2ã
Ìd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v2default:default2
622default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized22default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized12default:default2
1922default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized112default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized112default:default2
1922default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized122default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized122default:default2
1922default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized132default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized132default:default2
1922default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ø
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
2default:default
[
%s*synth2L
8	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
2default:default
]
%s*synth2N
:	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized12default:default2
1922default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized22default:default2
1922default:default2
12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
­
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_axi_upsizer2default:default2
1932default:default2
12default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v2default:default2
722default:default8@Z8-256
­
%done synthesizing module '%s' (%s#%s)256*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized02default:default2
1932default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
ì
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_us_02default:default2
1942default:default2
12default:default2·
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2default:default2
572default:default8@Z8-256
Š
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_us2default:default2&
design_1_auto_us_02default:default2
722default:default2
702default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
53702default:default8@Z8-350
Ğ
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_K2G5CL2default:default2
1952default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
50552default:default8@Z8-256
”
synthesizing module '%s'638*oasys2,
s01_couplers_imp_1AHT8OB2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
54432default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2,
s01_couplers_imp_1AHT8OB2default:default2
1962default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
54432default:default8@Z8-256
¦
synthesizing module '%s'638*oasys2#
design_1_xbar_02default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2default:default2
572default:default8@Z8-638
Ú
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
Ó
%s*synth2Ã
®	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
2default:default
”
%s*synth2„
ï	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000011011000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
2default:default

%s*synth2
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
2default:default
—
%s*synth2‡
s	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
œ
%s*synth2Œ
÷	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 192'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
2default:default
›
%s*synth2‹
ö	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 192'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
•
%s*synth2…
q	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
2default:default
˜
%s*synth2ˆ
t	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
2default:default
—
%s*synth2‡
s	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
2default:default
—
%s*synth2‡
ò	Parameter C_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
–
%s*synth2†
ñ	Parameter C_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
”
%s*synth2„
p	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default

%s*synth2€
ë	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
2default:default
†
%s*synth2w
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
2default:default
Ñ
%s*synth2Á
¬	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ñ
%s*synth2Á
¬	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
Z
%s*synth2K
7	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
2default:default
Y
%s*synth2J
6	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
2default:default
V
%s*synth2G
3	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
2default:default
U
%s*synth2F
2	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
2default:default
’
%s*synth2‚
í	Parameter P_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter P_LEN bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_LOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_FAMILY bound to: artix7 - type: string 
2default:default
Ü
synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2×
Àd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
Ó
%s*synth2Ã
®	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
2default:default
Ó
%s*synth2Ã
®	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000010000111111111111111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
2default:default
Ñ
%s*synth2Á
¬	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ñ
%s*synth2Á
¬	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
2default:default
U
%s*synth2F
2	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
2default:default
Z
%s*synth2K
7	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
2default:default
Y
%s*synth2J
6	Parameter C_M_AXI_SUPPORTS_READ bound to: 6'b111111 
2default:default
”
%s*synth2„
p	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default

%s*synth2€
ë	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
’
%s*synth2‚
í	Parameter C_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 7 - type: integer 
2default:default
b
%s*synth2S
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
2default:default
e
%s*synth2V
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_RMESG_WIDTH bound to: 68 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_WMESG_WIDTH bound to: 75 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_M_SECURE_MASK bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter P_M_AXILITE_MASK bound to: 6'b000000 
2default:default
G
%s*synth28
$	Parameter P_FIXED bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
ä
synthesizing module '%s'638*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
S
%s*synth2D
0	Parameter C_NUM_S bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 
2default:default

%s*synth2~
j	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
K
%s*synth2<
(	Parameter P_PRIO_MASK bound to: 2'b00 
2default:default
â
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
1972default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
È
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2/
gen_arbiter.next_rr_hot_reg2default:default2
162default:default2
22default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
2762default:default8@Z8-3936
¡
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2
1982default:default2
12default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REGION_ENC bound to: 1 - type: integer 
2default:default
Í
%s*synth2½
¨	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
2default:default
Í
%s*synth2½
¨	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000010000111111111111111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001001000001111111111111111 
2default:default
R
%s*synth2C
/	Parameter C_TARGET_QUAL bound to: 7'b0111111 
2default:default
X
%s*synth2I
5	Parameter C_RESOLUTION bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
2default:default
ö
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
æ
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2ß
Èd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
£
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
1992default:default2
12default:default2ß
Èd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
³
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
2002default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
†
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
2002default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
†
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
2002default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
†
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2
2002default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
†
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized32default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized32default:default2
2002default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
†
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized42default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized42default:default2
2002default:default2
12default:default2ç
Ğd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
2012default:default2
12default:default2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 3 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
2022default:default2
12default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
â
synthesizing module '%s'638*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 2 - type: integer 
2default:default
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2
2022default:default2
12default:default2Ò
»d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
2022default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
2022default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 75 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
2022default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized32default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized32default:default2
2022default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized42default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized42default:default2
2022default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ú
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_RESP bound to: 3 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_IDLE bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_DATA bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_RESP bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter P_READ_IDLE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter P_READ_DATA bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
¼
-case statement is not full and has no default155*oasys2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1952default:default8@Z8-155
—
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
2032default:default2
12default:default2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2
2042default:default2
12default:default2×
Àd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
2052default:default2
12default:default2Ö
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys2#
design_1_xbar_02default:default2
2062default:default2
12default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2default:default2
572default:default8@Z8-256
„
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
xbar2default:default2#
design_1_xbar_02default:default2
742default:default2
722default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
24172default:default8@Z8-350
Ú
%done synthesizing module '%s' (%s#%s)256*oasys26
"design_1_microblaze_0_axi_periph_02default:default2
2072default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
9052default:default8@Z8-256
 
synthesizing module '%s'638*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
48182default:default8@Z8-638
Ò
synthesizing module '%s'638*oasys21
design_1_dlmb_bram_if_cntlr_02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000111111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
e
%s*synth2V
B	Parameter C_MASK bound to: 32'b10000000001000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Õ
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2Í
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_HIGHADDR bound to: 32767 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MASK bound to: -2145386496 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MASK bound to: -2145386496 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2+
lmb_mux__parameterized02default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MASK bound to: -2145386496 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MASK bound to: -2145386496 - type: integer 
2default:default
Ò
synthesizing module '%s'638*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MASK bound to: -2145386496 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2
2082default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
ş
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized02default:default2
2092default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2
2102default:default2
12default:default2Í
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_dlmb_bram_if_cntlr_02default:default2
2112default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
´
synthesizing module '%s'638*oasys2'
design_1_dlmb_v10_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
·
synthesizing module '%s'638*oasys2+
lmb_v10__parameterized02default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_v10__parameterized02default:default2
2122default:default2
12default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_dlmb_v10_02default:default2
2132default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-256
Œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
dlmb_v102default:default2'
design_1_dlmb_v10_02default:default2
252default:default2
242default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
49672default:default8@Z8-350
Ò
synthesizing module '%s'638*oasys21
design_1_ilmb_bram_if_cntlr_02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000111111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
e
%s*synth2V
B	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Õ
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2Í
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_HIGHADDR bound to: 32767 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Á
synthesizing module '%s'638*oasys2+
lmb_mux__parameterized22default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
â
synthesizing module '%s'638*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2
2132default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
ş
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized22default:default2
2132default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2
2132default:default2
12default:default2Í
¶d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_ilmb_bram_if_cntlr_02default:default2
2142default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
´
synthesizing module '%s'638*oasys2'
design_1_ilmb_v10_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_ilmb_v10_02default:default2
2152default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-256
Œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
ilmb_v102default:default2'
design_1_ilmb_v10_02default:default2
252default:default2
242default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
50132default:default8@Z8-350
´
synthesizing module '%s'638*oasys2'
design_1_lmb_bram_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd2default:default2
782default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
‡
%s*synth2x
d	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
2default:default
È
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized22default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
‡
%s*synth2x
d	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
2default:default
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_v8_2_synth__parameterized02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Æ
synthesizing module '%s'638*oasys23
blk_mem_gen_top__parameterized02default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALGORITHM_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Î
synthesizing module '%s'638*oasys27
#blk_mem_input_block__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRA_WIDTH_CORE bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRB_WIDTH_CORE bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
‹
%done synthesizing module '%s' (%s#%s)256*oasys27
#blk_mem_input_block__parameterized02default:default2
2152default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEPTH_RESOLUTION bound to: 4096 - type: integer 
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
°
synthesizing module '%s'638*oasys2
bindec2default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd2default:default2
1672default:default8@Z8-638
\
%s*synth2M
9	Parameter C_NUM_PRIM_DEPTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys2
bindec2default:default2
2162default:default2
12default:default2Ã
¬d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd2default:default2
1672default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized12default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized22default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized22default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized22default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized22default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized32default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized32default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized32default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized32default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized42default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized42default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized42default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized42default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized52default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 20 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized52default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 20 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized52default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized52default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized62default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 24 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized62default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 24 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized62default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized62default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ô
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized72default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 28 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITA_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_INITB_VAL bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
š
null assignment ignored3449*oasys2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
Ø
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized72default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 28 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USED_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITA_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
N
%s*synth2?
+	Parameter C_SINITB_VAL bound to: 4'b0000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_A bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter READ_WIDTH_B bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
2default:default
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized72default:default2
2162default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized72default:default2
2162default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2#
blk_mem_gen_mux2default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MUX_RST_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_RST_PRIORITY bound to: CE - type: string 
2default:default
T
%s*synth2E
1	Parameter C_RSTRAM bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INIT_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_REGCE_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INPUT_MUX_DEPTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MEM_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MUX_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ECC_DATA_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_mux2default:default2
2172default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys23
blk_mem_gen_mux__parameterized02default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_RST bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MUX_RST_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_RST_PRIORITY bound to: CE - type: string 
2default:default
T
%s*synth2E
1	Parameter C_RSTRAM bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INIT_VAL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_REGCE_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_MODE bound to: WRITE_FIRST - type: string 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MUX_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INPUT_MUX_DEPTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MEM_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_HAS_MUX_OUTPUT_REGS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ECC_DATA_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys23
blk_mem_gen_mux__parameterized02default:default2
2172default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-256
•
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2
2172default:default2
12default:default2É
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
Ğ
synthesizing module '%s'638*oasys28
$blk_mem_output_block__parameterized02default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys28
$blk_mem_output_block__parameterized02default:default2
2172default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys23
blk_mem_gen_top__parameterized02default:default2
2172default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
‘
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_v8_2_synth__parameterized02default:default2
2172default:default2
12default:default2Ç
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized22default:default2
2172default:default2
12default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_lmb_bram_02default:default2
2182default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd2default:default2
782default:default8@Z8-256
İ
%done synthesizing module '%s' (%s#%s)256*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2
2192default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
48182default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys24
 design_1_microblaze_0_xlconcat_02default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v2default:default2
572default:default8@Z8-638

synthesizing module '%s'638*oasys2
xlconcat2default:default2°
™d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_0/d2856d9e/xlconcat.v2default:default2
122default:default8@Z8-638
U
%s*synth2F
2	Parameter IN0_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN1_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN2_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN3_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN4_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN5_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN6_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN7_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN8_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IN9_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN10_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN11_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN12_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN13_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN14_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter IN15_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_width bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_PORTS bound to: 2 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
xlconcat2default:default2
2202default:default2
12default:default2°
™d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_0/d2856d9e/xlconcat.v2default:default2
122default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys24
 design_1_microblaze_0_xlconcat_02default:default2
2212default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v2default:default2
572default:default8@Z8-256
ä
synthesizing module '%s'638*oasys2,
design_1_mig_7series_0_02default:default2æ
Ïd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v2default:default2
712default:default8@Z8-638
ì
synthesizing module '%s'638*oasys20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
742default:default8@Z8-638
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_PER_DM bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 27 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MEM_DENSITY bound to: 1Gb - type: string 
2default:default
[
%s*synth2L
8	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
2default:default
]
%s*synth2N
:	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 7500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 45000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 40000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 15000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 12500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRRD bound to: 10000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
İ
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000000111001 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000000010100 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000000111011 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter WRLVL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
e
%s*synth2V
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
2default:default
[
%s*synth2L
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_MEM_SIZE bound to: 134217728 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
b
%s*synth2S
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
^
%s*synth2O
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
2default:default
÷
synthesizing module '%s'638*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
e
%s*synth2V
B	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
2default:default
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
[
%s*synth2L
8	Parameter SYS_RST_PORT bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
2default:default
½
synthesizing module '%s'638*oasys2

IDELAYCTRL2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122462default:default8@Z8-638
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2default:default2
2222default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122462default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2
2232default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-638
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
^
%s*synth2O
;	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
2default:default
„
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
832default:default8@Z8-4472
¬
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2
2242default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-256
í
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_tempmon2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
b
%s*synth2S
?	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
2default:default
^
%s*synth2O
;	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
2default:default
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1262default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1272default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1282default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1292default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1302default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1332default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2142default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2152default:default8@Z8-4472
·
synthesizing module '%s'638*oasys2
XADC2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-638
T
%s*synth2E
1	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_DCLK_INVERTED bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
d
%s*synth2U
A	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
2default:default
V
%s*synth2G
3	Parameter INIT_40 bound to: 16'b0001000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_41 bound to: 16'b0010111111111111 
2default:default
V
%s*synth2G
3	Parameter INIT_42 bound to: 16'b0000100000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_43 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_44 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_45 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_46 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_47 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_48 bound to: 16'b0000000100000001 
2default:default
V
%s*synth2G
3	Parameter INIT_49 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4A bound to: 16'b0000000100000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4C bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4D bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_4F bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_50 bound to: 16'b1011010111101101 
2default:default
V
%s*synth2G
3	Parameter INIT_51 bound to: 16'b0101011111100100 
2default:default
V
%s*synth2G
3	Parameter INIT_52 bound to: 16'b1010000101000111 
2default:default
V
%s*synth2G
3	Parameter INIT_53 bound to: 16'b1100101000110011 
2default:default
V
%s*synth2G
3	Parameter INIT_54 bound to: 16'b1010100100111010 
2default:default
V
%s*synth2G
3	Parameter INIT_55 bound to: 16'b0101001011000110 
2default:default
V
%s*synth2G
3	Parameter INIT_56 bound to: 16'b1001010101010101 
2default:default
V
%s*synth2G
3	Parameter INIT_57 bound to: 16'b1010111001001110 
2default:default
V
%s*synth2G
3	Parameter INIT_58 bound to: 16'b0101100110011001 
2default:default
V
%s*synth2G
3	Parameter INIT_59 bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5A bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5B bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5C bound to: 16'b0101000100010001 
2default:default
V
%s*synth2G
3	Parameter INIT_5D bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5E bound to: 16'b0000000000000000 
2default:default
V
%s*synth2G
3	Parameter INIT_5F bound to: 16'b0000000000000000 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2default:default2
2252default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_tempmon2default:default2
2262default:default2
12default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-256
û
synthesizing module '%s'638*oasys23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-638
Y
%s*synth2J
6	Parameter SIMULATION bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
2default:default
^
%s*synth2O
;	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RST_ACT_LOW bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter VCO_PERIOD bound to: 769 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT0_PERIOD bound to: 1538 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT1_PERIOD bound to: 3076 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PERIOD bound to: 49216 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PERIOD bound to: 12304 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CLKOUT4_PERIOD bound to: 6152 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_PERIOD_NS bound to: 12.304000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_PERIOD_NS bound to: 6.152000 - type: float 
2default:default
_
%s*synth2P
<	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 
2default:default
g
%s*synth2X
D	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 
2default:default
`
%s*synth2Q
=	Parameter MMCM_MULT_F_MID bound to: 9.843200 - type: float 
2default:default
h
%s*synth2Y
E	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter MMCM_MULT_F bound to: 9.843200 - type: float 
2default:default
^
%s*synth2O
;	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 
2default:default
c
%s*synth2T
@	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
2default:default
¼
synthesizing module '%s'638*oasys2
	PLLE2_ADV2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
^
%s*synth2O
;	Parameter COMPENSATION bound to: INTERNAL - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2default:default2
2272default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFH2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
7952default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFH2default:default2
2282default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
7952default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
W
%s*synth2H
4	Parameter BANDWIDTH bound to: HIGH - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter COMPENSATION bound to: BUF_IN - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CLKFBOUT_MULT_F bound to: 9.843200 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 12.304000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 9.843200 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
Š
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized02default:default2
2282default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
¸
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_infrastructure2default:default2
2292default:default2
12default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-256
û
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_memc_ui_top_axi2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 16 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 7500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 45000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 40000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 15000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 12500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRRD bound to: 10000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
R
%s*synth2C
/	Parameter WRLVL bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 27 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
İ
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000000111001 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000000010100 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000000111011 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter INTERFACE bound to: AXI4 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
a
%s*synth2R
>	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
2default:default
ï
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_mem_intfc2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
İ
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000000111001 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000000010100 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000000111011 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 16 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Y
%s*synth2J
6	Parameter PHASE_DETECT bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 7500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 45000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 40000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 15000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 12500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRRD bound to: 10000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WRLVL bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter CAL_WIDTH bound to: HALF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL0 bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL1 bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL2 bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nDQS_COL3 bound to: 0 - type: integer 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter TEMP_MON_EN bound to: ON - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
2default:default
V
%s*synth2G
3	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter CWL_T bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 4 - type: integer 
2default:default
å
synthesizing module '%s'638*oasys2'
mig_7series_v2_0_mc2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DATA_WIDTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Z
%s*synth2K
7	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tCKE bound to: 7500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tFAW bound to: 45000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRAS bound to: 40000 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRCD bound to: 15000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tREFI bound to: 7800000 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRP bound to: 12500 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tRRD bound to: 10000 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tRTP bound to: 7500 - type: integer 
2default:default
S
%s*synth2D
0	Parameter tWTR bound to: 7500 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter tZQI bound to: 128000000 - type: integer 
2default:default
W
%s*synth2H
4	Parameter tPRDI bound to: 1000000 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter USER_REFRESH bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter nCKE bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 13 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 15 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 42 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nWR_CK bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nRRD_CK bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nWTR_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter nRTP_CK bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CL_M bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter tXSDLL bound to: 512 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CODE_WIDTH bound to: 16 - type: integer 
2default:default
ó
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_rank_mach2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-638
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 15 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
õ
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
Y
%s*synth2J
6	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nFAW bound to: 15 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nREFRESH_BANK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRRD bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nWTR bound to: 3 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nADD_RRD bound to: -4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter nRRD_CLKS bound to: -1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nFAW_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter CASWR2CASRD bound to: 11 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CASWR2CASRD_CLKS bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CASRD2CASWR bound to: 9 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
2default:default
º
synthesizing module '%s'638*oasys2
SRLC32E2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
c
%s*synth2T
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC32E2default:default2
2302default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-256
²
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2
2312default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-256
÷
synthesizing module '%s'638*oasys20
mig_7series_v2_0_rank_common2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
`
%s*synth2Q
=	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nCKESR bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCKESR_CLKS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
€
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 4 - type: integer 
2default:default
Õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
62default:default2
52default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
à
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
62default:default2
42default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
½
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2
2322default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256

synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
É
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
Í
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2
2322default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_rank_common2default:default2
2332default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_rank_mach2default:default2
2342default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-256
ó
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_bank_mach2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 13 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 42 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nXSDLL bound to: 512 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
\
%s*synth2M
9	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nWTP bound to: 13 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
õ
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
ù
synthesizing module '%s'638*oasys21
mig_7series_v2_0_bank_compare2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-638
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
Ş
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
col_addr_template_reg2default:default2
162default:default2
132default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
2512default:default8@Z8-3936
¶
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_bank_compare2default:default2
2352default:default2
12default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_state2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
³
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_state2default:default2
2362default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_queue2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
³
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_queue2default:default2
2372default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
²
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
…
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
†
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
†
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
…
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
†
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
†
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
…
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
†
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRAS_CLKS bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nRP bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRTP bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nWTP_CLKS bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter STARVE_LIMIT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRCD_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TWO bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter nRTP_CLKS bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OP_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nRP_CLKS bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
†
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2
2382default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
÷
synthesizing module '%s'638*oasys20
mig_7series_v2_0_bank_common2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nOP_WAIT bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRFC bound to: 42 - type: integer 
2default:default
T
%s*synth2E
1	Parameter nXSDLL bound to: 512 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tZQCS bound to: 64 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ZERO bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter BM_CNT_ZERO bound to: 2'b00 
2default:default
J
%s*synth2;
'	Parameter BM_CNT_ONE bound to: 2'b01 
2default:default
V
%s*synth2G
3	Parameter nRFC_CLKS bound to: 11 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nZQCS_CLKS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
2default:default
^
%s*synth2O
;	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter THREE bound to: 3 - type: integer 
2default:default
´
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_bank_common2default:default2
2392default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_arb_mux2default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 13 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 5 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
÷
synthesizing module '%s'638*oasys20
mig_7series_v2_0_arb_row_col2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter nRAS bound to: 13 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nRCD bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nWR bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
2default:default

synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter ONE bound to: 8 - type: integer 
2default:default
Õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
82default:default2
72default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
à
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
82default:default2
62default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
Í
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2
2392default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_arb_row_col2default:default2
2402default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-256
õ
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_arb_select2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
[
%s*synth2L
8	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nBANK_MACHS bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
S
%s*synth2D
0	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
2default:default
B
%s*synth23
	Parameter ONE bound to: 1'b1 
2default:default
¯
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
²
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_arb_select2default:default2
2412default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_arb_mux2default:default2
2422default:default2
12default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-256
°
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_bank_mach2default:default2
2432default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-256
ì
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

bank_mach02default:default2.
mig_7series_v2_0_bank_mach2default:default2
742default:default2
732default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
6702default:default8@Z8-350
ñ
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_col_mach2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
a
%s*synth2R
>	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
_
%s*synth2P
<	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter nPHY_WRLAT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
^
%s*synth2O
;	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
2default:default
V
%s*synth2G
3	Parameter FIFO_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 2 - type: integer 
2default:default
S
%s*synth2D
0	Parameter RAM_CNT bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RAM_WIDTH bound to: 12 - type: integer 
2default:default
É
synthesizing module '%s'638*oasys2*
RAM32M__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
279872default:default8@Z8-638
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
…
%s*synth2v
b	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2*
RAM32M__parameterized02default:default2
2442default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
279872default:default8@Z8-256
á
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys21
read_fifo.fifo_out_data_r_reg2default:default2
122default:default2
82default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
3962default:default8@Z8-3936
®
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_col_mach2default:default2
2452default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2'
mig_7series_v2_0_mc2default:default2
2462default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-256
ğ
synthesizing module '%s'638*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter CL bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
İ
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000000111001 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000000010100 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000000111011 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
R
%s*synth2C
/	Parameter WRLVL bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
`
%s*synth2Q
=	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
2default:default
^
%s*synth2O
;	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RD_PATH_REG bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter WRLVL_W bound to: OFF - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 2 - type: integer 
2default:default
I
%s*synth2:
&	Parameter CTL_BANK bound to: 3'b000 
2default:default
S
%s*synth2D
0	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
2default:default
ş
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
`
%s*synth2Q
=	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
2default:default
_
%s*synth2P
<	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CK_WIDTH bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
T
%s*synth2E
1	Parameter DM_WIDTH bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ODT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_CS_PORT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter USE_DM_PORT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
İ
%s*synth2Í
¸	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
2default:default
Š
%s*synth2ú
å	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
2default:default
k
%s*synth2\
H	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
2default:default
R
%s*synth2C
/	Parameter CAS_MAP bound to: 12'b000000111001 
2default:default
V
%s*synth2G
3	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
2default:default
¨
%s*synth2˜
ƒ	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
2default:default
¨
%s*synth2˜
ƒ	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
À
%s*synth2°
›	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
2default:default
U
%s*synth2F
2	Parameter PARITY_MAP bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RAS_MAP bound to: 12'b000000010100 
2default:default
Q
%s*synth2B
.	Parameter WE_MAP bound to: 12'b000000111011 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
2default:default
ª
%s*synth2š
…	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
2default:default
ª
%s*synth2š
…	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ª
%s*synth2š
…	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
«
%s*synth2›
†	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
·
%s*synth2§
’	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
2default:default
·
%s*synth2§
’	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter DQ_PER_DQS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter PHASE_DIV bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default

%s*synth2€
ë	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
2default:default
§
%s*synth2—
‚	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
2default:default
œ
%s*synth2Œ
x	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
f
%s*synth2W
C	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
2default:default
æ
%s*synth2Ö
Á	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
2default:default
…
%s*synth2v
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
2default:default
…
%s*synth2v
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
k
%s*synth2\
H	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
2default:default
l
%s*synth2]
I	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
2default:default
k
%s*synth2\
H	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
2default:default
d
%s*synth2U
A	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
2default:default
_
%s*synth2P
<	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
X
%s*synth2I
5	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter INT_DELAY bound to: 0.252099 - type: float 
2default:default
a
%s*synth2R
>	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter MC_OCLK_DELAY bound to: -0.264498 - type: float 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
2default:default
·
synthesizing module '%s'638*oasys2
OBUF2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173052default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2default:default2
2472default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173052default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2
OBUFT2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
174662default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFT2default:default2
2482default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
174662default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2'
IOBUF_INTERMDISABLE2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
135282default:default8@Z8-638
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
]
%s*synth2N
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter DRIVE bound to: 12 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2'
IOBUF_INTERMDISABLE2default:default2
2492default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
135282default:default8@Z8-256
È
synthesizing module '%s'638*oasys2)
IOBUFDS_INTERMDISABLE2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
131232default:default8@Z8-638
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter DQS_BIAS bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
]
%s*synth2N
:	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2)
IOBUFDS_INTERMDISABLE2default:default2
2502default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
131232default:default8@Z8-256
ø
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 32 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
2default:default
‡
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1112default:default8@Z8-4472
‡
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1122default:default8@Z8-4472
µ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
2512default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
‚
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_02default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13032default:default8@Z8-350
ˆ
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter WIDTH bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2
2512default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
‚
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_12default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13202default:default8@Z8-350
‚
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_22default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13372default:default8@Z8-350
î
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: D - type: string 
2default:default
R
%s*synth2C
/	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
2default:default
b
%s*synth2S
?	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
2default:default
}
%s*synth2n
Z	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default
…
%s*synth2v
b	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
2default:default
_
%s*synth2P
<	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default

%s*synth2p
\	Parameter PHY_0_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
2default:default
\
%s*synth2M
9	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
}
%s*synth2n
Z	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default

%s*synth2p
\	Parameter PHY_1_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
P
%s*synth2A
-	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
}
%s*synth2n
Z	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2v
b	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
2default:default
h
%s*synth2Y
E	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default

%s*synth2p
\	Parameter PHY_2_IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
P
%s*synth2A
-	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
2default:default
\
%s*synth2M
9	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
o
%s*synth2`
L	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
g
%s*synth2X
D	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
m
%s*synth2^
J	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
n
%s*synth2_
K	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
i
%s*synth2Z
F	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter TCK bound to: 3077 - type: integer 
2default:default
S
%s*synth2D
0	Parameter N_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
d
%s*synth2U
A	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter RCLK_NEG_EDGE bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter RCLK_POS_EDGE bound to: 3'b111 
2default:default
¡
%s*synth2‘
}	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
¡
%s*synth2‘
}	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
¡
%s*synth2‘
}	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
2default:default
d
%s*synth2U
A	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
2default:default
o
%s*synth2`
L	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
V
%s*synth2G
3	Parameter DDR_TCK bound to: 3077 - type: integer 
2default:default
c
%s*synth2T
@	Parameter FREQ_REF_PERIOD bound to: 1538.000000 - type: float 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538000 - type: float 
2default:default
W
%s*synth2H
4	Parameter PO_S3_TAPS bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PI_S2_TAPS bound to: 128 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PO_S2_TAPS bound to: 128 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
2default:default
j
%s*synth2[
G	Parameter PI_STG2_INTRINSIC_DELAY bound to: 865.478400 - type: float 
2default:default
h
%s*synth2Y
E	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
2default:default
o
%s*synth2`
L	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 890.728400 - type: float 
2default:default
q
%s*synth2b
N	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 575.972800 - type: float 
2default:default
k
%s*synth2\
H	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
2default:default
a
%s*synth2R
>	Parameter PO_S2_TAPS_SIZE bound to: 12.015625 - type: float 
2default:default
h
%s*synth2Y
E	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
2default:default
P
%s*synth2A
-	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
2default:default
f
%s*synth2W
C	Parameter PO_CIRC_BUF_OFFSET bound to: 1610.298800 - type: float 
2default:default
^
%s*synth2O
;	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PI_S2_TAPS_SIZE bound to: 12.015625 - type: float 
2default:default
d
%s*synth2U
A	Parameter PI_MAX_STG2_DELAY bound to: 756.984375 - type: float 
2default:default
e
%s*synth2V
B	Parameter PI_INTRINSIC_DELAY bound to: 865.478400 - type: float 
2default:default
f
%s*synth2W
C	Parameter PO_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
2default:default
\
%s*synth2M
9	Parameter PO_DELAY bound to: 2187.638700 - type: float 
2default:default
_
%s*synth2P
<	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RCLK_DELAY_INT bound to: 2065 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PO_DELAY_INT bound to: 2188 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PI_OFFSET bound to: 123.000000 - type: float 
2default:default
e
%s*synth2V
B	Parameter PI_STG2_DELAY_CAND bound to: 123.000000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter PI_STG2_DELAY bound to: 123.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter DEFAULT_RCLK_DELAY bound to: 10 - type: integer 
2default:default
U
%s*synth2F
2	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
2default:default
b
%s*synth2S
?	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
b
%s*synth2S
?	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
b
%s*synth2S
?	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 10 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
d
%s*synth2U
A	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
t
%s*synth2e
Q	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
p
%s*synth2a
M	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
_
%s*synth2P
<	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
2default:default
ö
synthesizing module '%s'638*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
b
%s*synth2S
?	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
V
%s*synth2G
3	Parameter NUM_DDR_CK bound to: 1 - type: integer 
2default:default
L
%s*synth2=
)	Parameter BYTE_LANES bound to: 4'b1111 
2default:default
L
%s*synth2=
)	Parameter DATA_CTL_N bound to: 4'b0101 
2default:default
w
%s*synth2h
T	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
2default:default

%s*synth2p
\	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
2default:default
Y
%s*synth2J
6	Parameter LANE_REMAP bound to: 16'b0011001000010000 
2default:default
W
%s*synth2H
4	Parameter LAST_BANK bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: D - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 3077.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter B_PI_FINE_DELAY bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
\
%s*synth2M
9	Parameter D_PI_FINE_DELAY bound to: 10 - type: integer 
2default:default
b
%s*synth2S
?	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter A_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter B_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
]
%s*synth2N
:	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter D_PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
b
%s*synth2S
?	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
c
%s*synth2T
@	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PC_BURST_MODE bound to: TRUE - type: string 
2default:default
O
%s*synth2@
,	Parameter PC_DATA_CTL_N bound to: 4'b0101 
2default:default
Y
%s*synth2J
6	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_CO_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DI_DURATION bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_DO_DURATION bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
c
%s*synth2T
@	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
i
%s*synth2Z
F	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_BYTE_LANES bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_DATA_LANES bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_A bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_B bound to: 1'b1 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_C bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter DATA_CTL_D bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_A bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_B bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_C bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PRESENT_CTL_D bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_A bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_B bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_C bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter PRESENT_DATA_D bound to: 1'b0 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter IO_A_START bound to: 41 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_A_END bound to: 40 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_START bound to: 43 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_B_END bound to: 42 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_START bound to: 45 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_C_END bound to: 44 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_START bound to: 47 - type: integer 
2default:default
U
%s*synth2F
2	Parameter IO_D_END bound to: 46 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_A_X_START bound to: 41 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_A_X_END bound to: 40 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_B_X_START bound to: 43 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_B_X_END bound to: 42 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_C_X_START bound to: 45 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_C_X_END bound to: 44 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IO_D_X_START bound to: 47 - type: integer 
2default:default
W
%s*synth2H
4	Parameter IO_D_X_END bound to: 46 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
¶
synthesizing module '%s'638*oasys2
BUFIO2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
8202default:default8@Z8-638
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2default:default2
2522default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
8202default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: A - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: D - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 3077.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
ú
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 80 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 2 - type: integer 
2default:default
‡
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
972default:default8@Z8-4472
Ù
-case statement is not full and has no default155*oasys2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
1102default:default8@Z8-155
·
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2
2532default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
P
%s*synth2A
-	Parameter TCQ bound to: 25 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter DEPTH bound to: 9 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 80 - type: integer 
2default:default
T
%s*synth2E
1	Parameter PTR_BITS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2
2532default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
À
synthesizing module '%s'638*oasys2!
PHASER_IN_PHY2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
257432default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter WR_CYCLES bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
`
%s*synth2Q
=	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 33 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 3.077000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2!
PHASER_IN_PHY2default:default2
2542default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
257432default:default8@Z8-256
Á
synthesizing module '%s'638*oasys2"
PHASER_OUT_PHY2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-638
\
%s*synth2M
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter DATA_CTL_N bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter PO bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter COARSE_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 60 - type: integer 
2default:default
V
%s*synth2G
3	Parameter OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
2default:default
ş
%done synthesizing module '%s' (%s#%s)256*oasys2"
PHASER_OUT_PHY2default:default2
2552default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
IN_FIFO2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
128622default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
IN_FIFO2default:default2
2562default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
128622default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
OUT_FIFO2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
]
%s*synth2N
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
OUT_FIFO2default:default2
2572default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-256
ü
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111111110 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
¼
synthesizing module '%s'638*oasys2
	ISERDESE22default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
152662default:default8@Z8-638
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
U
%s*synth2F
2	Parameter IOBDELAY bound to: IFD - type: string 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
	ISERDESE22default:default2
2582default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
152662default:default8@Z8-256
»
synthesizing module '%s'638*oasys2
IDELAYE22default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122582default:default8@Z8-638
[
%s*synth2L
8	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DELAY_SRC bound to: IDATAIN - type: string 
2default:default
c
%s*synth2T
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
W
%s*synth2H
4	Parameter PIPE_SEL bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SIM_DELAY_D bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
2default:default
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
IDELAYE22default:default2
2592default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122582default:default8@Z8-256
¼
synthesizing module '%s'638*oasys2
	OSERDESE22default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_CTL bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_SRC bound to: TRUE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b1 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b1 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
ù
%done synthesizing module '%s' (%s#%s)256*oasys2
	OSERDESE22default:default2
2602default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: DDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: DDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
W
%s*synth2H
4	Parameter TBYTE_CTL bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_SRC bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b1 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b1 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized02default:default2
2602default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2(
ODDR__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-638
_
%s*synth2P
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter SRTYPE bound to: SYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2(
ODDR__parameterized02default:default2
2602default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-256
¹
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2
2612default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
­
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
­
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2
2622default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
„
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: B - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: D - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 3077.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
Ñ
synthesizing module '%s'638*oasys22
PHASER_OUT_PHY__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-638
\
%s*synth2M
9	Parameter COARSE_BYPASS bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_CTL_N bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter PO bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter CLKOUT_DIV bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter COARSE_DELAY bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter FINE_DELAY bound to: 60 - type: integer 
2default:default
V
%s*synth2G
3	Parameter OCLK_DELAY bound to: 8 - type: integer 
2default:default
a
%s*synth2R
>	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
2default:default
c
%s*synth2T
@	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys22
PHASER_OUT_PHY__parameterized02default:default2
2622default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2,
OUT_FIFO__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-638
d
%s*synth2U
A	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
]
%s*synth2N
:	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2,
OUT_FIFO__parameterized02default:default2
2622default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-256
Œ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Ì
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
Y
%s*synth2J
6	Parameter DATA_RATE_OQ bound to: SDR - type: string 
2default:default
Y
%s*synth2J
6	Parameter DATA_RATE_TQ bound to: SDR - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_CTL bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TBYTE_SRC bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_OQ bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_TQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D4_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D5_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D6_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D7_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_D8_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T2_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T3_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_T4_INVERTED bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_OQ bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_TQ bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized12default:default2
2622default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Í
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
É
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2
2622default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
Á
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2
2622default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
„
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: C - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111110111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: D - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 3077.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
Œ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b001111110111 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
2default:default
Y
%s*synth2J
6	Parameter PO_DATA_CTL bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
É
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2
2622default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
½
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Á
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2
2622default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
„
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
O
%s*synth2@
,	Parameter ABCD bound to: D - type: string 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111100 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
˜
%s*synth2ˆ
t	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
2default:default
[
%s*synth2L
8	Parameter RCLK_SELECT_LANE bound to: D - type: string 
2default:default
X
%s*synth2I
5	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
2default:default
_
%s*synth2P
<	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
`
%s*synth2Q
=	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
2default:default
b
%s*synth2S
?	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PI_BURST_MODE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
2default:default
j
%s*synth2[
G	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
2default:default
]
%s*synth2N
:	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
2default:default
`
%s*synth2Q
=	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
W
%s*synth2H
4	Parameter TCK bound to: 3077.000000 - type: float 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
2default:default
[
%s*synth2L
8	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter PHASER_INDEX bound to: 3 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
2default:default
i
%s*synth2Z
F	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
2default:default
`
%s*synth2Q
=	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¥
%s*synth2•
€	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
e
%s*synth2V
B	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
2default:default
d
%s*synth2U
A	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
f
%s*synth2W
C	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
]
%s*synth2N
:	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
2default:default
O
%s*synth2@
,	Parameter PO_DCD_SETTING bound to: 3'b111 
2default:default
Z
%s*synth2K
7	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
2default:default
Œ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
S
%s*synth2D
0	Parameter BITLANES bound to: 12'b111111111100 
2default:default
[
%s*synth2L
8	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter PO_DATA_CTL bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
2default:default
¢
%s*synth2’
~	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
f
%s*synth2W
C	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
2default:default
a
%s*synth2R
>	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
2default:default
y
%s*synth2j
V	Parameter IODELAY_GRP bound to: DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG - type: string 
2default:default
V
%s*synth2G
3	Parameter BUS_WIDTH bound to: 12 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SYNTHESIS bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
2default:default
a
%s*synth2R
>	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
2default:default
k
%s*synth2\
H	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
2default:default
n
%s*synth2_
K	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
2default:default
Z
%s*synth2K
7	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
2default:default
b
%s*synth2S
?	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
2default:default
d
%s*synth2U
A	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
2default:default
¦
%s*synth2–
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
2default:default
j
%s*synth2[
G	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
2default:default
e
%s*synth2V
B	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
2default:default
f
%s*synth2W
C	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
2default:default
_
%s*synth2P
<	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
2default:default
Í
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
É
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2
2622default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
¹
synthesizing module '%s'638*oasys2
OBUFDS2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
R
%s*synth2C
/	Parameter SLEW bound to: SLOW - type: string 
2default:default
ö
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2default:default2
2632default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-256
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
Á
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2
2632default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
¾
synthesizing module '%s'638*oasys2
PHY_CONTROL2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-638
X
%s*synth2I
5	Parameter BURST_MODE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter MULTI_REGION bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SYNC_MODE bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter AO_TOGGLE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK_RATIO bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CMD_OFFSET bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CO_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DI_DURATION bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DO_DURATION bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter EVENTS_DELAY bound to: 18 - type: integer 
2default:default
_
%s*synth2P
<	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_0 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_1 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_2 bound to: 6 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RD_DURATION_3 bound to: 6 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_0 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_1 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_2 bound to: 7 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter WR_DURATION_3 bound to: 7 - type: integer 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL2default:default2
2642default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-256
½
synthesizing module '%s'638*oasys2

PHASER_REF2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259552default:default8@Z8-638
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
ú
%done synthesizing module '%s' (%s#%s)256*oasys2

PHASER_REF2default:default2
2652default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259552default:default8@Z8-256
Æ
default block is never used226*oasys2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
Ÿ
merging register '%s' into '%s'3619*oasys2(
B_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7252default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
Ÿ
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471
³
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2
2662default:default2
12default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2
2672default:default2
12default:default2í
Öd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-256
‡
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2&
pi_dqs_found_lanes2default:default2
42default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
15432default:default8@Z8-689
Š
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2)
pi_phase_locked_lanes2default:default2
42default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
15512default:default8@Z8-689
ù
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
u_ddr_mc_phy2default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2
862default:default2
852default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-350
¼
0Net %s in module/entity %s does not have driver.3422*oasys2!
phy_data_full2default:default27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
2202default:default8@Z8-3848
»
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2
2682default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter BANK_TYPE bound to: HR_IO - type: string 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
Ş
%s*synth2Î
¹	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
2default:default
S
%s*synth2D
0	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
2default:default
I
%s*synth2:
&	Parameter CTL_BANK bound to: 3'b000 
2default:default
S
%s*synth2D
0	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
[
%s*synth2L
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
2default:default
_
%s*synth2P
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
R
%s*synth2C
/	Parameter TEST_AL bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WRLVL bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter OCAL_EN bound to: OFF - type: string 
2default:default
a
%s*synth2R
>	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
2default:default
ò
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRBS_WIDTH bound to: 64 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
2default:default
d
%s*synth2U
A	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2
2692default:default2
12default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-256
ò
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-638
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
X
%s*synth2I
5	Parameter USE_ODT_PORT bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
2default:default
V
%s*synth2G
3	Parameter VREF bound to: EXTERNAL - type: string 
2default:default
V
%s*synth2G
3	Parameter PRBS_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CA_MIRROR bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter nCS_PER_RANK bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CS_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CKE_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
2default:default
\
%s*synth2M
9	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
2default:default
M
%s*synth2>
*	Parameter CALIB_BA_ADD bound to: 3'b000 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter BURST_MODE bound to: 8 - type: string 
2default:default
W
%s*synth2H
4	Parameter BURST_TYPE bound to: SEQ - type: string 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter tRFC bound to: 127500 - type: integer 
2default:default
X
%s*synth2I
5	Parameter OUTPUT_DRV bound to: HIGH - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_NOM bound to: 50 - type: string 
2default:default
S
%s*synth2D
0	Parameter RTT_WR bound to: 120 - type: string 
2default:default
R
%s*synth2C
/	Parameter WRLVL bound to: OFF - type: string 
2default:default
]
%s*synth2N
:	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
2default:default
R
%s*synth2C
/	Parameter nSLOTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
Z
%s*synth2K
7	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
R
%s*synth2C
/	Parameter TEST_AL bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_INC bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RTT_NOM2 bound to: 40 - type: string 
2default:default
T
%s*synth2E
1	Parameter RTT_NOM3 bound to: 40 - type: string 
2default:default
W
%s*synth2H
4	Parameter RTT_NOM_int bound to: 50 - type: string 
2default:default
J
%s*synth2;
'	Parameter BURST4_FLAG bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter CLK_MEM_PERIOD bound to: 3077 - type: integer 
2default:default
d
%s*synth2U
A	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
2default:default
b
%s*synth2S
?	Parameter PWRON_RESET_DELAY_CNT bound to: 17 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PWRON_CKE_DELAY_CNT bound to: 17 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DDR2_INIT_PRE_CNT bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter TXPR_DELAY_CNT bound to: 22 - type: integer 
2default:default
e
%s*synth2V
B	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TWR_CYC bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CNTNEXT_CMD bound to: 7'b1111111 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR2 bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR3 bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR1 bound to: 2'b10 
2default:default
L
%s*synth2=
)	Parameter INIT_CNT_MR0 bound to: 2'b11 
2default:default
P
%s*synth2A
-	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
2default:default
M
%s*synth2>
*	Parameter REG_RC0 bound to: 8'b00000000 
2default:default
M
%s*synth2>
*	Parameter REG_RC1 bound to: 8'b00000001 
2default:default
M
%s*synth2>
*	Parameter REG_RC2 bound to: 8'b00000010 
2default:default
M
%s*synth2>
*	Parameter REG_RC3 bound to: 8'b00000011 
2default:default
M
%s*synth2>
*	Parameter REG_RC4 bound to: 8'b00000100 
2default:default
M
%s*synth2>
*	Parameter REG_RC5 bound to: 8'b00000101 
2default:default
T
%s*synth2E
1	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter REG_RC10 bound to: 8'b10000010 
2default:default
L
%s*synth2=
)	Parameter VREF_ENCODING bound to: 1'b0 
2default:default
W
%s*synth2H
4	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
2default:default
N
%s*synth2?
+	Parameter REG_RC11 bound to: 8'b10001011 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
2default:default
M
%s*synth2>
*	Parameter INIT_IDLE bound to: 6'b000000 
2default:default
V
%s*synth2G
3	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
2default:default
P
%s*synth2A
-	Parameter INIT_LOAD_MR bound to: 6'b000010 
2default:default
U
%s*synth2F
2	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
2default:default
M
%s*synth2>
*	Parameter INIT_ZQCL bound to: 6'b000100 
2default:default
Y
%s*synth2J
6	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
2default:default
T
%s*synth2E
1	Parameter INIT_WRLVL_START bound to: 6'b000110 
2default:default
S
%s*synth2D
0	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
2default:default
V
%s*synth2G
3	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
2default:default
[
%s*synth2L
8	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
2default:default
W
%s*synth2H
4	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
2default:default
\
%s*synth2M
9	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
2default:default
R
%s*synth2C
/	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
2default:default
W
%s*synth2H
4	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
2default:default
Y
%s*synth2J
6	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
2default:default
^
%s*synth2O
;	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
2default:default
X
%s*synth2I
5	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
2default:default
X
%s*synth2I
5	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 
2default:default
]
%s*synth2N
:	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 
2default:default
Z
%s*synth2K
7	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 
2default:default
R
%s*synth2C
/	Parameter INIT_PRECHARGE bound to: 6'b010100 
2default:default
W
%s*synth2H
4	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 
2default:default
M
%s*synth2>
*	Parameter INIT_DONE bound to: 6'b010110 
2default:default
W
%s*synth2H
4	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 
2default:default
\
%s*synth2M
9	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 
2default:default
P
%s*synth2A
-	Parameter INIT_REFRESH bound to: 6'b011001 
2default:default
U
%s*synth2F
2	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 
2default:default
R
%s*synth2C
/	Parameter INIT_REG_WRITE bound to: 6'b011011 
2default:default
W
%s*synth2H
4	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 
2default:default
X
%s*synth2I
5	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 
2default:default
]
%s*synth2N
:	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 
2default:default
R
%s*synth2C
/	Parameter INIT_WRCAL_ACT bound to: 6'b011111 
2default:default
W
%s*synth2H
4	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 
2default:default
Y
%s*synth2J
6	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 
2default:default
S
%s*synth2D
0	Parameter INIT_WRCAL_READ bound to: 6'b100011 
2default:default
X
%s*synth2I
5	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 
2default:default
Y
%s*synth2J
6	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 
2default:default
[
%s*synth2L
8	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_RDEN bound to: 6'b100111 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_WAIT bound to: 6'b101000 
2default:default
Q
%s*synth2B
.	Parameter INIT_MPR_READ bound to: 6'b101001 
2default:default
\
%s*synth2M
9	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 
2default:default
T
%s*synth2E
1	Parameter INIT_MPR_DISABLE bound to: 6'b101011 
2default:default
Y
%s*synth2J
6	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 
2default:default
V
%s*synth2G
3	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 
2default:default
[
%s*synth2L
8	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 
2default:default
X
%s*synth2I
5	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 
2default:default
]
%s*synth2N
:	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 
2default:default
W
%s*synth2H
4	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 
2default:default
\
%s*synth2M
9	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 
2default:default
Z
%s*synth2K
7	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 
2default:default
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4902default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4912default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4922default:default8@Z8-4472
‰
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4932default:default8@Z8-4472
„
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5322default:default8@Z8-4472
„
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5332default:default8@Z8-4472

?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
‰
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
Ä
default block is never used226*oasys2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
44042default:default8@Z8-226
¬
merging register '%s' into '%s'3619*oasys2+
calib_cas_slot_reg[1:0]2default:default23
single_rank.chip_cnt_r_reg[1:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
32952default:default8@Z8-4471
Ù
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
rdlvl_start_dly0_r_reg2default:default2
162default:default2
152default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10182default:default8@Z8-3936
Ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
162default:default2
152default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
Ü
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
162default:default2
152default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
š
merging register '%s' into '%s'3619*oasys2&
calib_cmd_wren_reg2default:default2&
calib_ctl_wren_reg2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33512default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr2_r_reg[1][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr1_r_reg[1][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
°
0Net %s in module/entity %s does not have driver.3422*oasys2!
calib_aux_out2default:default21
mig_7series_v2_0_ddr_phy_init2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
2472default:default8@Z8-3848
¯
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2
2702default:default2
12default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PRE_REV3ES bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_READS bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COARSE_CNT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FINE_CNT bound to: 44 - type: integer 
2default:default
K
%s*synth2<
(	Parameter CAL2_IDLE bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter CAL2_READ_WAIT bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
2default:default
Q
%s*synth2B
.	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
2default:default
R
%s*synth2C
/	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
2default:default
R
%s*synth2C
/	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
2default:default
K
%s*synth2<
(	Parameter CAL2_DONE bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
2default:default
J
%s*synth2;
'	Parameter CAL2_ERR bound to: 4'b1000 
2default:default
×
-case statement is not full and has no default155*oasys2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11152default:default8@Z8-155
¥
merging register '%s' into '%s'3619*oasys2)
rd_mux_sel_r_reg[1:0]2default:default2.
po_stg2_wrcal_cnt_reg[1:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4232default:default8@Z8-4471
¦
0Net %s in module/entity %s does not have driver.3422*oasys2
i2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1552default:default8@Z8-3848
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2
2712default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2<
(mig_7series_v2_0_ddr_phy_wrlvl_off_delay2default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v2default:default2
682default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
R
%s*synth2C
/	Parameter tCK bound to: 3077 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter TAP_LIMIT bound to: 63 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TDQSS_DLY bound to: 2 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2<
(mig_7series_v2_0_ddr_phy_wrlvl_off_delay2default:default2
2722default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v2default:default2
682default:default8@Z8-256
Š
synthesizing module '%s'638*oasys2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2û
äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
792default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter nCL bound to: 5 - type: integer 
2default:default
M
%s*synth2>
*	Parameter AL bound to: 0 - type: string 
2default:default
P
%s*synth2A
-	Parameter nCWL bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REG_CTRL bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
_
%s*synth2P
<	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
2default:default
W
%s*synth2H
4	Parameter N_CTL_LANES bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_LANE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter HIGHEST_BANK bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B0 bound to: 4'b1111 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B1 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B2 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B3 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter BYTE_LANES_B4 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B0 bound to: 4'b0101 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B1 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B2 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B3 bound to: 4'b0000 
2default:default
M
%s*synth2>
*	Parameter DATA_CTL_B4 bound to: 4'b0000 
2default:default
O
%s*synth2@
,	Parameter nAL bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_READS bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter RST_POSTWAIT bound to: 4'b0001 
2default:default
O
%s*synth2@
,	Parameter RST_POSTWAIT1 bound to: 4'b0010 
2default:default
J
%s*synth2;
'	Parameter RST_WAIT bound to: 4'b0011 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_INIT bound to: 4'b0100 
2default:default
J
%s*synth2;
'	Parameter FINE_INC bound to: 4'b0101 
2default:default
O
%s*synth2@
,	Parameter FINE_INC_WAIT bound to: 4'b0110 
2default:default
R
%s*synth2C
/	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
2default:default
P
%s*synth2A
-	Parameter DETECT_PREWAIT bound to: 4'b1000 
2default:default
Q
%s*synth2B
.	Parameter DETECT_DQSFOUND bound to: 4'b1001 
2default:default
L
%s*synth2=
)	Parameter PRECH_WAIT bound to: 4'b1010 
2default:default
J
%s*synth2;
'	Parameter FINE_DEC bound to: 4'b1011 
2default:default
O
%s*synth2@
,	Parameter FINE_DEC_WAIT bound to: 4'b1100 
2default:default
R
%s*synth2C
/	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
2default:default
L
%s*synth2=
)	Parameter FINAL_WAIT bound to: 4'b1110 
2default:default
O
%s*synth2@
,	Parameter FINE_ADJ_DONE bound to: 4'b1111 
2default:default
•
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2û
äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2052default:default8@Z8-4472
•
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2û
äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2062default:default8@Z8-4472
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44722default:default2
1002default:defaultZ17-14
Î
0Net %s in module/entity %s does not have driver.3422*oasys2'
dqsfound_retry_done2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2û
äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
1312default:default8@Z8-3848
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2
2732default:default2
12default:default2û
äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
792default:default8@Z8-256
‘
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
22default:default2(
fine_adjust_lane_cnt2default:default2
12default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
15692default:default8@Z8-689
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLK_PERIOD bound to: 12308 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQ_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter DQS_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter DRAM_WIDTH bound to: 8 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
2default:default
\
%s*synth2M
9	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter DEBUG_PORT bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter DRAM_TYPE bound to: DDR2 - type: string 
2default:default
T
%s*synth2E
1	Parameter OCAL_EN bound to: OFF - type: string 
2default:default
Y
%s*synth2J
6	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
2default:default
W
%s*synth2H
4	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
2default:default
b
%s*synth2S
?	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
2default:default
b
%s*synth2S
?	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
2default:default
M
%s*synth2>
*	Parameter CAL1_IDLE bound to: 6'b000000 
2default:default
U
%s*synth2F
2	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
2default:default
Y
%s*synth2J
6	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
2default:default
S
%s*synth2D
0	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
2default:default
X
%s*synth2I
5	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
2default:default
]
%s*synth2N
:	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
2default:default
X
%s*synth2I
5	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
2default:default
]
%s*synth2N
:	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
2default:default
T
%s*synth2E
1	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
2default:default
U
%s*synth2F
2	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
2default:default
Z
%s*synth2K
7	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
2default:default
U
%s*synth2F
2	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
2default:default
Z
%s*synth2K
7	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
2default:default
Q
%s*synth2B
.	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
2default:default
M
%s*synth2>
*	Parameter CAL1_DONE bound to: 6'b001111 
2default:default
\
%s*synth2M
9	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
2default:default
W
%s*synth2H
4	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
2default:default
S
%s*synth2D
0	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
2default:default
]
%s*synth2N
:	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
2default:default
Z
%s*synth2K
7	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
2default:default
R
%s*synth2C
/	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
2default:default
W
%s*synth2H
4	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
2default:default
S
%s*synth2D
0	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
2default:default
X
%s*synth2I
5	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
2default:default
R
%s*synth2C
/	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
2default:default
R
%s*synth2C
/	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
2default:default
Y
%s*synth2J
6	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
2default:default
S
%s*synth2D
0	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
2default:default
W
%s*synth2H
4	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
2default:default
X
%s*synth2I
5	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
2default:default
×
-case statement is not full and has no default155*oasys2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-155
©
merging register '%s' into '%s'3619*oasys22
cal1_cnt_cpt_timing_r_reg[1:0]2default:default2)
rd_mux_sel_r_reg[1:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
5862default:default8@Z8-4471
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2
2742default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-256
ø
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TEMP_HYST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
2default:default
Y
%s*synth2J
6	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
2default:default
W
%s*synth2H
4	Parameter HYST_OFFSET bound to: 8 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
2default:default
N
%s*synth2?
+	Parameter IDLE bound to: 11'b00000000001 
2default:default
N
%s*synth2?
+	Parameter INIT bound to: 11'b00000000010 
2default:default
R
%s*synth2C
/	Parameter FOUR_INC bound to: 11'b00000000100 
2default:default
S
%s*synth2D
0	Parameter THREE_INC bound to: 11'b00000001000 
2default:default
Q
%s*synth2B
.	Parameter TWO_INC bound to: 11'b00000010000 
2default:default
Q
%s*synth2B
.	Parameter ONE_INC bound to: 11'b00000100000 
2default:default
Q
%s*synth2B
.	Parameter NEUTRAL bound to: 11'b00001000000 
2default:default
Q
%s*synth2B
.	Parameter ONE_DEC bound to: 11'b00010000000 
2default:default
Q
%s*synth2B
.	Parameter TWO_DEC bound to: 11'b00100000000 
2default:default
S
%s*synth2D
0	Parameter THREE_DEC bound to: 11'b01000000000 
2default:default
R
%s*synth2C
/	Parameter FOUR_DEC bound to: 11'b10000000000 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2
2752default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-256
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
done_dqs_tap_inc2default:default22
mig_7series_v2_0_ddr_calib_top2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
5082default:default8@Z8-3848
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2
2762default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-256
ƒ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2&
pi_dqs_found_lanes2default:default2
42default:default22
mig_7series_v2_0_ddr_calib_top2default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
11752default:default8@Z8-689
­
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2
2772default:default2
12default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-256
¬
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_mem_intfc2default:default2
2782default:default2
12default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-256
å
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_top2default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 5 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter REG_CTRL bound to: ON - type: string 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter CWL_M bound to: 6 - type: integer 
2default:default
å
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_cmd2default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
W
%s*synth2H
4	Parameter ADDR_WIDTH bound to: 27 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BANK_WIDTH bound to: 3 - type: integer 
2default:default
V
%s*synth2G
3	Parameter COL_WIDTH bound to: 10 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RANK_WIDTH bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ROW_WIDTH bound to: 13 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter RANKS bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
2default:default
¢
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_cmd2default:default2
2792default:default2
12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-256
î
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
2default:default
[
%s*synth2L
8	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter ECC_TEST bound to: OFF - type: string 
2default:default
O
%s*synth2@
,	Parameter CWL bound to: 6 - type: integer 
2default:default
X
%s*synth2I
5	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RAM_CNT bound to: 24 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RAM_WIDTH bound to: 144 - type: integer 
2default:default
Ò
-case statement is not full and has no default155*oasys2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3422default:default8@Z8-155
Ò
-case statement is not full and has no default155*oasys2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-155
«
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy1_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2652default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy2_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1812default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy3_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2672default:default8@Z8-4471
«
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2
2802default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-256
î
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-638
Q
%s*synth2B
.	Parameter TCQ bound to: 100 - type: integer 
2default:default
\
%s*synth2M
9	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
2default:default
_
%s*synth2P
<	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
2default:default
P
%s*synth2A
-	Parameter ECC bound to: OFF - type: string 
2default:default
W
%s*synth2H
4	Parameter nCK_PER_CLK bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter ORDERING bound to: NORM - type: string 
2default:default
Z
%s*synth2K
7	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REMAINDER bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter RAM_CNT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter RAM_WIDTH bound to: 132 - type: integer 
2default:default
Ò
-case statement is not full and has no default155*oasys2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-155
Á
merging register '%s' into '%s'3619*oasys2>
*not_strict_mode.app_rd_data_valid_copy_reg2default:default29
%not_strict_mode.app_rd_data_valid_reg2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3802default:default8@Z8-4471
«
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2
2812default:default2
12default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_top2default:default2
2822default:default2
12default:default2è
Ñd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_axi_mc2default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v2default:default2
902default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
2default:default
b
%s*synth2S
?	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
R
%s*synth2C
/	Parameter C_ECC bound to: OFF - type: string 
2default:default
T
%s*synth2E
1	Parameter P_AXSIZE bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
†
synthesizing module '%s'638*oasys2;
'mig_7series_v2_0_ddr_axi_register_slice2default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AWID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AW_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WDATA_LEN bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WID_RIGHT bound to: 73 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WID_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_W_SIZE bound to: 74 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BID_LEN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_B_SIZE bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ARID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AR_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RDATA_LEN bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RID_RIGHT bound to: 67 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RID_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_R_SIZE bound to: 68 - type: integer 
2default:default
ˆ
synthesizing module '%s'638*oasys2<
(mig_7series_v2_0_ddr_axic_register_slice2default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2<
(mig_7series_v2_0_ddr_axic_register_slice2default:default2
2832default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized02default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized02default:default2
2832default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized12default:default2
2832default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized22default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized22default:default2
2832default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2;
'mig_7series_v2_0_ddr_axi_register_slice2default:default2
2842default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
ø
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_axi_upsizer2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v2default:default2
712default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_FWD_REV bound to: 1 - type: integer 
2default:default
–
synthesizing module '%s'638*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized02default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AWID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AW_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WDATA_LEN bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WID_RIGHT bound to: 73 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WID_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_W_SIZE bound to: 74 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BID_LEN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_B_SIZE bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ARID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AR_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RDATA_LEN bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RID_RIGHT bound to: 67 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RID_LEN bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_R_SIZE bound to: 68 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized32default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 7 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized32default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized42default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized42default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized52default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized52default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized62default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized62default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized02default:default2
2842default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
–
synthesizing module '%s'638*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AWID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AW_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WDATA_LEN bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WID_RIGHT bound to: 145 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_W_SIZE bound to: 146 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BID_LEN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_B_SIZE bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ARID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AR_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_LEN bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RID_RIGHT bound to: 131 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_R_SIZE bound to: 132 - type: integer 
2default:default
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized72default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized72default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized82default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 146 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized82default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized92default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
à
-case statement is not full and has no default155*oasys2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
1832default:default8@Z8-155
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized92default:default2
2842default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized12default:default2
2842default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_a_upsizer2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
2default:default
¸
synthesizing module '%s'638*oasys2
MUXCY2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166462default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY2default:default2
2852default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166462default:default8@Z8-256
€
synthesizing module '%s'638*oasys28
$mig_7series_v2_0_ddr_carry_latch_and2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
·
synthesizing module '%s'638*oasys2
AND2B1L2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
362default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_SRI_INVERTED bound to: 1'b0 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
AND2B1L2default:default2
2862default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
362default:default8@Z8-256
½
%done synthesizing module '%s' (%s#%s)256*oasys28
$mig_7series_v2_0_ddr_carry_latch_and2default:default2
2872default:default2
12default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v2default:default2
612default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_carry_and2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_carry_and2default:default2
2882default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v2default:default2
612default:default8@Z8-256
ú
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_ddr_command_fifo2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 
2default:default
ş
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_carry_latch_or2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
·
synthesizing module '%s'638*oasys2
OR2L2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
208572default:default8@Z8-638
N
%s*synth2?
+	Parameter IS_SRI_INVERTED bound to: 1'b0 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
OR2L2default:default2
2892default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
208572default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_carry_latch_or2default:default2
2902default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v2default:default2
612default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys2(
FDRE__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2(
FDRE__parameterized02default:default2
2912default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_ddr_command_fifo2default:default2
2922default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v2default:default2
612default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_a_upsizer2default:default2
2932default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_w_upsizer2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
Œ
synthesizing module '%s'638*oasys2>
*mig_7series_v2_0_ddr_comparator_sel_static2default:default2ü
åd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
I
%s*synth2:
&	Parameter C_VALUE bound to: 4'b0000 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
2default:default
É
%done synthesizing module '%s' (%s#%s)256*oasys2>
*mig_7series_v2_0_ddr_comparator_sel_static2default:default2
2942default:default2
12default:default2ü
åd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-256
ò
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_carry_or2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
¯
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_carry_or2default:default2
2952default:default2
12default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v2default:default2
612default:default8@Z8-256
É
synthesizing module '%s'638*oasys2*
LUT6_2__parameterized32default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-638
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2*
LUT6_2__parameterized32default:default2
2962default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-256
É
synthesizing module '%s'638*oasys2*
LUT6_2__parameterized42default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-638
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 
2default:default
†
%done synthesizing module '%s' (%s#%s)256*oasys2*
LUT6_2__parameterized42default:default2
2962default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2(
LUT4__parameterized32default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
158252default:default8@Z8-638
S
%s*synth2D
0	Parameter INIT bound to: 16'b1100110011001010 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2(
LUT4__parameterized32default:default2
2972default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
158252default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2(
LUT6__parameterized92default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-638
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 
2default:default
„
%done synthesizing module '%s' (%s#%s)256*oasys2(
LUT6__parameterized92default:default2
2982default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2
FDSE2default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31502default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
ó
%done synthesizing module '%s' (%s#%s)256*oasys2
FDSE2default:default2
2992default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31502default:default8@Z8-256
œ
synthesizing module '%s'638*oasys2N
:mig_7series_v2_0_ddr_comparator_sel_static__parameterized02default:default2ü
åd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
M
%s*synth2>
*	Parameter C_VALUE bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2N
:mig_7series_v2_0_ddr_comparator_sel_static__parameterized02default:default2
2992default:default2
12default:default2ü
åd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-256
ş
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_comparator_sel2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v2default:default2
602default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
2default:default
»
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_comparator_sel2default:default2
3002default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v2default:default2
602default:default8@Z8-256
È
synthesizing module '%s'638*oasys2)
LUT6__parameterized102default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-638
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 
2default:default
…
%done synthesizing module '%s' (%s#%s)256*oasys2)
LUT6__parameterized102default:default2
3002default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_w_upsizer2default:default2
3012default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v2default:default2
632default:default8@Z8-256
„
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_a_upsizer__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
2default:default
T
%s*synth2E
1	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
2default:default
c
%s*synth2T
@	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
2default:default
K
%s*synth2<
(	Parameter C_FIX_BURST bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter C_INCR_BURST bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter C_WRAP_BURST bound to: 2'b10 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
2default:default
Á
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_a_upsizer__parameterized02default:default2
3012default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-256
ô
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_r_upsizer2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RATIO_LOG bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NEVER_PACK bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
2default:default
±
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_r_upsizer2default:default2
3022default:default2
12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v2default:default2
612default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_axi_upsizer2default:default2
3032default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v2default:default2
712default:default8@Z8-256
–
synthesizing module '%s'638*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized22default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AWID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AW_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WDATA_LEN bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WID_RIGHT bound to: 145 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_WID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_W_SIZE bound to: 146 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BRESP_LEN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BID_RIGHT bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_BID_LEN bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_B_SIZE bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_ARID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AR_SIZE bound to: 63 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RUSER_LEN bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RLAST_LEN bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RRESP_LEN bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RDATA_LEN bound to: 128 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RID_RIGHT bound to: 131 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_RID_LEN bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_R_SIZE bound to: 132 - type: integer 
2default:default
™
synthesizing module '%s'638*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized102default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 146 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized102default:default2
3032default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
™
synthesizing module '%s'638*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized112default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex7 - type: string 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 0 - type: integer 
2default:default
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized112default:default2
3032default:default2
12default:default2ú
ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized22default:default2
3032default:default2
12default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
ü
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_aw_channel2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v2default:default2
572default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_ECC bound to: OFF - type: string 
2default:default
L
%s*synth2=
)	Parameter P_CMD_WRITE bound to: 3'b000 
2default:default
K
%s*synth2<
(	Parameter P_CMD_READ bound to: 3'b001 
2default:default
R
%s*synth2C
/	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
2default:default
„
synthesizing module '%s'638*oasys2:
&mig_7series_v2_0_axi_mc_cmd_translator2default:default2ø
ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
2default:default
ø
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_axi_mc_incr_cmd2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_axi_mc_incr_cmd2default:default2
3042default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-256
ø
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_axi_mc_wrap_cmd2default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
2default:default
µ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_axi_mc_wrap_cmd2default:default2
3052default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mig_7series_v2_0_axi_mc_cmd_translator2default:default2
3062default:default2
12default:default2ø
ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-256
ü
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_wr_cmd_fsm2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v2default:default2
762default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 0 - type: integer 
2default:default
¹
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_wr_cmd_fsm2default:default2
3072default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v2default:default2
762default:default8@Z8-256
¹
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_aw_channel2default:default2
3082default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v2default:default2
572default:default8@Z8-256
ú
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_ECC bound to: OFF - type: string 
2default:default
L
%s*synth2=
)	Parameter SM_FIRST_DATA bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter SM_SECOND_DATA bound to: 1'b1 
2default:default
¶
0Net %s in module/entity %s does not have driver.3422*oasys2 
cmd_wr_bytes2default:default25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
962default:default8@Z8-3848
·
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_w_channel2default:default2
3092default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
642default:default8@Z8-256
ú
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_b_channel2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v2default:default2
832default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_WIDTH bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter P_DEPTH bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 3 - type: integer 
2default:default
F
%s*synth27
#	Parameter P_OKAY bound to: 2'b00 
2default:default
H
%s*synth29
%	Parameter P_EXOKAY bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
J
%s*synth2;
'	Parameter B_RESP_PERF bound to: 1'b1 
2default:default
ğ
synthesizing module '%s'638*oasys20
mig_7series_v2_0_axi_mc_fifo2default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 3 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEPTH bound to: 8 - type: integer 
2default:default
I
%s*synth2:
&	Parameter C_EMPTY bound to: 4'b1111 
2default:default
L
%s*synth2=
)	Parameter C_EMPTY_PRE bound to: 3'b000 
2default:default
G
%s*synth28
$	Parameter C_FULL bound to: 3'b111 
2default:default
K
%s*synth2<
(	Parameter C_FULL_PRE bound to: 3'b110 
2default:default
­
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_axi_mc_fifo2default:default2
3102default:default2
12default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_b_channel2default:default2
3112default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v2default:default2
832default:default8@Z8-256
ü
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_ar_channel2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v2default:default2
572default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_CMD_WRITE bound to: 3'b000 
2default:default
K
%s*synth2<
(	Parameter P_CMD_READ bound to: 3'b001 
2default:default
”
synthesizing module '%s'638*oasys2J
6mig_7series_v2_0_axi_mc_cmd_translator__parameterized02default:default2ø
ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
2default:default
ˆ
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_axi_mc_incr_cmd__parameterized02default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_axi_mc_incr_cmd__parameterized02default:default2
3112default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_axi_mc_wrap_cmd__parameterized02default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-638
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AXSIZE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_axi_mc_wrap_cmd__parameterized02default:default2
3112default:default2
12default:default2ò
Ûd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2J
6mig_7series_v2_0_axi_mc_cmd_translator__parameterized02default:default2
3112default:default2
12default:default2ø
ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-256
ö
synthesizing module '%s'638*oasys23
mig_7series_v2_0_axi_mc_cmd_fsm2default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v2default:default2
722default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_MC_RD_INST bound to: 1 - type: integer 
2default:default
³
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_axi_mc_cmd_fsm2default:default2
3122default:default2
12default:default2ñ
Úd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v2default:default2
722default:default8@Z8-256
¹
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_ar_channel2default:default2
3132default:default2
12default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v2default:default2
572default:default8@Z8-256
ú
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_r_channel2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
672default:default8@Z8-638
V
%s*synth2G
3	Parameter C_ID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
2default:default
S
%s*synth2D
0	Parameter P_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_DEPTH bound to: 30 - type: integer 
2default:default
T
%s*synth2E
1	Parameter P_AWIDTH bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_D_WIDTH bound to: 129 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_DEPTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter P_D_AWIDTH bound to: 5 - type: integer 
2default:default
F
%s*synth27
#	Parameter P_OKAY bound to: 2'b00 
2default:default
H
%s*synth29
%	Parameter P_EXOKAY bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter P_SLVERR bound to: 2'b10 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
D
%s*synth25
!	Parameter ZERO bound to: 2'b10 
2default:default
C
%s*synth24
 	Parameter ONE bound to: 2'b11 
2default:default
C
%s*synth24
 	Parameter TWO bound to: 2'b01 
2default:default
€
synthesizing module '%s'638*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized02default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
U
%s*synth2F
2	Parameter C_WIDTH bound to: 129 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 32 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY bound to: 6'b111111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11111 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11110 
2default:default
½
%done synthesizing module '%s' (%s#%s)256*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized02default:default2
3132default:default2
12default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
€
synthesizing module '%s'638*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized12default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
S
%s*synth2D
0	Parameter C_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_AWIDTH bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 30 - type: integer 
2default:default
K
%s*synth2<
(	Parameter C_EMPTY bound to: 6'b111111 
2default:default
N
%s*synth2?
+	Parameter C_EMPTY_PRE bound to: 5'b00000 
2default:default
I
%s*synth2:
&	Parameter C_FULL bound to: 5'b11101 
2default:default
M
%s*synth2>
*	Parameter C_FULL_PRE bound to: 5'b11100 
2default:default
½
%done synthesizing module '%s' (%s#%s)256*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized12default:default2
3132default:default2
12default:default2î
×d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
«
Nreplacing case/wildcard equality operator %s with logical equality operator %s589*oasys2
===2default:default2
==2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
1892default:default8@Z8-589
Ù
-case statement is not full and has no default155*oasys2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
3152default:default8@Z8-155
·
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_r_channel2default:default2
3142default:default2
12default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
672default:default8@Z8-256
ş
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_axi_mc_cmd_arbiter2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v2default:default2
612default:default8@Z8-638
\
%s*synth2M
9	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
2default:default
»
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_axi_mc_cmd_arbiter2default:default2
3152default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v2default:default2
612default:default8@Z8-256
£
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_axi_mc2default:default2
3162default:default2
12default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v2default:default2
902default:default8@Z8-256
±
0Net %s in module/entity %s does not have driver.3422*oasys2
error2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
5192default:default8@Z8-3848
¼
0Net %s in module/entity %s does not have driver.3422*oasys2$
app_correct_en_i2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
4652default:default8@Z8-3848
¸
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_memc_ui_top_axi2default:default2
3172default:default2
12default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
722default:default8@Z8-256
¯
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_awvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6692default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_awaddr2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6712default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_wvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6732default:default8@Z8-3848
­
0Net %s in module/entity %s does not have driver.3422*oasys2$
s_axi_ctrl_wdata2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6752default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_bready2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6782default:default8@Z8-3848
¯
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_arvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6812default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_araddr2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6832default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_rready2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6862default:default8@Z8-3848
¦
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_p2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6962default:default8@Z8-3848
¦
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_n2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6972default:default8@Z8-3848
ª
0Net %s in module/entity %s does not have driver.3422*oasys2!
device_temp_i2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
7002default:default8@Z8-3848
©
%done synthesizing module '%s' (%s#%s)256*oasys20
design_1_mig_7series_0_0_mig2default:default2
3182default:default2
12default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
742default:default8@Z8-256
¡
%done synthesizing module '%s' (%s#%s)256*oasys2,
design_1_mig_7series_0_02default:default2
3192default:default2
12default:default2æ
Ïd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v2default:default2
712default:default8@Z8-256
•
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
mig_7series_02default:default2,
design_1_mig_7series_0_02default:default2
612default:default2
552default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
7652default:default8@Z8-350
è
synthesizing module '%s'638*oasys29
%design_1_ov7670_marker_tracker_ip_0_02default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/synth/design_1_ov7670_marker_tracker_ip_0_0.v2default:default2
562default:default8@Z8-638
Õ
synthesizing module '%s'638*oasys21
ov7670_marker_tracker_ip_v1_02default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0.v2default:default2
42default:default8@Z8-638
a
%s*synth2R
>	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
å
synthesizing module '%s'638*oasys29
%ov7670_marker_tracker_ip_v1_0_S00_AXI2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
42default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_LSB bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
2default:default
¹
synthesizing module '%s'638*oasys2"
ov7670_capture2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/ov7670_capture2.v2default:default2
232default:default8@Z8-638
ö
%done synthesizing module '%s' (%s#%s)256*oasys2"
ov7670_capture2default:default2
3202default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/ov7670_capture2.v2default:default2
232default:default8@Z8-256
µ
!label required on module instance387*oasys2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
4392default:default8@Z8-387
À
synthesizing module '%s'638*oasys2&
ov7670_controller22default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/ov7670_controller2.v2default:default2
162default:default8@Z8-638
V
%s*synth2G
3	Parameter LUT_SIZE bound to: 193 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_Freq bound to: 25000000 - type: integer 
2default:default
X
%s*synth2I
5	Parameter I2C_Freq bound to: 10000 - type: integer 
2default:default
Ì
synthesizing module '%s'638*oasys2,
I2C_OV7670_RGB444_Config2default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-638
U
%s*synth2F
2	Parameter Read_DATA bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SET_OV7670 bound to: 2 - type: integer 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2,
I2C_OV7670_RGB444_Config2default:default2
3212default:default2
12default:default2Î
·d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2"
I2C_Controller2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/I2C_Controller.v2default:default2
162default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2"
I2C_Controller2default:default2
3222default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/I2C_Controller.v2default:default2
162default:default8@Z8-256
®
-case statement is not full and has no default155*oasys2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/ov7670_controller2.v2default:default2
1112default:default8@Z8-155
ı
%done synthesizing module '%s' (%s#%s)256*oasys2&
ov7670_controller22default:default2
3232default:default2
12default:default2È
±d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/ov7670_controller2.v2default:default2
162default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2
	clk_wiz_02default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0.v2default:default2
702default:default8@Z8-638
×
synthesizing module '%s'638*oasys2%
clk_wiz_0_clk_wiz2default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
682default:default8@Z8-638
Ì
synthesizing module '%s'638*oasys2-
PLLE2_ADV__parameterized02default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
‰
%done synthesizing module '%s' (%s#%s)256*oasys2-
PLLE2_ADV__parameterized02default:default2
3232default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2%
clk_wiz_0_clk_wiz2default:default2
3242default:default2
12default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
682default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2
	clk_wiz_02default:default2
3252default:default2
12default:default2Ø
Ád:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0.v2default:default2
702default:default8@Z8-256
¸
synthesizing module '%s'638*oasys2"
marker_tracker2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
232default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2"
marker_tracker2default:default2
3262default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/src/marker_tracker.v2default:default2
232default:default8@Z8-256
¯
default block is never used226*oasys2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
2392default:default8@Z8-226
¯
default block is never used226*oasys2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
3862default:default8@Z8-226
¢
%done synthesizing module '%s' (%s#%s)256*oasys29
%ov7670_marker_tracker_ip_v1_0_S00_AXI2default:default2
3272default:default2
12default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0_S00_AXI.v2default:default2
42default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys21
ov7670_marker_tracker_ip_v1_02default:default2
3282default:default2
12default:default2Ó
¼d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/ov7670_marker_tracker_ip_v1_0/c77f9c6b/hdl/ov7670_marker_tracker_ip_v1_0.v2default:default2
42default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys29
%design_1_ov7670_marker_tracker_ip_0_02default:default2
3292default:default2
12default:default2İ
Æd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/synth/design_1_ov7670_marker_tracker_ip_0_0.v2default:default2
562default:default8@Z8-256
Ò
synthesizing module '%s'638*oasys21
design_1_rst_clk_wiz_1_100M_02default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
ª
synthesizing module '%s'638*oasys2
lpf2default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
¸
synthesizing module '%s'638*oasys2
SRL162default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-638
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
3302default:default2
12default:default2K
5D:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
3312default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
´
synthesizing module '%s'638*oasys2
sequence2default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
²
synthesizing module '%s'638*oasys2
upcnt_n2default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 6 - type: integer 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys2
upcnt_n2default:default2
3322default:default2
12default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
3332default:default2
12default:default2Å
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
3342default:default2
12default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_rst_clk_wiz_1_100M_02default:default2
3352default:default2
12default:default2Ï
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-256

Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
rst_clk_wiz_1_100M2default:default21
design_1_rst_clk_wiz_1_100M_02default:default2
102default:default2
92default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8532default:default8@Z8-350
Û
synthesizing module '%s'638*oasys24
 design_1_rst_mig_7series_0_81M_02default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd2default:default2
742default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
Ğ
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized22default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
º
synthesizing module '%s'638*oasys2'
lpf__parameterized02default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
÷
%done synthesizing module '%s' (%s#%s)256*oasys2'
lpf__parameterized02default:default2
3352default:default2
12default:default2À
©d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256

%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized22default:default2
3352default:default2
12default:default2Ë
´d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys24
 design_1_rst_mig_7series_0_81M_02default:default2
3362default:default2
12default:default2Õ
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd2default:default2
742default:default8@Z8-256
¤
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2)
rst_mig_7series_0_81M2default:default24
 design_1_rst_mig_7series_0_81M_02default:default2
102default:default2
62default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8632default:default8@Z8-350
µ
synthesizing module '%s'638*oasys2(
design_1_song_ip_0_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_song_ip_0_0/synth/design_1_song_ip_0_0.v2default:default2
562default:default8@Z8-638
¢
synthesizing module '%s'638*oasys2 
song_ip_v1_02default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0.v2default:default2
42default:default8@Z8-638
a
%s*synth2R
>	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
²
synthesizing module '%s'638*oasys2(
song_ip_v1_0_S00_AXI2default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
42default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter ADDR_LSB bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
2default:default
¤
synthesizing module '%s'638*oasys2
song2default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
4132default:default8@Z8-638
Ç
case item %s is unreachable151*oasys28
$32'b000000000000000000000000000001002default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
6902default:default8@Z8-151
Ç
case item %s is unreachable151*oasys28
$32'b000000000000000000000000000001012default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
6912default:default8@Z8-151
Ç
case item %s is unreachable151*oasys28
$32'b000000000000000000000000000001102default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
6922default:default8@Z8-151
Ç
case item %s is unreachable151*oasys28
$32'b000000000000000000000000000001112default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
6932default:default8@Z8-151

default block is never used226*oasys2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
6852default:default8@Z8-226
á
%done synthesizing module '%s' (%s#%s)256*oasys2
song2default:default2
3372default:default2
12default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
4132default:default8@Z8-256

default block is never used226*oasys2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
2242default:default8@Z8-226

default block is never used226*oasys2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
3712default:default8@Z8-226
ï
%done synthesizing module '%s' (%s#%s)256*oasys2(
song_ip_v1_0_S00_AXI2default:default2
3382default:default2
12default:default2¹
¢d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0_S00_AXI.v2default:default2
42default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2 
song_ip_v1_02default:default2
3392default:default2
12default:default2±
šd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/user/song_ip_v1_0/36efb6f2/hdl/song_ip_v1_0.v2default:default2
42default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_song_ip_0_02default:default2
3402default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_song_ip_0_0/synth/design_1_song_ip_0_0.v2default:default2
562default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2(
design_1_xlslice_0_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v2default:default2
572default:default8@Z8-638
›
synthesizing module '%s'638*oasys2
xlslice2default:default2®
—d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/f7be8f8d/xlslice.v2default:default2
122default:default8@Z8-638
U
%s*synth2F
2	Parameter DIN_WIDTH bound to: 6 - type: integer 
2default:default
T
%s*synth2E
1	Parameter DIN_FROM bound to: 3 - type: integer 
2default:default
R
%s*synth2C
/	Parameter DIN_TO bound to: 0 - type: integer 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2
xlslice2default:default2
3412default:default2
12default:default2®
—d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/f7be8f8d/xlslice.v2default:default2
122default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_xlslice_0_02default:default2
3422default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v2default:default2
572default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2(
design_1_xlslice_1_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v2default:default2
572default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_xlslice_1_02default:default2
3432default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v2default:default2
572default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2(
design_1_xlslice_2_02default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v2default:default2
572default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_xlslice_2_02default:default2
3442default:default2
12default:default2»
¤d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/synth/design_1_xlslice_2_0.v2default:default2
572default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
design_12default:default2
3452default:default2
12default:default2”
~D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
132default:default8@Z8-256
Ğ
%done synthesizing module '%s' (%s#%s)256*oasys2$
design_1_wrapper2default:default2
3462default:default2
12default:default2
†D:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
122default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:06:27 ; elapsed = 00:06:34 . Memory (MB): peak = 785.336 ; gain = 614.137
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
š
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
š
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
š
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
š
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
š
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2

auxout_clk2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
¡
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2%
idelayctrl_refclk2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[319]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[318]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[317]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[316]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[311]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[310]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[309]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[308]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[303]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[302]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[301]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[300]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[279]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[278]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[277]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[276]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[271]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[270]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[269]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[268]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[263]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[262]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[261]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[260]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[255]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[254]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[253]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[252]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[251]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[250]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[249]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[248]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[247]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[246]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[245]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[244]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[243]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[242]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[241]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[240]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[191]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[190]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[189]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[188]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[187]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[186]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[185]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[184]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[159]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[158]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[157]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[156]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[151]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[150]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[149]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[148]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[143]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[142]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[141]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[140]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[119]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[118]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[117]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[116]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[111]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[110]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[109]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[108]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[103]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[102]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[101]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295

'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[100]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
œ
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[95]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
œ
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[94]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
œ
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[93]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
œ
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[92]2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
^
-Analyzing %s Unisim elements for replacement
17*netlist2
7402default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
›
Loading clock regions from %s
13*device2d
PD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
ED:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SD:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BD:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@D:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
£
™Could not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
SLEW2default:default2†
ïdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf	2default:default2
SLEW2default:default2
Vivado2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6692default:default8@Z18-549

™Could not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2 
IBUF_LOW_PWR2default:default2‚
ldesign_1_i/ov7670_marker_tracker_ip_0/inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock/inst/clkin1_ibufg	2default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2à
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
782default:default8@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
°
$Parsing XDC File [%s] for cell '%s'
848*designutils2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-848
¹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-847
¾
$Parsing XDC File [%s] for cell '%s'
848*designutils2³
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
Ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2³
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
¾
$Parsing XDC File [%s] for cell '%s'
848*designutils2³
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
Ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2³
d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
Ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2Í
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-848
Ô
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Í
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-847
›
$Parsing XDC File [%s] for cell '%s'
848*designutils2­
˜d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-848
¤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2­
˜d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2µ
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2µ
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
ã
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2µ
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
¯
$Parsing XDC File [%s] for cell '%s'
848*designutils2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
¸
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2»
¦d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
¿
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
È
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
Å
$Parsing XDC File [%s] for cell '%s'
848*designutils2Í
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
Î
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Í
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¶
$Parsing XDC File [%s] for cell '%s'
848*designutils2¿
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
¿
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¿
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
¼
$Parsing XDC File [%s] for cell '%s'
848*designutils2Å
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
Å
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Å
°d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
’
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ø
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0.xdc2default:default2s
_design_1_i/ov7670_marker_tracker_ip_0/inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock/inst2default:defaultZ20-848
›
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ø
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0.xdc2default:default2s
_design_1_i/ov7670_marker_tracker_ip_0/inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
†
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Ø
Ãd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
˜
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ş
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0_board.xdc2default:default2s
_design_1_i/ov7670_marker_tracker_ip_0/inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock/inst2default:defaultZ20-848
¡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ş
Éd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_ov7670_marker_tracker_ip_0_0/xil_defaultlib/src/clk_wiz_0/clk_wiz_0_board.xdc2default:default2s
_design_1_i/ov7670_marker_tracker_ip_0/inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock/inst2default:defaultZ20-847
á
$Parsing XDC File [%s] for cell '%s'
848*designutils2î
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
ê
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2î
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
œ
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2î
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
¶
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ã
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
¿
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ã
®d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
È
$Parsing XDC File [%s] for cell '%s'
848*designutils2Í
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
Ñ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Í
¸d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
Î
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ó
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
×
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ó
¾d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
§
$Parsing XDC File [%s] for cell '%s'
848*designutils2µ
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-848
°
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2µ
 d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-847
¸
Parsing XDC File [%s]
179*designutils2
mD:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/constrs_1/new/c.xdc2default:defaultZ20-179
Á
Finished Parsing XDC File [%s]
178*designutils2
mD:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/constrs_1/new/c.xdc2default:defaultZ20-178
¯
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2
mD:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/constrs_1/new/c.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
»
Parsing XDC File [%s]
179*designutils2„
pD:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
Ä
Finished Parsing XDC File [%s]
178*designutils2„
pD:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
²
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2„
pD:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.runs/synth_1/dont_touch.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
Ò
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ô
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-848
Û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ô
¿d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-847
®
$Parsing XDC File [%s] for cell '%s'
848*designutils2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-848
·
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-847
ê
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2¼
§d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst2default:defaultZ20-847
æ
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst2default:defaultZ20-847
Ï
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2P
<design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst2default:defaultZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
Å
!Unisim Transformation Summary:
%s111*project2ˆ
ó  A total of 680 instances were transformed.
  FD => FDRE: 3 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 151 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 21 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 120 instances
  MULT_AND => LUT2: 11 instances
  MUXCY_L => MUXCY: 252 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 67 instances
  RAMB36 => RAMB36E1: 1 instances
  SRL16 => SRL16E: 2 instances
2default:defaultZ1-111
³
%s*synth2£
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:13 ; elapsed = 00:07:26 . Memory (MB): peak = 1196.816 ; gain = 1025.617
2default:default
·
%s*synth2§
’Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:18 ; elapsed = 00:07:29 . Memory (MB): peak = 1196.816 ; gain = 1025.617
2default:default
Ÿ
%s*synth2
{Finished RTL Optimization : Time (s): cpu = 00:07:18 ; elapsed = 00:07:29 . Memory (MB): peak = 1196.816 ; gain = 1025.617
2default:default

3inferred FSM for state register '%s' in module '%s'802*oasys2(
sig_pcc_sm_state_reg2default:default2(
axi_master_burst_pcc2default:defaultZ8-802
”
merging register '%s' into '%s'3619*oasys20
sig_coelsc_cmd_cmplt_reg_reg2default:default2+
sig_coelsc_reg_full_reg2default:default2Û
Äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd2default:default2
6012default:default8@Z8-4471
š
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2 
HSYNC_cs_reg2default:default2'
axi_tft_v2_0_h_sync2default:defaultZ8-3898
š
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2 
VSYNC_cs_reg2default:default2'
axi_tft_v2_0_v_sync2default:defaultZ8-3898
ò
merging register '%s' into '%s'3619*oasys2+
ex_MSR_clear_decode_reg2default:default2)
ex_MSR_set_decode_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22242default:default8@Z8-4471
ò
merging register '%s' into '%s'3619*oasys2&
ex_Interrupt_i_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
24152default:default8@Z8-4471
í
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_SHR_reg2default:default2)
ex_MSR_set_decode_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50032default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_EAR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22472default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_EDR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22482default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_PVR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22502default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_BTR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22512default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_SLR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22522default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_SHR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22532default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_EAR_reg2default:default2&
WB_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49972default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_EDR_reg2default:default2&
WB_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49982default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_BTR_reg2default:default2&
WB_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50012default:default8@Z8-4471
ê
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_SLR_reg2default:default2&
WB_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50022default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2.
ex_potential_exception_reg2default:default2$
EX_CLZ_Instr_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
52032default:default8@Z8-4471
è
merging register '%s' into '%s'3619*oasys2$
wb_clr_ESR_l_reg2default:default2&
WB_Sel_SPR_ESR_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
58812default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_EAR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46072default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_EDR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46082default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_PVR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46102default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_BTR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46112default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_SLR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46122default:default8@Z8-4471
ğ
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_SHR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46132default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2.
ex_Write_DCache_decode_reg2default:default2)
ex_Write_ICache_i_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
41272default:default8@Z8-4471
’
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_addsub.vhd2default:default2
6282default:default8@Z8-3537

}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2¼
¥d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu_div.vhd2default:default2
2712default:default8@Z8-3537
”
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2Á
ªd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/div_unit_gti.vhd2default:default2
2542default:default8@Z8-3537
“
merging register '%s' into '%s'3619*oasys2:
&Performace_Debug_Control.ex_pc_brk_reg2default:default2@
,Performace_Debug_Control.ex_dbg_hit_reg[0:0]2default:default2º
£d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
27292default:default8@Z8-4471
Š
merging register '%s' into '%s'3619*oasys2%
first_mi_word_reg2default:default2"
first_word_reg2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v2default:default2
3032default:default8@Z8-4471
Š
merging register '%s' into '%s'3619*oasys2"
first_word_reg2default:default2%
first_mi_word_reg2default:default2å
Îd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v2default:default2
3082default:default8@Z8-4471
É
merging register '%s' into '%s'3619*oasys2:
&xadc_supplied_temperature.xadc_den_reg2default:default2B
.xadc_supplied_temperature.sample_timer_clr_reg2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2862default:default8@Z8-4471
¹
3inferred FSM for state register '%s' in module '%s'802*oasys2?
+xadc_supplied_temperature.tempmon_state_reg2default:default2,
mig_7series_v2_0_tempmon2default:defaultZ8-802
À
merging register '%s' into '%s'3619*oasys29
%gen_div4_ca_tieoff.phy_cas_n_reg[3:2]2default:default29
%gen_div4_ca_tieoff.phy_ras_n_reg[3:2]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
31392default:default8@Z8-4471
¿
merging register '%s' into '%s'3619*oasys28
$gen_div4_ca_tieoff.phy_we_n_reg[3:2]2default:default29
%gen_div4_ca_tieoff.phy_ras_n_reg[3:2]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
31402default:default8@Z8-4471

merging register '%s' into '%s'3619*oasys2(
prbs_rdlvl_start_reg2default:default2'
wrcal_final_chk_reg2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10562default:default8@Z8-4471
È
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
È
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
È
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
È
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
İ
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[1].phy_address_reg[25:13]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
Ô
merging register '%s' into '%s'3619*oasys2C
/gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
İ
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[2].phy_address_reg[38:26]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
Ô
merging register '%s' into '%s'3619*oasys2C
/gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
İ
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[3].phy_address_reg[51:39]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
Õ
merging register '%s' into '%s'3619*oasys2D
0gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
›
merging register '%s' into '%s'3619*oasys2'
temp_wrcal_done_reg2default:default2%
wrcal_act_req_reg2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11032default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[1][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
¬
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[1][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]2default:default2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7982default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]2default:default2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7612default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7562default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8282default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8232default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7982default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]2default:default2U
Agen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7612default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7912default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7562default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_fall1_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_fall2_r_reg[3:3]2default:default2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8232default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_fall3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_rise1_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_rise2_r_reg[3:3]2default:default2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early2_match_rise3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8282default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[4].early1_match_fall2_r_reg[4:4]2default:default2R
>gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4:4]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[4].early1_match_rise2_r_reg[4:4]2default:default2R
>gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4:4]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[4].early1_match_rise3_r_reg[4:4]2default:default2R
>gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4:4]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
õ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[4].early2_match_fall0_r_reg[4:4]2default:default2R
>gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4:4]2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44712default:default2
1002default:defaultZ17-14
³
3inferred FSM for state register '%s' in module '%s'802*oasys2(
fine_adj_state_r_reg2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:defaultZ8-802
Ä
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-3537
Ä
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
25622default:default8@Z8-3537
¬
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2%
tempmon_state_reg2default:default24
 mig_7series_v2_0_ddr_phy_tempmon2default:defaultZ8-3898
¿
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-3537
¿
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2ì
Õd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-3537
 
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default25
!mig_7series_v2_0_axi_mc_r_channel2default:defaultZ8-802
Ñ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
sig_pcc_sm_state_reg2default:default2
one-hot2default:default2(
axi_master_burst_pcc2default:defaultZ8-3354

0Net %s in module/entity %s does not have driver.3422*oasys2"
mask_0_15_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-3848

0Net %s in module/entity %s does not have driver.3422*oasys2#
mask_16_23_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2Ä
­d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-3848
ì
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2?
+xadc_supplied_temperature.tempmon_state_reg2default:default2
one-hot2default:default2,
mig_7series_v2_0_tempmon2default:defaultZ8-3354
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2ö
ßd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
É
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2ù
âd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
¯
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
­
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
­
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Í
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
½
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
Í
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
Ì
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
Î
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2ô
İd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
¹
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
È
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
À
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
Ã
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
¼
0Net %s in module/entity %s does not have driver.3422*oasys2!
phy_data_full2default:default27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
2202default:default8@Z8-3848
°
0Net %s in module/entity %s does not have driver.3422*oasys2!
calib_aux_out2default:default21
mig_7series_v2_0_ddr_phy_init2default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
2472default:default8@Z8-3848
¦
0Net %s in module/entity %s does not have driver.3422*oasys2
i2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1552default:default8@Z8-3848
æ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
fine_adj_state_r_reg2default:default2
one-hot2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:defaultZ8-3354
Î
0Net %s in module/entity %s does not have driver.3422*oasys2'
dqsfound_retry_done2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2û
äd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
1312default:default8@Z8-3848
µ
0Net %s in module/entity %s does not have driver.3422*oasys2$
done_dqs_tap_inc2default:default22
mig_7series_v2_0_ddr_calib_top2default:default2ğ
Ùd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
5082default:default8@Z8-3848
¶
0Net %s in module/entity %s does not have driver.3422*oasys2 
cmd_wr_bytes2default:default25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ó
Üd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
962default:default8@Z8-3848
Ó
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default25
!mig_7series_v2_0_axi_mc_r_channel2default:defaultZ8-3354
±
0Net %s in module/entity %s does not have driver.3422*oasys2
error2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
5192default:default8@Z8-3848
¼
0Net %s in module/entity %s does not have driver.3422*oasys2$
app_correct_en_i2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2õ
Şd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
4652default:default8@Z8-3848
¯
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_awvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6692default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_awaddr2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6712default:default8@Z8-3848
®
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_wvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2ê
Ód:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6732default:default8@Z8-3848
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-38482default:default2
1002default:defaultZ17-14
<
%s*synth2-

Report RTL Partitions: 
2default:default
y
%s*synth2j
V+------+----------------------------------------------------+------------+----------+
2default:default
y
%s*synth2j
V|      |RTL Partition                                       |Replication |Instances |
2default:default
y
%s*synth2j
V+------+----------------------------------------------------+------------+----------+
2default:default
y
%s*synth2j
V|1     |design_1_clk_wiz_1_0_clk_wiz__GC0                   |           1|         6|
2default:default
y
%s*synth2j
V|2     |mig_7series_v2_0_ddr_byte_lane__parameterized2__GC0 |           1|       499|
2default:default
y
%s*synth2j
V|3     |mig_7series_v2_0_ddr_phy_4lanes__GC0                |           1|      2876|
2default:default
y
%s*synth2j
V|4     |mig_7series_v2_0_ddr_mc_phy__GC0                    |           1|       115|
2default:default
y
%s*synth2j
V|5     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0            |           1|       633|
2default:default
y
%s*synth2j
V|6     |mig_7series_v2_0_ddr_phy_top__GC0                   |           1|     13969|
2default:default
y
%s*synth2j
V|7     |mig_7series_v2_0_mc                                 |           1|      4146|
2default:default
y
%s*synth2j
V|8     |mig_7series_v2_0_memc_ui_top_axi__GC0               |           1|      6824|
2default:default
y
%s*synth2j
V|9     |design_1_mig_7series_0_0_mig__GC0                   |           1|       329|
2default:default
y
%s*synth2j
V|10    |clk_wiz_0_clk_wiz__GC0                              |           1|         4|
2default:default
y
%s*synth2j
V|11    |ov7670_marker_tracker_ip_v1_0_S00_AXI__GC0          |           1|     11113|
2default:default
y
%s*synth2j
V|12    |design_1_microblaze_0_axi_periph_0                  |           1|     38517|
2default:default
y
%s*synth2j
V|13    |design_1__GCB1                                      |           1|      1558|
2default:default
y
%s*synth2j
V|14    |design_1__GCB2                                      |           1|     18853|
2default:default
y
%s*synth2j
V|15    |design_1__GCB3                                      |           1|     26759|
2default:default
y
%s*synth2j
V+------+----------------------------------------------------+------------+----------+
2default:default
Î
-Detected potentially large (wide) register %s3414*oasys2$
LOCKSTEP_Out_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21302default:default8@Z8-3538
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     33 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   2 Input     29 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     28 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     25 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     23 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 45    
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 19    
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 17    
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 11    
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 56    
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 40    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 91    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 60    
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 45    
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 59    
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 667   
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                9 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 12    
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 12    
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 12    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	             4096 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              144 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              132 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               73 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	               63 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 24    
2default:default
Q
%s*synth2B
.	               52 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 111   
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               29 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 52    
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 22    
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 48    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 144   
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 65    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 150   
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 237   
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 146   
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 240   
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3004  
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                  3x4  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   2 Input     52 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 123   
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input     29 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     29 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     27 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     26 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 22    
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  16 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   8 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 30    
2default:default
Q
%s*synth2B
.	  12 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 39    
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 264   
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  59 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  36 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 84    
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  34 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  16 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  34 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 84    
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 121   
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  17 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 97    
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 40    
2default:default
Q
%s*synth2B
.	  10 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 356   
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  34 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 45    
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	  34 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 22    
2default:default
Q
%s*synth2B
.	  41 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 264   
2default:default
Q
%s*synth2B
.	  59 Input      1 Bit        Muxes := 14    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1517  
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  53 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 20    
2default:default
Î
-Detected potentially large (wide) register %s3414*oasys2$
LOCKSTEP_Out_reg2default:default2¿
¨d:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21302default:default8@Z8-3538
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
<
%s*synth2-
Module design_1_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module design_1_clk_wiz_1_0_clk_wiz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module design_1_clk_wiz_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
E
%s*synth26
"Module input_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
Module dmem 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module compare__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
F
%s*synth27
#Module compare__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module compare__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
F
%s*synth27
#Module compare__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module fifo_generator_v12_0_synth__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module fifo_generator_v12_0__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module axi_data_fifo_v2_1_fifo_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_data_fifo_v2_1_axic_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module reset_blk_ramfifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
E
%s*synth26
"Module input_blk__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
G
%s*synth28
$Module rd_bin_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module compare__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
C
%s*synth24
 Module compare__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
>
%s*synth2/
Module rd_status_flags_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module rd_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module wr_bin_cntr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module compare__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
F
%s*synth27
#Module compare__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
>
%s*synth2/
Module wr_status_flags_ss 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
D
%s*synth25
!Module wr_logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module fifo_generator_v12_0_synth__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module fifo_generator_v12_0__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_data_fifo_v2_1_fifo_gen__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module axi_data_fifo_v2_1_axic_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_dwidth_converter_v2_1_a_downsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.Module axi_dwidth_converter_v2_1_w_downsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.Module axi_dwidth_converter_v2_1_b_downsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
F
%s*synth27
#Module compare__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
F
%s*synth27
#Module compare__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module axi_dwidth_converter_v2_1_a_downsizer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.Module axi_dwidth_converter_v2_1_r_downsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
S
%s*synth2D
0Module axi_dwidth_converter_v2_1_axi_downsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module axi_dwidth_converter_v2_1_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_ds_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_axi2vector 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
W
%s*synth2H
4Module axi_register_slice_v2_1_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
N
%s*synth2?
+Module axi_infrastructure_v1_1_vector2axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module axi_register_slice_v2_1_axi_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_protocol_converter_v2_1_b2s_incr_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
T
%s*synth2E
1Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_cmd_translator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_aw_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_simple_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module axi_protocol_converter_v2_1_b2s_b_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
V
%s*synth2G
3Module axi_protocol_converter_v2_1_b2s_ar_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
g
%s*synth2X
DModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
U
%s*synth2F
2Module axi_protocol_converter_v2_1_b2s_r_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_axi2vector__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_vector2axi__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule axi_register_slice_v2_1_axi_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_protocol_converter_v2_1_b2s 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
^
%s*synth2O
;Module axi_protocol_converter_v2_1_axi_protocol_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m00_couplers_imp_1C4U393 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module reset_blk_ramfifo__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module rd_bin_cntr__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__59 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__58 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module rd_status_flags_ss__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module rd_logic__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module wr_bin_cntr__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__57 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__56 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module wr_status_flags_ss__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
H
%s*synth29
%Module wr_logic__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module reset_blk_ramfifo__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module dmem__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module rd_bin_cntr__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__55 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__54 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module rd_status_flags_ss__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module rd_logic__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module wr_bin_cntr__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__53 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__52 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module wr_status_flags_ss__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
H
%s*synth29
%Module wr_logic__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_data_fifo_v2_1_fifo_gen__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module axi_data_fifo_v2_1_axic_fifo__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_a_downsizer__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_w_downsizer__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_b_downsizer__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.Module reset_blk_ramfifo__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module rd_bin_cntr__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__51 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__50 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module rd_status_flags_ss__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module rd_logic__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module wr_bin_cntr__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__49 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__48 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module wr_status_flags_ss__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
H
%s*synth29
%Module wr_logic__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule axi_dwidth_converter_v2_1_a_downsizer__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_r_downsizer__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
V
%s*synth2G
3Module axi_dwidth_converter_v2_1_axi_downsizer__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module axi_dwidth_converter_v2_1_top__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_ds_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_axi2vector__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized2__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_vector2axi__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module axi_register_slice_v2_1_axi_register_slice__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_aw_channel__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_simple_fifo__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_b_channel__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_ar_channel__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_r_channel__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_axi2vector__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized4__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized5__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized6__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_vector2axi__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
i
%s*synth2Z
FModule axi_register_slice_v2_1_axi_register_slice__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_protocol_converter_v2_1_b2s__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
a
%s*synth2R
>Module axi_protocol_converter_v2_1_axi_protocol_converter__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m01_couplers_imp_IIGQMH 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module reset_blk_ramfifo__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module rd_bin_cntr__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__47 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__46 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module rd_status_flags_ss__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module rd_logic__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module wr_bin_cntr__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__45 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__44 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module wr_status_flags_ss__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
H
%s*synth29
%Module wr_logic__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module reset_blk_ramfifo__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module dmem__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module rd_bin_cntr__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__43 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__42 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module rd_status_flags_ss__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module rd_logic__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module wr_bin_cntr__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__41 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__40 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
B
%s*synth23
Module wr_status_flags_ss__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
H
%s*synth29
%Module wr_logic__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_data_fifo_v2_1_fifo_gen__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module axi_data_fifo_v2_1_axic_fifo__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_a_downsizer__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_w_downsizer__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_b_downsizer__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__39 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__38 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__37 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__36 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule axi_dwidth_converter_v2_1_a_downsizer__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_r_downsizer__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
V
%s*synth2G
3Module axi_dwidth_converter_v2_1_axi_downsizer__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module axi_dwidth_converter_v2_1_top__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_ds_2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_axi2vector__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized2__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_vector2axi__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module axi_register_slice_v2_1_axi_register_slice__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_aw_channel__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_simple_fifo__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_b_channel__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_ar_channel__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_r_channel__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_axi2vector__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized4__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized5__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized6__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_vector2axi__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
i
%s*synth2Z
FModule axi_register_slice_v2_1_axi_register_slice__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_protocol_converter_v2_1_b2s__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
a
%s*synth2R
>Module axi_protocol_converter_v2_1_axi_protocol_converter__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m02_couplers_imp_1B1OY4Q 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
H
%s*synth29
%Module input_blk__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module dmem__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module clk_x_pntrs__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized1__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module rd_status_flags_as__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
G
%s*synth28
$Module compare__parameterized1__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module wr_status_flags_as__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module reset_blk_ramfifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               73 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module synchronizer_ff__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
G
%s*synth28
$Module clk_x_pntrs__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
G
%s*synth28
$Module rd_bin_cntr__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized1__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
C
%s*synth24
 Module compare__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
N
%s*synth2?
+Module rd_status_flags_as__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module rd_logic__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module wr_bin_cntr__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
F
%s*synth27
#Module compare__parameterized1__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
F
%s*synth27
#Module compare__parameterized1__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
N
%s*synth2?
+Module wr_status_flags_as__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
D
%s*synth25
!Module wr_logic__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module clk_x_pntrs__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized1__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module rd_status_flags_as__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
G
%s*synth28
$Module compare__parameterized1__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module wr_status_flags_as__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized1__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module clk_x_pntrs__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized1__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module rd_status_flags_as__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
G
%s*synth28
$Module compare__parameterized1__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module wr_status_flags_as__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized1__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
E
%s*synth26
"Module input_blk__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module output_blk__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module dmem__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module memory__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
O
%s*synth2@
,Module synchronizer_ff__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module synchronizer_ff__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module clk_x_pntrs__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized1__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module rd_status_flags_as__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
G
%s*synth28
$Module compare__parameterized1__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
G
%s*synth28
$Module compare__parameterized1__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.Module wr_status_flags_as__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized1__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module fifo_generator_ramfifo__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module fifo_generator_top__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module fifo_generator_v12_0_synth__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module fifo_generator_v12_0__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
X
%s*synth2I
5Module axi_clock_converter_v2_1_axi_clock_converter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_cc_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m03_couplers_imp_JI7UNO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__35 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__34 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__33 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module dmem__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__31 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_data_fifo_v2_1_fifo_gen__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module axi_data_fifo_v2_1_axic_fifo__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_a_downsizer__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_w_downsizer__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_b_downsizer__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule axi_dwidth_converter_v2_1_a_downsizer__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_r_downsizer__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
V
%s*synth2G
3Module axi_dwidth_converter_v2_1_axi_downsizer__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module axi_dwidth_converter_v2_1_top__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_ds_3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_axi2vector__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_vector2axi__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module axi_register_slice_v2_1_axi_register_slice__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_aw_channel__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_simple_fifo__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_b_channel__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_ar_channel__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_r_channel__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_axi2vector__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized4__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized5__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized6__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_vector2axi__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
i
%s*synth2Z
FModule axi_register_slice_v2_1_axi_register_slice__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_protocol_converter_v2_1_b2s__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
a
%s*synth2R
>Module axi_protocol_converter_v2_1_axi_protocol_converter__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m04_couplers_imp_19NT66L 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module dmem__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
7
%s*synth2(
Module rd_fwft__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_data_fifo_v2_1_fifo_gen__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module axi_data_fifo_v2_1_axic_fifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_a_downsizer__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_w_downsizer__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_b_downsizer__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
P
%s*synth2A
-Module reset_blk_ramfifo__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module input_blk__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module output_blk__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module dmem__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module memory__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module rd_bin_cntr__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module rd_status_flags_ss__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
6
%s*synth2'
Module rd_fwft__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
G
%s*synth28
$Module rd_logic__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module wr_bin_cntr__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module compare__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
G
%s*synth28
$Module compare__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
A
%s*synth22
Module wr_status_flags_ss__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module wr_logic__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module fifo_generator_ramfifo__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module fifo_generator_top__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module fifo_generator_v12_0_synth__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module fifo_generator_v12_0__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_data_fifo_v2_1_fifo_gen__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module axi_data_fifo_v2_1_axic_fifo__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule axi_dwidth_converter_v2_1_a_downsizer__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
T
%s*synth2E
1Module axi_dwidth_converter_v2_1_r_downsizer__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
V
%s*synth2G
3Module axi_dwidth_converter_v2_1_axi_downsizer__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module axi_dwidth_converter_v2_1_top__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_ds_4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_axi2vector__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Z
%s*synth2K
7Module axi_register_slice_v2_1_axic_register_slice__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     62 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_vector2axi__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module axi_register_slice_v2_1_axi_register_slice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_aw_channel__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
Z
%s*synth2K
7Module axi_protocol_converter_v2_1_b2s_simple_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_b_channel__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_incr_cmd__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_protocol_converter_v2_1_b2s_wrap_cmd__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
]
%s*synth2N
:Module axi_protocol_converter_v2_1_b2s_cmd_translator__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Y
%s*synth2J
6Module axi_protocol_converter_v2_1_b2s_ar_channel__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
j
%s*synth2[
GModule axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module axi_protocol_converter_v2_1_b2s_r_channel__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_axi2vector__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized4__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized5__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized3__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized6__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
a
%s*synth2R
>Module axi_infrastructure_v1_1_vector2axi__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
i
%s*synth2Z
FModule axi_register_slice_v2_1_axi_register_slice__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module axi_protocol_converter_v2_1_b2s__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
a
%s*synth2R
>Module axi_protocol_converter_v2_1_axi_protocol_converter__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m05_couplers_imp_KWEOQB 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
n
%s*synth2_
KModule axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_pc_5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_axi2vector__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized7__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule axi_register_slice_v2_1_axic_register_slice__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               62 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
h
%s*synth2Y
EModule axi_register_slice_v2_1_axic_register_slice__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_infrastructure_v1_1_vector2axi__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule axi_register_slice_v2_1_axi_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_command_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
O
%s*synth2@
,Module axi_dwidth_converter_v2_1_a_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module axi_dwidth_converter_v2_1_w_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 17    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 21    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 19    
2default:default
S
%s*synth2D
0Module generic_baseblocks_v2_1_command_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
_
%s*synth2P
<Module axi_dwidth_converter_v2_1_a_upsizer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module axi_dwidth_converter_v2_1_r_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_axi2vector__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
k
%s*synth2\
HModule axi_register_slice_v2_1_axic_register_slice__parameterized11__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
h
%s*synth2Y
EModule axi_register_slice_v2_1_axic_register_slice__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
j
%s*synth2[
GModule axi_register_slice_v2_1_axic_register_slice__parameterized9__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
h
%s*synth2Y
EModule axi_register_slice_v2_1_axic_register_slice__parameterized11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
h
%s*synth2Y
EModule axi_register_slice_v2_1_axic_register_slice__parameterized13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
^
%s*synth2O
;Module axi_infrastructure_v1_1_vector2axi__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule axi_register_slice_v2_1_axi_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_dwidth_converter_v2_1_axi_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module axi_dwidth_converter_v2_1_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module design_1_auto_us_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module s00_couplers_imp_K2G5CL 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module s01_couplers_imp_1AHT8OB 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module generic_baseblocks_v2_1_mux_enc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module axi_crossbar_v2_1_addr_arbiter_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module generic_baseblocks_v2_1_carry_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module generic_baseblocks_v2_1_comparator_static 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module generic_baseblocks_v2_1_carry_and__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module generic_baseblocks_v2_1_carry_and__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_addr_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module axi_crossbar_v2_1_splitter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module axi_crossbar_v2_1_splitter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
^
%s*synth2O
;Module generic_baseblocks_v2_1_mux_enc__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
k
%s*synth2\
HModule axi_register_slice_v2_1_axic_register_slice__parameterized13__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               68 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_decerr_slave 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 8     
2default:default
K
%s*synth2<
(Module axi_crossbar_v2_1_crossbar_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_axi_crossbar 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module design_1_xbar_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module design_1_microblaze_0_axi_periph_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_round_robin_arb 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_round_robin_arb__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_rank_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 21    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_rank_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module mig_7series_v2_0_rank_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module mig_7series_v2_0_bank_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_round_robin_arb__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_round_robin_arb__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_arb_row_col 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_arb_select 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     20 Bit        Muxes := 22    
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 19    
2default:default
D
%s*synth25
!Module mig_7series_v2_0_arb_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_bank_compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_state 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_queue 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_bank_cntrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_bank_compare__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_state__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_queue__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_bank_cntrl__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module mig_7series_v2_0_bank_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module mig_7series_v2_0_col_mach 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
?
%s*synth20
Module mig_7series_v2_0_mc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               52 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_if_post_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_byte_group_io 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_byte_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_if_post_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     80 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
^
%s*synth2O
;Module mig_7series_v2_0_ddr_byte_group_io__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_byte_lane__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_ddr_phy_4lanes 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 62    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 62    
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ddr_mc_phy 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 6     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_of_pre_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
_
%s*synth2P
<Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_mc_phy_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_prbs_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_phy_init 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 86    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  53 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 36    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_wrcal 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 303   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  10 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 64    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
T
%s*synth2E
1Module mig_7series_v2_0_ddr_phy_wrlvl_off_delay 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 25    
2default:default
U
%s*synth2F
2Module mig_7series_v2_0_ddr_phy_dqs_found_cal_hr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	  16 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  17 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 21    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 30    
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_phy_rdlvl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 14    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               80 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 679   
2default:default
6
%s*synth2'
+---Multipliers : 
2default:default
Q
%s*synth2B
.	                  3x4  Multipliers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 48    
2default:default
Q
%s*synth2B
.	  36 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  36 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  34 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  34 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  34 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  34 Input      1 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 168   
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 64    
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_phy_tempmon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 15    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 22    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  12 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_calib_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 29    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 29    
2default:default
H
%s*synth29
%Module mig_7series_v2_0_ddr_phy_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     52 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
F
%s*synth27
#Module mig_7series_v2_0_mem_intfc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module mig_7series_v2_0_ui_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ui_wr_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 3     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              144 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
G
%s*synth28
$Module mig_7series_v2_0_ui_rd_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
C
%s*synth24
 Module mig_7series_v2_0_ui_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_ddr_axic_register_slice__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module mig_7series_v2_0_ddr_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_axi_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized3__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               63 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               63 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 3     
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module mig_7series_v2_0_ddr_axi_register_slice__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized7__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized5__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
d
%s*synth2U
AModule mig_7series_v2_0_ddr_axic_register_slice__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              132 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
c
%s*synth2T
@Module mig_7series_v2_0_ddr_axi_register_slice__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_carry_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_carry_latch_or 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_command_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module mig_7series_v2_0_ddr_carry_latch_and__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module mig_7series_v2_0_ddr_carry_latch_and__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_carry_latch_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_a_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
V
%s*synth2G
3Module mig_7series_v2_0_ddr_comparator_sel_static 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_ddr_carry_or 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__31 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__33 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__34 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
f
%s*synth2W
CModule mig_7series_v2_0_ddr_comparator_sel_static__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_ddr_carry_and__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_ddr_comparator_sel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__35 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__36 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__37 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_w_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 32    
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 19    
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__53 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__52 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__51 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_ddr_carry_latch_or__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__50 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__49 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__48 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module mig_7series_v2_0_ddr_command_fifo__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Z
%s*synth2K
7Module mig_7series_v2_0_ddr_a_upsizer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__47 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__46 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Y
%s*synth2J
6Module mig_7series_v2_0_ddr_comparator_sel_static__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_carry_or__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module mig_7series_v2_0_ddr_carry_latch_and__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__45 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__44 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__43 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__42 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
i
%s*synth2Z
FModule mig_7series_v2_0_ddr_comparator_sel_static__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_carry_or__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__41 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__40 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__39 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_ddr_carry_and__38 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_ddr_comparator_sel__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module mig_7series_v2_0_ddr_r_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_ddr_axi_upsizer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_ddr_axic_register_slice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule mig_7series_v2_0_ddr_axic_register_slice__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
g
%s*synth2X
DModule mig_7series_v2_0_ddr_axic_register_slice__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
W
%s*synth2H
4Module mig_7series_v2_0_ddr_axic_register_slice__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule mig_7series_v2_0_ddr_axic_register_slice__parameterized11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
c
%s*synth2T
@Module mig_7series_v2_0_ddr_axi_register_slice__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_axi_mc_incr_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_axi_mc_wrap_cmd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
R
%s*synth2C
/Module mig_7series_v2_0_axi_mc_cmd_translator 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_axi_mc_wr_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_axi_mc_aw_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_axi_mc_w_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
H
%s*synth29
%Module mig_7series_v2_0_axi_mc_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_axi_mc_b_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_axi_mc_incr_cmd__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
\
%s*synth2M
9Module mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
b
%s*synth2S
?Module mig_7series_v2_0_axi_mc_cmd_translator__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_axi_mc_cmd_fsm 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
N
%s*synth2?
+Module mig_7series_v2_0_axi_mc_ar_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module mig_7series_v2_0_axi_mc_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
X
%s*synth2I
5Module mig_7series_v2_0_axi_mc_fifo__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module mig_7series_v2_0_axi_mc_r_channel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
O
%s*synth2@
,Module mig_7series_v2_0_axi_mc_cmd_arbiter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
C
%s*synth24
 Module mig_7series_v2_0_axi_mc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
L
%s*synth2=
)Module mig_7series_v2_0_memc_ui_top_axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module mig_7series_v2_0_iodelay_ctrl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
E
%s*synth26
"Module mig_7series_v2_0_clk_ibuf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module mig_7series_v2_0_tempmon 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module mig_7series_v2_0_infrastructure 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
H
%s*synth29
%Module design_1_mig_7series_0_0_mig 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module design_1_mig_7series_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module clk_wiz_0_clk_wiz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module clk_wiz_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module ov7670_capture 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
D
%s*synth25
!Module I2C_OV7670_RGB444_Config 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module I2C_Controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  59 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	  41 Input      1 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	  59 Input      1 Bit        Muxes := 14    
2default:default
>
%s*synth2/
Module ov7670_controller2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
:
%s*synth2+
Module marker_tracker 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.Module ov7670_marker_tracker_ip_v1_0_S00_AXI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
I
%s*synth2:
&Module ov7670_marker_tracker_ip_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module design_1_ov7670_marker_tracker_ip_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module shared_ram_ivar 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module intc_core 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 29    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
E
%s*synth26
"Module pselect_f__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module pselect_f__parameterized19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module address_decoder__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
L
%s*synth2=
)Module slave_attachment__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
I
%s*synth2:
&Module axi_lite_ipif__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module axi_intc__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
L
%s*synth2=
)Module design_1_microblaze_0_axi_intc_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module xlconcat 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module design_1_microblaze_0_xlconcat_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module baudrate 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
8
%s*synth2)
Module dynshreg_i_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module cntr_incr_decr_addn_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module uartlite_rx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 15    
2default:default
H
%s*synth29
%Module dynshreg_i_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module cntr_incr_decr_addn_f__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
I
%s*synth2:
&Module dynshreg_f__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module srl_fifo_rbu_f__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
I
%s*synth2:
&Module srl_fifo_f__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module uartlite_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
9
%s*synth2*
Module uartlite_core 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
8
%s*synth2)
Module pselect_f__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module pselect_f__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module pselect_f__parameterized1__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
H
%s*synth29
%Module pselect_f__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
>
%s*synth2/
Module address_decoder__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
?
%s*synth20
Module slave_attachment__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
<
%s*synth2-
Module axi_lite_ipif__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_uartlite__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module design_1_axi_uartlite_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module JTAG_CONTROL__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 8     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
D
%s*synth25
!Module MDM_Core__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module MDM__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module design_1_mdm_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module interrupt_mode_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module RAM_Module__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module comparator__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 21    
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module carry_or__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module PC_Module_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 29    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 31    
2default:default
O
%s*synth2@
,Module PreFetch_Buffer_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module jump_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
G
%s*synth28
$Module carry_or__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__31 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__33 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module carry_and__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module Decode_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 128   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 49    
2default:default
M
%s*synth2>
*Module Register_File_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module Operand_Select_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module ALU_Bit__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__27 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__28 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__29 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module ALU_Bit__parameterized0__30 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module ALU_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module ALU_Bit__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
?
%s*synth20
Module ALU__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module Shift_Logic_Module_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module dsp_module__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dsp_module__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dsp_module__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module mul_unit 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit        Muxes := 3     
2default:default
N
%s*synth2?
+Module Barrel_Shifter_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 3     
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module WB_Mux_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module WB_Mux_Bit__parameterized2__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__18 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__19 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__20 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__21 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__22 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__23 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__24 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__25 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module WB_Mux_Bit__parameterized2__26 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module WB_Mux_Bit__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module WB_Mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module Zero_Detect_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module Byte_Doublet_Handle_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
K
%s*synth2<
(Module Data_Flow_Logic__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module msr_reg_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
C
%s*synth24
 Module mux_bus__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
S
%s*synth2D
0Module exception_registers_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__39 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__38 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__37 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__36 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__35 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__34 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module carry_compare_const__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 23    
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__13 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__14 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__15 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__17 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module carry_compare_const__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 23    
2default:default
H
%s*synth29
%Module carry_and__parameterized0__9 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_and__parameterized0__11 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_compare__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
H
%s*synth29
%Module carry_and__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module carry_and__parameterized0__8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module carry_compare__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 24    
2default:default
:
%s*synth2+
Module find_first_bit 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module FPU_ADDSUB__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     28 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     28 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     27 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input     26 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module dsp_module__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module dsp_module__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module FPU_MUL__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module FPU_DIV__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     25 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               25 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
/
%s*synth2 
Module Fpu 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     23 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     10 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               24 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               23 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               21 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 50    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     26 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 44    
2default:default
?
%s*synth20
Module PVR__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module Div_unit_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     33 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 32    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 48    
2default:default
I
%s*synth2:
&Module Data_Flow_gti__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
D
%s*synth25
!Module carry_or__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module read_data_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module mux_bus__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module instr_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module MMU__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module DAXI_interface__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRL16E__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRL16E__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized8__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized8__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized4__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized6__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized8__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized8__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module MB_SRL16E__parameterized8__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module MB_SRLC16E__parameterized0__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRLC16E__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module address_hit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module Debug__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 70    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     15 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 59    
2default:default
K
%s*synth2<
(Module MicroBlaze_Core__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
F
%s*synth27
#Module MicroBlaze__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	             4096 Bit    Registers := 1     
2default:default
C
%s*synth24
 Module design_1_microblaze_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module lmb_bram_if_cntlr_v4_0_pselect_mask 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module lmb_bram_if_cntlr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module design_1_dlmb_bram_if_cntlr_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_v10__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module design_1_dlmb_v10_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
_
%s*synth2P
<Module lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_mux__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module lmb_bram_if_cntlr__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
I
%s*synth2:
&Module design_1_ilmb_bram_if_cntlr_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module lmb_v10__parameterized0__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module design_1_ilmb_v10_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module blk_mem_input_block__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module blk_mem_output_block__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module bindec__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
2
%s*synth2#
Module bindec 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module blk_mem_gen_mux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module blk_mem_gen_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
T
%s*synth2E
1Module blk_mem_gen_generic_cstr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module blk_mem_gen_top__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_v8_2_synth__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_2__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module design_1_lmb_bram_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module microblaze_0_local_memory_imp_Z0DGSF 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module pselect_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module address_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module slave_attachment 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
9
%s*synth2*
Module axi_lite_ipif 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module axi_master_burst_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
M
%s*synth2>
*Module axi_master_burst_first_stb_offset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module axi_master_burst_stbs_set 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
G
%s*synth28
$Module axi_master_burst_cmd_status 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 16    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
E
%s*synth26
"Module axi_master_burst_strb_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
U
%s*synth2F
2Module axi_master_burst_strb_gen__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
@
%s*synth21
Module axi_master_burst_pcc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 25    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
F
%s*synth27
#Module axi_master_burst_addr_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
B
%s*synth23
Module axi_master_burst_rdmux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_master_burst_rddata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 20    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
K
%s*synth2<
(Module axi_master_burst_rd_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
H
%s*synth29
%Module axi_master_burst_skid_buf__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module axi_master_burst_wrdata_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 23    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 13    
2default:default
A
%s*synth22
Module cntr_incr_decr_addn_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
6
%s*synth2'
Module dynshreg_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
:
%s*synth2+
Module srl_fifo_rbu_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
6
%s*synth2'
Module srl_fifo_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module axi_master_burst_fifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module cntr_incr_decr_addn_f__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
F
%s*synth27
#Module dynshreg_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module srl_fifo_rbu_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
F
%s*synth27
#Module srl_fifo_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module axi_master_burst_fifo__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
K
%s*synth2<
(Module axi_master_burst_wr_status_cntl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
E
%s*synth26
"Module axi_master_burst_wr_demux 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
H
%s*synth29
%Module axi_master_burst_skid2mm_buf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
E
%s*synth26
"Module axi_master_burst_skid_buf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module axi_master_burst_rd_wr_cntlr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
E
%s*synth26
"Module axi_master_burst_rd_llink 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
E
%s*synth26
"Module axi_master_burst_wr_llink 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
<
%s*synth2-
Module axi_master_burst 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module cdc_sync__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
G
%s*synth28
$Module cdc_sync__parameterized0__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
G
%s*synth28
$Module cdc_sync__parameterized0__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
G
%s*synth28
$Module cdc_sync__parameterized0__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
4
%s*synth2%
Module cdc_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 4     
2default:default
G
%s*synth28
$Module cdc_sync__parameterized2__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
D
%s*synth25
!Module cdc_sync__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
G
%s*synth28
$Module axi_tft_v2_0_slave_register 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
=
%s*synth2.
Module reset_blk_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 10    
2default:default
5
%s*synth2&
Module input_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module output_blk 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module blk_mem_input_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module blk_mem_output_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_prim_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_prim_width 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_generic_cstr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module blk_mem_gen_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_v8_2_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
2
%s*synth2#
Module memory 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
>
%s*synth2/
Module synchronizer_ff__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
;
%s*synth2,
Module synchronizer_ff 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
7
%s*synth2(
Module clk_x_pntrs 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 16    
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	                9 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Wide XORs := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Wide XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 4     
2default:default
7
%s*synth2(
Module rd_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
6
%s*synth2'
Module compare__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
6
%s*synth2'
Module compare__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
3
%s*synth2$
Module compare 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
>
%s*synth2/
Module rd_status_flags_as 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
@
%s*synth21
Module rd_handshaking_flags 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
3
%s*synth2$
Module rd_fwft 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
4
%s*synth2%
Module rd_dc_as 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
4
%s*synth2%
Module rd_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module wr_bin_cntr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 4     
2default:default
6
%s*synth2'
Module compare__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
6
%s*synth2'
Module compare__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
6
%s*synth2'
Module compare__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 9     
2default:default
>
%s*synth2/
Module wr_status_flags_as 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
@
%s*synth21
Module wr_handshaking_flags 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
4
%s*synth2%
Module wr_dc_as 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input      9 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
4
%s*synth2%
Module wr_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module fifo_generator_ramfifo 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module fifo_generator_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module fifo_generator_v12_0_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module fifo_generator_v12_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module axi_tft_v2_0_async_fifo_fg 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module axi_tft_v2_0_line_buffer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
?
%s*synth20
Module axi_tft_v2_0_h_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     11 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input     11 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
?
%s*synth20
Module axi_tft_v2_0_v_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 5     
2default:default
F
%s*synth27
#Module axi_tft_v2_0_tft_interface 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module axi_tft_v2_0_tft_controller 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module axi_tft__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
@
%s*synth21
Module design_1_axi_tft_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
Module lpf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
3
%s*synth2$
Module upcnt_n 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module sequence 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module proc_sys_reset__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
I
%s*synth2:
&Module design_1_rst_clk_wiz_1_100M_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module lpf__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
6
%s*synth2'
Module upcnt_n__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
7
%s*synth2(
Module sequence__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module proc_sys_reset__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
L
%s*synth2=
)Module design_1_rst_mig_7series_0_81M_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
Module song 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     29 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               29 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input     29 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     29 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     25 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 52    
2default:default
@
%s*synth21
Module song_ip_v1_0_S00_AXI 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
8
%s*synth2)
Module song_ip_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module design_1_song_ip_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module xlslice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module design_1_xlslice_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module xlslice__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module design_1_xlslice_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module xlslice__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module design_1_xlslice_2_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module design_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2K
7\has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 2default:default2<
(blk_mem_gen_generic_cstr__parameterized02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2K
7\has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 2default:default2<
(blk_mem_gen_generic_cstr__parameterized02default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default28
$fifo_generator_v12_0__parameterized02default:defaultZ8-3332
„
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2j
V\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg 2default:default28
$fifo_generator_v12_0__parameterized02default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2m
Y\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg 2default:default28
$fifo_generator_v12_0__parameterized02default:defaultZ8-3332
†
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default28
$fifo_generator_v12_0__parameterized02default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg 2default:default28
$fifo_generator_v12_0__parameterized02default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default28
$fifo_generator_v12_0__parameterized02default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default28
$fifo_generator_v12_0__parameterized12default:defaultZ8-3332
„
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2j
V\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg 2default:default28
$fifo_generator_v12_0__parameterized12default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2m
Y\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg 2default:default28
$fifo_generator_v12_0__parameterized12default:defaultZ8-3332
†
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default28
$fifo_generator_v12_0__parameterized12default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg 2default:default28
$fifo_generator_v12_0__parameterized12default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default28
$fifo_generator_v12_0__parameterized12default:defaultZ8-3332
„
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2;
'fifo_generator_v12_0__parameterized0__12default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2j
V\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg 2default:default2;
'fifo_generator_v12_0__parameterized0__12default:defaultZ8-3332
Š
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2m
Y\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg 2default:default2;
'fifo_generator_v12_0__parameterized0__12default:defaultZ8-3332
‰
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i_reg 2default:default2;
'fifo_generator_v12_0__parameterized0__12default:defaultZ8-3332

ESequential element (%s) is unused and will be removed from module %s.3332*oasys2r
^\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.user_valid_reg 2default:default2;
'fifo_generator_v12_0__parameterized0__12default:defaultZ8-3332
„
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 2default:default2;
'fifo_generator_v12_0__parameterized0__12default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[60] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[59] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[58] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[57] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[56] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[55] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[53] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[52] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[57] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[55] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[52] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2`
L\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
è
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2`
L\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[61] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[60] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[59] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[58] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[57] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[56] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[55] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[54] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[53] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[52] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[61] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[60] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[59] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[58] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[57] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[56] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[53] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[52] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
M\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[35] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
é
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2a
M\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[35] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2_
K\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2_
K\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2^
J\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
ê
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2b
N\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] 2default:default2&
design_1_auto_pc_02default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936

RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
„
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
ƒ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
¸
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
{gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg2default:default2
682default:default2
672default:default2é
Òd:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Ü
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
152default:default2
142default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
Ø
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
152default:default2
142default:default2ï
Ød:/G3_OrchestraConductorDemo/src/ov7670_marker_tracker_use/ov7670_marker_tracker_use.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
l
%s*synth2]
IDSP Report: Generating DSP cam_pixel_x1, operation Mode is: A*(B:0x140).
2default:default
h
%s*synth2Y
EDSP Report: operator cam_pixel_x1 is absorbed into DSP cam_pixel_x1.
2default:default
«
%s*synth2›
†Finished Cross Boundary Optimization : Time (s): cpu = 00:07:57 ; elapsed = 00:08:01 . Memory (MB): peak = 1196.816 ; gain = 1025.617
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
6
%s*synth2'

Distributed RAM: 
2default:default

%s*synth2ñ
Ü+----------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------+----------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+
2default:default
‚
%s*synth2ò
İ|Module Name                                         | RTL Object                                                                                         | Inference Criteria | Size (depth X width) | Primitives      | Hierarchical Name                                                                                                               | 
2default:default

%s*synth2ñ
Ü+----------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------+----------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_0/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__57                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 9               | RAM32M x 2      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_0/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__59                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_0/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__61                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_1/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__63                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 9               | RAM32M x 2      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_1/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__65                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_1/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__67                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_2/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__69                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 9               | RAM32M x 2      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_2/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__71                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_2/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__73                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 62              | RAM32M x 11     | design_1_microblaze_0_axi_periph_0/design_1_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__75 | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 73              | RAM32M x 13     | design_1_microblaze_0_axi_periph_0/design_1_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__77 | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 3               | RAM32M x 1      | design_1_microblaze_0_axi_periph_0/design_1_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__79 | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg  | User Attribute     | 16 X 62              | RAM32M x 11     | design_1_microblaze_0_axi_periph_0/design_1_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__81 | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg  | User Attribute     | 16 X 68              | RAM32M x 12     | design_1_microblaze_0_axi_periph_0/design_1_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__83 | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_3/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__85                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 9               | RAM32M x 2      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_3/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__87                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_3/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__89                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_4/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__91                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 9               | RAM32M x 2      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_4/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__93                | 
2default:default
‚
%s*synth2ò
İ|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                             | User Attribute     | 32 X 26              | RAM32M x 5      | design_1_microblaze_0_axi_periph_0/design_1_auto_ds_4/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__95                | 
2default:default
‚
%s*synth2ò
İ|mig_7series_v2_0_ddr_byte_lane__parameterized2__GC0 | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                          | Implied            | 16 X 80              | RAM32M x 14     | ram__97                                                                                                                         | 
2default:default
‚
%s*synth2ò
İ|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg              | Implied            | 4 X 80               | RAM32M x 14     | ram__99                                                                                                                         | 
2default:default
‚
%s*synth2ò
İ|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                          | Implied            | 16 X 80              | RAM32M x 14     | ram__101                                                                                                                        | 
2default:default
‚
%s*synth2ò
İ|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                          | Implied            | 16 X 80              | RAM32M x 14     | ram__103                                                                                                                        | 
2default:default
‚
%s*synth2ò
İ|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg              | Implied            | 4 X 80               | RAM32M x 14     | ram__105                                                                                                                        | 
2default:default
‚
%s*synth2ò
İ|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                          | Implied            | 16 X 80              | RAM32M x 14     | ram__107                                                                                                                        | 
2default:default
‚
%s*synth2ò
İ|axi_intc                                            | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg                     | User Attribute     | 16 X 32              | RAM16X1D x 32   | design_1_microblaze_0_axi_intc_0/axi_intc/ram__109                                                                              | 
2default:default
‚
%s*synth2ò
İ+----------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------+----------------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+

2default:default
¾
%s*synth2®
™Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
2default:default
®
%s*synth2
‰+---------------+-------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
¯
%s*synth2Ÿ
Š|Module Name    | OP MODE     | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
2default:default
®
%s*synth2
‰+---------------+-------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
2default:default
¯
%s*synth2Ÿ
Š|marker_tracker | A*(B:0x140) | No           | 10 (N)           | 9 (N)  | 48 (N) | 25 (N) | 19 (N) | 0    | 0    | 1    | 1    | 0    | 
2default:default
¯
%s*synth2Ÿ
Š+---------------+-------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

2default:default
Ğ
%s*synth2À
«Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2š
…design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3] 2default:defaultZ8-3333
Ù
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r1_reg 2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrlvl_byte_done_r_reg 2default:defaultZ8-3333
Ù
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r_reg2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][0] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][1] 2default:defaultZ8-3333
Ö
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2n
Zdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r_reg 2default:defaultZ8-3333
Ö
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2n
Zdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_reg 2default:defaultZ8-3333
Ù
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_final_chk_reg 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2p
\design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_act_req_reg 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2p
\design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_resume_r_reg 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][0] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][1] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][0] 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2] 2default:defaultZ8-3333
Ù
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/phy_data_full_r_reg 2default:defaultZ8-3333
î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2…
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][1] 2default:defaultZ8-3333
Õ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2m
Ydesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/new_burst_r_reg 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2†
rdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_f_incdec_reg 2default:defaultZ8-3333
ï
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2†
rdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_incdec_c_reg 2default:defaultZ8-3333
Ş
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2v
bdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_we_n_reg[1] 2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2w
cdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_ras_n_reg[1] 2default:defaultZ8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1] 2default:defaultZ8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2] 2default:defaultZ8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3] 2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2w
cdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_cas_n_reg[1] 2default:defaultZ8-3333
ê
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2
mdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2] 2default:defaultZ8-3333
ê
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2
mdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[0] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[3] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[4] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[5] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[0] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[3] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[4] 2default:defaultZ8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[5] 2default:defaultZ8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2{
gdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[0] 2default:defaultZ8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2{
gdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[1] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2^
Jdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg2default:defaultZ8-3333
Ç
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2_
Kdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_sel_reg[5] 2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r2_reg 2default:defaultZ8-3333
Ú
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r1_reg2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r_reg2default:defaultZ8-3333
Ú
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_sanity_chk_reg 2default:defaultZ8-3333
×
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2o
[design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r1_reg 2default:defaultZ8-3333
Ú
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/mpr_end_if_reset_reg 2default:defaultZ8-3333
Ù
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_r1_reg 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2„
pdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_f_reg 2default:defaultZ8-3333
í
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2„
pdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_c_reg 2default:defaultZ8-3333
Õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2m
Ydesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r3_reg 2default:defaultZ8-3333
Ú
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r2_reg2default:defaultZ8-3333
İ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2u
adesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg 2default:defaultZ8-3333
Õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2m
Ydesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r4_reg 2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r5_reg 2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r6_reg 2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r7_reg 2default:defaultZ8-3333
ú
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‘
}design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2
zdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] 2default:defaultZ8-3333
ú
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2‘
}design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] 2default:defaultZ8-3333
Ú
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg 2default:defaultZ8-3333
€
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2—
‚design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] 2default:defaultZ8-3333
Ï
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2g
Sdesign_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] 2default:defaultZ8-3333
Î
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2f
Rdesign_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg 2default:defaultZ8-3333
€
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2—
‚design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2¦
‘design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_migi_6/\temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[4] 2default:defaultZ8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2z
fdesign_1_i/ov7670_marker_tracker_ip_0/ov7670_marker_tracker_v1_0_S00_AXI_insti_0/mt/\tg_clr_r_reg[10] 2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2w
cdesign_1_i/ov7670_marker_tracker_ip_0/ov7670_marker_tracker_v1_0_S00_AXI_insti_0/\axi_rresp_reg[0] 2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2w
cdesign_1_i/ov7670_marker_tracker_ip_0/ov7670_marker_tracker_v1_0_S00_AXI_insti_0/\axi_rresp_reg[1] 2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2w
cdesign_1_i/ov7670_marker_tracker_ip_0/ov7670_marker_tracker_v1_0_S00_AXI_insti_0/\axi_bresp_reg[0] 2default:defaultZ8-3333
ß
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2w
cdesign_1_i/ov7670_marker_tracker_ip_0/ov7670_marker_tracker_v1_0_S00_AXI_insti_0/\axi_bresp_reg[1] 2default:defaultZ8-3333
€
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2—
‚design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] 2default:defaultZ8-3333
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2š
…design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[1] 2default:defaultZ8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\cal1_cnt_cpt_r_reg[1] 2default:defaultZ8-3333
ô
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2‹
wdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] 2default:defaultZ8-3333
õ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Œ
xdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] 2default:defaultZ8-3333
Ú
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\rd_mux_sel_r_reg[1] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2¯
šdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2¯
šdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2¯
šdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2¯
šdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2–
design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg 2default:defaultZ8-3333
ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2–
design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] 2default:defaultZ8-3333
 
%s*synth2
|Finished Area Optimization : Time (s): cpu = 00:08:56 ; elapsed = 00:09:03 . Memory (MB): peak = 1281.434 ; gain = 1110.234
2default:default
{
%s*synth2l
XINFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
2default:default
¯
%s*synth2Ÿ
ŠFinished Applying XDC Timing Constraints : Time (s): cpu = 00:09:03 ; elapsed = 00:09:11 . Memory (MB): peak = 1291.930 ; gain = 1120.730
2default:default
¢
%s*synth2’
~Finished Timing Optimization : Time (s): cpu = 00:09:09 ; elapsed = 00:09:17 . Memory (MB): peak = 1306.047 ; gain = 1134.848
2default:default
¡
%s*synth2‘
}Finished Technology Mapping : Time (s): cpu = 00:09:51 ; elapsed = 00:10:04 . Memory (MB): peak = 1372.441 ; gain = 1201.242
2default:default
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
È
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
Ï
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ú
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
˜
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_02default:default2
42default:defaultZ8-4617
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
È
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
Ï
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ú
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
˜
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_12default:default2
42default:defaultZ8-4617
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
È
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
Ï
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ú
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
˜
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_22default:default2
42default:defaultZ8-4617
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
È
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
Ï
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ú
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
˜
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_32default:default2
42default:defaultZ8-4617
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
Ã
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
È
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
Ç
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
Ä
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
Ï
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
×
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ö
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
Ú
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-46182default:default2
1002default:defaultZ17-14
˜
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_42default:default2
42default:defaultZ8-4617
›
%s*synth2‹
wFinished IO Insertion : Time (s): cpu = 00:09:55 ; elapsed = 00:10:08 . Memory (MB): peak = 1372.441 ; gain = 1201.242
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¬
%s*synth2œ
‡Finished Renaming Generated Instances : Time (s): cpu = 00:09:56 ; elapsed = 00:10:08 . Memory (MB): peak = 1372.441 ; gain = 1201.242
2default:default
©
%s*synth2™
„Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:01 ; elapsed = 00:10:14 . Memory (MB): peak = 1372.441 ; gain = 1201.242
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
é
%s*synth2Ù
Ä+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ê
%s*synth2Ú
Å|Module Name              | RTL Name                                                                                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
é
%s*synth2Ù
Ä+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|design_1_mig_7series_0_0 | u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | NO                | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|axi_uartlite             | UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                          | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|MicroBlaze               | MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]                                                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|MicroBlaze               | MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.mem_Res_Sign_5_reg                                                                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
ê
%s*synth2Ú
Å|MicroBlaze               | MicroBlaze_Core_I/Performance.Data_Flow_I/Using_Div_Unit.Div_unit_I1/cnt_shifts_reg[0]                                                                                                                    | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
2default:default
ê
%s*synth2Ú
Å+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
<
%s*synth2-

Dynamic Shift Register:
2default:default
œ
%s*synth2Œ
x+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default

%s*synth2
y|Module Name | RTL Name                           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
2default:default
œ
%s*synth2Œ
x+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
2default:default

%s*synth2
y|dsrl        | INFERRED_GEN.data_reg[15]          | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__1     | INFERRED_GEN.data_reg[15]          | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__2     | INFERRED_GEN.data_reg[15]          | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__3     | Use_BTC_2.prediction_buffer_reg[3] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__4     | PC_Buffer_reg[3]                   | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__5     | ibuffer_reg[3]                     | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__6     | memory_reg[3]                      | 4      | 9          | 9      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__7     | memory_reg[3]                      | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__8     | memory_reg[31]                     | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__9     | memory_reg[31]                     | 32     | 2          | 0      | 2       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__10    | USE_RTL_FIFO.data_srl_reg[31]      | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__11    | memory_reg[7]                      | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__12    | memory_reg[31]                     | 32     | 129        | 0      | 129     | 0      | 0      | 0      | 
2default:default

%s*synth2
y|dsrl__13    | memory_reg[29]                     | 32     | 4          | 0      | 4       | 0      | 0      | 0      | 
2default:default

%s*synth2
y+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+

2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
J
%s*synth2;
'|      |Cell                  |Count |
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
J
%s*synth2;
'|1     |AND2B1L               |    11|
2default:default
J
%s*synth2;
'|2     |BSCANE2               |     1|
2default:default
J
%s*synth2;
'|3     |BUFG                  |    11|
2default:default
J
%s*synth2;
'|4     |BUFH                  |     2|
2default:default
J
%s*synth2;
'|5     |BUFIO                 |     1|
2default:default
J
%s*synth2;
'|6     |CARRY4                |  1016|
2default:default
J
%s*synth2;
'|7     |DSP48E1               |     1|
2default:default
J
%s*synth2;
'|8     |DSP48E1_1             |     1|
2default:default
J
%s*synth2;
'|9     |DSP48E1_2             |     1|
2default:default
J
%s*synth2;
'|10    |DSP48E1_3             |     1|
2default:default
J
%s*synth2;
'|11    |DSP48E1_4             |     1|
2default:default
J
%s*synth2;
'|12    |DSP48E1_5             |     1|
2default:default
J
%s*synth2;
'|13    |IDELAYCTRL            |     1|
2default:default
J
%s*synth2;
'|14    |IDELAYE2              |    16|
2default:default
J
%s*synth2;
'|15    |INV                   |     5|
2default:default
J
%s*synth2;
'|16    |IN_FIFO               |     2|
2default:default
J
%s*synth2;
'|17    |ISERDESE2             |    16|
2default:default
J
%s*synth2;
'|18    |LUT1                  |  1040|
2default:default
J
%s*synth2;
'|19    |LUT2                  |  2347|
2default:default
J
%s*synth2;
'|20    |LUT3                  |  5999|
2default:default
J
%s*synth2;
'|21    |LUT4                  |  3279|
2default:default
J
%s*synth2;
'|22    |LUT5                  |  2971|
2default:default
J
%s*synth2;
'|23    |LUT6                  |  6489|
2default:default
J
%s*synth2;
'|24    |LUT6_2                |   104|
2default:default
J
%s*synth2;
'|25    |MMCME2_ADV            |     2|
2default:default
J
%s*synth2;
'|26    |MULT_AND              |    10|
2default:default
J
%s*synth2;
'|27    |MUXCY                 |   160|
2default:default
J
%s*synth2;
'|28    |MUXCY_L               |   242|
2default:default
J
%s*synth2;
'|29    |MUXF7                 |   156|
2default:default
J
%s*synth2;
'|30    |MUXF8                 |     1|
2default:default
J
%s*synth2;
'|31    |ODDR                  |     5|
2default:default
J
%s*synth2;
'|32    |ODDR_1                |     1|
2default:default
J
%s*synth2;
'|33    |OR2L                  |     2|
2default:default
J
%s*synth2;
'|34    |OSERDESE2             |    22|
2default:default
J
%s*synth2;
'|35    |OSERDESE2_1           |     2|
2default:default
J
%s*synth2;
'|36    |OSERDESE2_2           |    18|
2default:default
J
%s*synth2;
'|37    |OUT_FIFO              |     2|
2default:default
J
%s*synth2;
'|38    |OUT_FIFO_1            |     2|
2default:default
J
%s*synth2;
'|39    |PHASER_IN_PHY         |     2|
2default:default
J
%s*synth2;
'|40    |PHASER_OUT_PHY        |     2|
2default:default
J
%s*synth2;
'|41    |PHASER_OUT_PHY_1      |     2|
2default:default
J
%s*synth2;
'|42    |PHASER_REF            |     1|
2default:default
J
%s*synth2;
'|43    |PHY_CONTROL           |     1|
2default:default
J
%s*synth2;
'|44    |PLLE2_ADV             |     1|
2default:default
J
%s*synth2;
'|45    |PLLE2_ADV_1           |     1|
2default:default
J
%s*synth2;
'|46    |RAM16X1D              |    32|
2default:default
J
%s*synth2;
'|47    |RAM32M                |   252|
2default:default
J
%s*synth2;
'|48    |RAMB18E1              |     1|
2default:default
J
%s*synth2;
'|49    |RAMB36                |     1|
2default:default
J
%s*synth2;
'|50    |RAMB36E1              |     8|
2default:default
J
%s*synth2;
'|51    |SRL16                 |     2|
2default:default
J
%s*synth2;
'|52    |SRL16E                |   184|
2default:default
J
%s*synth2;
'|53    |SRLC16E               |    13|
2default:default
J
%s*synth2;
'|54    |SRLC32E               |   430|
2default:default
J
%s*synth2;
'|55    |XADC                  |     1|
2default:default
J
%s*synth2;
'|56    |XORCY                 |   242|
2default:default
J
%s*synth2;
'|57    |FD                    |     3|
2default:default
J
%s*synth2;
'|58    |FDCE                  |  1017|
2default:default
J
%s*synth2;
'|59    |FDC_1                 |     1|
2default:default
J
%s*synth2;
'|60    |FDE                   |    32|
2default:default
J
%s*synth2;
'|61    |FDPE                  |   317|
2default:default
J
%s*synth2;
'|62    |FDR                   |   116|
2default:default
J
%s*synth2;
'|63    |FDRE                  | 19563|
2default:default
J
%s*synth2;
'|64    |FDRE_1                |     1|
2default:default
J
%s*synth2;
'|65    |FDS                   |    21|
2default:default
J
%s*synth2;
'|66    |FDSE                  |   447|
2default:default
J
%s*synth2;
'|67    |IBUF                  |    15|
2default:default
J
%s*synth2;
'|68    |IOBUF                 |     1|
2default:default
J
%s*synth2;
'|69    |IOBUFDS_INTERMDISABLE |     2|
2default:default
J
%s*synth2;
'|70    |IOBUF_INTERMDISABLE   |    16|
2default:default
J
%s*synth2;
'|71    |OBUF                  |    43|
2default:default
J
%s*synth2;
'|72    |OBUFDS                |     1|
2default:default
J
%s*synth2;
'|73    |OBUFT                 |     2|
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
î
%s*synth2Ş
É+------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
2default:default
î
%s*synth2Ş
É|      |Instance                                                                                                                                 |Module                                        |Cells |
2default:default
î
%s*synth2Ş
É+------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
2default:default
î
%s*synth2Ş
É|1     |top                                                                                                                                      |                                              | 46716|
2default:default
î
%s*synth2Ş
É|2     |  design_1_i                                                                                                                             |design_1                                      | 46681|
2default:default
î
%s*synth2Ş
É|3     |    clk_wiz_1                                                                                                                            |design_1_clk_wiz_1_0                          |     7|
2default:default
î
%s*synth2Ş
É|4     |      inst                                                                                                                               |design_1_clk_wiz_1_0_clk_wiz                  |     7|
2default:default
î
%s*synth2Ş
É|5     |    microblaze_0_axi_periph                                                                                                              |design_1_microblaze_0_axi_periph_0            | 16591|
2default:default
î
%s*synth2Ş
É|6     |      \m00_couplers/auto_ds                                                                                                              |design_1_auto_ds_0                            |  1601|
2default:default
î
%s*synth2Ş
É|7     |        inst                                                                                                                             |axi_dwidth_converter_v2_1_top                 |  1601|
2default:default
î
%s*synth2Ş
É|8     |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  |fifo_generator_v12_0__parameterized0          |   125|
2default:default
î
%s*synth2Ş
É|9     |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  |fifo_generator_v12_0__parameterized1          |    88|
2default:default
î
%s*synth2Ş
É|10    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    |fifo_generator_v12_0__parameterized0__1       |   125|
2default:default
î
%s*synth2Ş
É|11    |      \m00_couplers/auto_pc                                                                                                              |design_1_auto_pc_0                            |  1072|
2default:default
î
%s*synth2Ş
É|12    |      \m01_couplers/auto_ds                                                                                                              |design_1_auto_ds_1                            |  1601|
2default:default
î
%s*synth2Ş
É|13    |        inst                                                                                                                             |axi_dwidth_converter_v2_1_top__4              |  1601|
2default:default
î
%s*synth2Ş
É|14    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  |fifo_generator_v12_0__parameterized0__9       |   125|
2default:default
î
%s*synth2Ş
É|15    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  |fifo_generator_v12_0__parameterized1__4       |    88|
2default:default
î
%s*synth2Ş
É|16    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    |fifo_generator_v12_0__parameterized0__8       |   125|
2default:default
î
%s*synth2Ş
É|17    |      \m01_couplers/auto_pc                                                                                                              |design_1_auto_pc_1                            |  1072|
2default:default
î
%s*synth2Ş
É|18    |      \m02_couplers/auto_ds                                                                                                              |design_1_auto_ds_2                            |  1601|
2default:default
î
%s*synth2Ş
É|19    |        inst                                                                                                                             |axi_dwidth_converter_v2_1_top__3              |  1601|
2default:default
î
%s*synth2Ş
É|20    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  |fifo_generator_v12_0__parameterized0__7       |   125|
2default:default
î
%s*synth2Ş
É|21    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  |fifo_generator_v12_0__parameterized1__3       |    88|
2default:default
î
%s*synth2Ş
É|22    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    |fifo_generator_v12_0__parameterized0__6       |   125|
2default:default
î
%s*synth2Ş
É|23    |      \m02_couplers/auto_pc                                                                                                              |design_1_auto_pc_2                            |  1072|
2default:default
î
%s*synth2Ş
É|24    |      \m03_couplers/auto_cc                                                                                                              |design_1_auto_cc_0                            |  1191|
2default:default
î
%s*synth2Ş
É|25    |        inst                                                                                                                             |axi_clock_converter_v2_1_axi_clock_converter  |  1191|
2default:default
î
%s*synth2Ş
É|26    |          \gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   |fifo_generator_v12_0__parameterized2          |  1190|
2default:default
î
%s*synth2Ş
É|27    |      \m04_couplers/auto_ds                                                                                                              |design_1_auto_ds_3                            |  1601|
2default:default
î
%s*synth2Ş
É|28    |        inst                                                                                                                             |axi_dwidth_converter_v2_1_top__2              |  1601|
2default:default
î
%s*synth2Ş
É|29    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  |fifo_generator_v12_0__parameterized0__5       |   125|
2default:default
î
%s*synth2Ş
É|30    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  |fifo_generator_v12_0__parameterized1__2       |    88|
2default:default
î
%s*synth2Ş
É|31    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    |fifo_generator_v12_0__parameterized0__4       |   125|
2default:default
î
%s*synth2Ş
É|32    |      \m04_couplers/auto_pc                                                                                                              |design_1_auto_pc_3                            |  1072|
2default:default
î
%s*synth2Ş
É|33    |      \m05_couplers/auto_ds                                                                                                              |design_1_auto_ds_4                            |  1601|
2default:default
î
%s*synth2Ş
É|34    |        inst                                                                                                                             |axi_dwidth_converter_v2_1_top__1              |  1601|
2default:default
î
%s*synth2Ş
É|35    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  |fifo_generator_v12_0__parameterized0__3       |   125|
2default:default
î
%s*synth2Ş
É|36    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  |fifo_generator_v12_0__parameterized1__1       |    88|
2default:default
î
%s*synth2Ş
É|37    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    |fifo_generator_v12_0__parameterized0__2       |   125|
2default:default
î
%s*synth2Ş
É|38    |      \m05_couplers/auto_pc                                                                                                              |design_1_auto_pc_4                            |  1072|
2default:default
î
%s*synth2Ş
É|39    |      \s00_couplers/auto_pc                                                                                                              |design_1_auto_pc_5                            |     0|
2default:default
î
%s*synth2Ş
É|40    |      \s00_couplers/auto_us                                                                                                              |design_1_auto_us_0                            |  1161|
2default:default
î
%s*synth2Ş
É|41    |        inst                                                                                                                             |axi_dwidth_converter_v2_1_top__parameterized0 |  1161|
2default:default
î
%s*synth2Ş
É|42    |      xbar                                                                                                                               |design_1_xbar_0                               |   874|
2default:default
î
%s*synth2Ş
É|43    |    mig_7series_0                                                                                                                        |design_1_mig_7series_0_0                      | 11331|
2default:default
î
%s*synth2Ş
É|44    |      \u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl                          |mig_7series_v2_0_ddr_phy_rdlvl                |  1742|
2default:default
î
%s*synth2Ş
É|45    |    ov7670_marker_tracker_ip_0                                                                                                           |design_1_ov7670_marker_tracker_ip_0_0         |  3920|
2default:default
î
%s*synth2Ş
É|46    |      \inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock                                                                              |clk_wiz_0                                     |     5|
2default:default
î
%s*synth2Ş
É|47    |        inst                                                                                                                             |clk_wiz_0_clk_wiz                             |     5|
2default:default
î
%s*synth2Ş
É|48    |    microblaze_0_axi_intc                                                                                                                |design_1_microblaze_0_axi_intc_0              |   374|
2default:default
î
%s*synth2Ş
É|49    |      U0                                                                                                                                 |axi_intc__parameterized0                      |   374|
2default:default
î
%s*synth2Ş
É|50    |    microblaze_0_xlconcat                                                                                                                |design_1_microblaze_0_xlconcat_0              |     0|
2default:default
î
%s*synth2Ş
É|51    |    axi_uartlite_0                                                                                                                       |design_1_axi_uartlite_0_0                     |   229|
2default:default
î
%s*synth2Ş
É|52    |      U0                                                                                                                                 |axi_uartlite__parameterized0                  |   229|
2default:default
î
%s*synth2Ş
É|53    |        \UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3                                                                                |cdc_sync__parameterized3                      |     4|
2default:default
î
%s*synth2Ş
É|54    |    mdm_1                                                                                                                                |design_1_mdm_1_0                              |   214|
2default:default
î
%s*synth2Ş
É|55    |      U0                                                                                                                                 |MDM__parameterized0                           |   214|
2default:default
î
%s*synth2Ş
É|56    |    microblaze_0                                                                                                                         |design_1_microblaze_0_0                       |  9675|
2default:default
î
%s*synth2Ş
É|57    |      U0                                                                                                                                 |MicroBlaze__parameterized0                    |  9675|
2default:default
î
%s*synth2Ş
É|58    |        \MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I                                                                       |Register_File_gti__parameterized0             |    16|
2default:default
î
%s*synth2Ş
É|59    |    axi_tft_0                                                                                                                            |design_1_axi_tft_0_0                          |  2452|
2default:default
î
%s*synth2Ş
É|60    |      U0                                                                                                                                 |axi_tft__parameterized0                       |  2452|
2default:default
î
%s*synth2Ş
É|61    |        \TFT_CTRL_I/INTR_EN_SYNC                                                                                                         |cdc_sync__2                                   |     4|
2default:default
î
%s*synth2Ş
É|62    |        \TFT_CTRL_I/GET_LINE_SYNC                                                                                                        |cdc_sync__parameterized0__4                   |    10|
2default:default
î
%s*synth2Ş
É|63    |        \TFT_CTRL_I/V_P_SYNC                                                                                                             |cdc_sync__parameterized0__5                   |    10|
2default:default
î
%s*synth2Ş
É|64    |        \TFT_CTRL_I/V_BP_SYNC                                                                                                            |cdc_sync__parameterized0__6                   |    10|
2default:default
î
%s*synth2Ş
É|65    |        \TFT_CTRL_I/TFT_ON_MAXI_SYNC                                                                                                     |cdc_sync                                      |     4|
2default:default
î
%s*synth2Ş
É|66    |        \TFT_CTRL_I/BASE_ADDR_SYNC                                                                                                       |cdc_sync__parameterized1                      |    44|
2default:default
î
%s*synth2Ş
É|67    |        \TFT_CTRL_I/TFT_ON_TFT_SYNC                                                                                                      |cdc_sync__parameterized2__2                   |     2|
2default:default
î
%s*synth2Ş
É|68    |        \TFT_CTRL_I/V_INTR_SYNC                                                                                                          |cdc_sync__parameterized0                      |    10|
2default:default
î
%s*synth2Ş
É|69    |        \TFT_CTRL_I/I2C_DONE_SYNC                                                                                                        |cdc_sync__parameterized2                      |     2|
2default:default
î
%s*synth2Ş
É|70    |    rst_clk_wiz_1_100M                                                                                                                   |design_1_rst_clk_wiz_1_100M_0                 |    64|
2default:default
î
%s*synth2Ş
É|71    |    rst_mig_7series_0_81M                                                                                                                |design_1_rst_mig_7series_0_81M_0              |    64|
2default:default
î
%s*synth2Ş
É|72    |    song_ip_0                                                                                                                            |design_1_song_ip_0_0                          |  1735|
2default:default
î
%s*synth2Ş
É|73    |    xlslice_0                                                                                                                            |design_1_xlslice_0_0                          |     0|
2default:default
î
%s*synth2Ş
É|74    |    xlslice_1                                                                                                                            |design_1_xlslice_1_0                          |     0|
2default:default
î
%s*synth2Ş
É|75    |    xlslice_2                                                                                                                            |design_1_xlslice_2_0                          |     0|
2default:default
î
%s*synth2Ş
É|76    |    microblaze_0_local_memory                                                                                                            |microblaze_0_local_memory_imp_Z0DGSF          |    25|
2default:default
î
%s*synth2Ş
É|77    |      dlmb_bram_if_cntlr                                                                                                                 |design_1_dlmb_bram_if_cntlr_0                 |     8|
2default:default
î
%s*synth2Ş
É|78    |      dlmb_v10                                                                                                                           |design_1_dlmb_v10_0                           |     1|
2default:default
î
%s*synth2Ş
É|79    |        U0                                                                                                                               |lmb_v10__parameterized0                       |     1|
2default:default
î
%s*synth2Ş
É|80    |      ilmb_bram_if_cntlr                                                                                                                 |design_1_ilmb_bram_if_cntlr_0                 |     7|
2default:default
î
%s*synth2Ş
É|81    |      ilmb_v10                                                                                                                           |design_1_ilmb_v10_0                           |     1|
2default:default
î
%s*synth2Ş
É|82    |        U0                                                                                                                               |lmb_v10__parameterized0__1                    |     1|
2default:default
î
%s*synth2Ş
É|83    |      lmb_bram                                                                                                                           |design_1_lmb_bram_0                           |     8|
2default:default
î
%s*synth2Ş
É+------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
2default:default
¨
%s*synth2˜
ƒFinished Writing Synthesis Report : Time (s): cpu = 00:10:03 ; elapsed = 00:10:15 . Memory (MB): peak = 1372.441 ; gain = 1201.242
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 1482 warnings.
2default:default
¦
%s*synth2–
Synthesis Optimization Complete : Time (s): cpu = 00:10:03 ; elapsed = 00:10:16 . Memory (MB): peak = 1372.441 ; gain = 1201.242
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
9102default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
å
NRemoving redundant IBUF since it is not being driven by a top-level port. %s 
32*opt2€
ldesign_1_i/ov7670_marker_tracker_ip_0/inst/ov7670_marker_tracker_v1_0_S00_AXI_inst/u_clock/inst/clkin1_ibufg2default:defaultZ31-32
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
492default:defaultZ31-138
§	
!Unisim Transformation Summary:
%s111*project2ê
Õ  A total of 731 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 128 instances
  FD => FDRE: 3 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 97 instances
  FDR => FDRE (inverted pins: C): 19 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 19 instances
  FDS => FDSE (inverted pins: C): 2 instances
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  MULT_AND => LUT2: 10 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 252 instances
  RAMB36 => RAMB36E1: 1 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 6 instances
  SRLC32E => SRL16E: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
Á
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
19212default:default2
3392default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ş
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:10:072default:default2
00:10:192default:default2
1372.4412default:default2
1085.4412default:defaultZ17-268
€
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.436 . Memory (MB): peak = 1372.441 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Fri Apr 10 20:25:09 20152default:defaultZ17-206