| ID | Assertion | Bug Number | Bug Description | Module | CWE-ID |
|----| ---- | ---- | ---- | ---- | ---- |
|p1|assert -name HACK@DAC19\_p1 {\~( (axi\_node\_intf\_wrap\_i.i\_connectivity\_map.runtime\_j==6) && axi\_node\_intf\_wrap\_i.i\_connectivity\_map.access\_ctrl\_i[axi\_node\_intf\_wrap\_i.i\_connectivity\_map.runtime\_i][7][axi\_node\_intf\_wrap\_i.i\_connectivity\_map.priv\_lvl\_i])}|1|Processor access to CLINT grants it access to PLIC regardless of PLIC access configuration|axi_node_intf_wrap|CWE-1220|
|p2|assert -name HACK@DAC19\_p5 {\~(ariane\_i.csr\_regfile\_i.debug\_mode\_q && ariane\_i.csr\_regfile\_i.umode\_i) \|\| (riscv::PRIV\_LVL\_M)}|5|Incorrect access control setting leaving debug enabled|csr_regfile|CWE-1244|
|p3|assert -name HACK@DAC19\_p9 {((ariane\_i.csr\_regfile\_i.csr\_we \|\| ariane\_i.csr\_regfile\_i.csr\_read) && (ariane\_i.csr\_regfile\_i.csr\_addr.address==riscv::CSR\_MEPC) \|-> ariane\_i.csr\_regfile\_i.csr\_exception\_o.valid == 1'b1)}|9|Execute machine level instructions from user mode|csr_regfile|CWE-1262|
|p4|assert -name HACK@DAC19\_p21 {(ariane\_i.commit\_stage\_i.amo\_valid\_commit\_o \|-> (ariane\_i.commit\_stage\_i.exception\_o != ariane\_i.commit\_stage\_i.csr\_exception\_i))}|21|Receive CSR interrupts when committing atomic instructions|commit_stage|CWE-1281|
|p5|assert -name HACK@DAC19\_p22 {(ariane\_i.commit\_stage\_i.amo\_valid\_commit\_o \|-> \~ariane\_i.commit\_stage\_i.commit\_ack\_o[1])}|22|Commit the second instruction even if the first is atomic instruction|commit_stage||
|p6|assert -name HACK@DAC19\_p23 {(ariane\_i.amo\_valid\_commit \|-> (ariane\_i.flush\_ctrl\_if && ariane\_i.flush\_ctrl\_id && ariane\_i.flush\_ctrl\_ex))}|23|Pipeline not flushed after committing an atomic instruction|ariane||
|p7|assert -name HACK@DAC19\_p24 {(ariane\_i.csr\_regfile\_i.tvm\_o \|-> (ariane\_i.csr\_regfile\_i.csr\_rdata\_o != ariane\_i.csr\_regfile\_i.satp\_q))}|24|SATP register (read) accessible in Supervisor mode even if TVM is enabled|csr_regfile||
|p8|assert -name HACK@DAC19\_p25 {(ariane\_i.csr\_regfile\_i.tvm\_o \|-> (ariane\_i.csr\_regfile\_i.satp\_d != ariane\_i.csr\_regfile\_i.csr\_wdata\_i))}|25|SATP register (write) accessible in Supervisor mode even if TVM is enabled|csr_regfile||
|p9|assert -name HACK@DAC19\_p26 {(ariane\_i.priv\_lvl != $past(ariane\_i.priv\_lvl)) \|-> (ariane\_i.flush\_ctrl\_if && ariane\_i.flush\_ctrl\_id && ariane\_i.flush\_ctrl\_ex)}|26|Pipeline not flushed after change in virtual address translation mode|ariane||
|p10|assert -name HACK@DAC19\_p29 {((ariane\_i.csr\_regfile\_i.instret\_q != $past(ariane\_i.csr\_regfile\_i.instret\_q)) \|-> ariane\_i.csr\_regfile\_i.debug\_mode\_q)}|29|Instruction retired counters are updated in non-debug mode|csr_regfile||
|p11|assert -name HACK@DAC19\_p32 {(ariane\_i.controller\_i.halt\_o \|-> ariane\_i.controller\_i.ex\_valid\_i)}|32|Exception signal is not set at halt|controller||
