# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Serial_debug_read_write_timing.srcs/sources_1/imports/Serial_debug_read_write_timing/topv2.sv" \
"../../../../Serial_debug_read_write_timing.srcs/sim_1/imports/Serial_debug_read_write_timing/tb_uart_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
