"""RTL8812AU driver — full bring-up through RX (M3-b end-state).

.. WARNING::
   NOT the default for 0bda:8812 — the vendor/DKMS port (``chips/rtl8812au_dkms/``) is,
   because this mainline-derived driver RX-WEDGES under sustained 2.4+5 GHz channel
   hopping: the RF synth loses lock and RX goes silent after seconds-to-minutes, with no
   userland recovery (replug required). It is a known rtw88 HW limitation that the in-tree
   driver shares; ``post_mac_init_phy``/``dynamic.py`` only delay it ~2-4x. Reach this
   driver only via ``WIFIT3_RTL8812=mainline``, and only for FIXED-CHANNEL, non-hopping
   work — never a multi-band scan. See docs/SUPPORTED-HARDWARE.md.

Bring-up flow:

    connect()
      -> _claim                                (set_configuration + claim ifc 0)
      -> probe_chip_state                      (M5 + M2-c warm tiers)

      COLD path:                               (M1 + M2-b + M2-d + M3-a + RX)
        -> mac_power_on                        rf_reset + pwr_seq + init_sys_cfg
        -> pre_fw_init                         set_trx_fifo + llt_init + DROP_DATA_EN
        -> en_download_firmware_legacy(True)
        -> download_firmware_legacy            poll BIT_FWDL_CHK_RPT
        -> en_download_firmware_legacy(False)
        -> download_firmware_validate_legacy   FW_READY_LEGACY = 0xC6
        -> post_fw_mac_init                    REG_CR |= MACTXEN|MACRXEN
        -> post_mac_init_phy                   5 init tables + switch_band(2G)
        -> set_channel_2g_20mhz(1)             ch1, 20 MHz, both RF paths
        -> _finish_attach                      probe EPs + clear halts + start RX

      FW_WARM path:
        -> post_fw_mac_init + post_mac_init_phy + set_channel(1) + _finish_attach

      FULLY_WARM path:
        -> _finish_attach (with bulk-IN smoke test — bail if pipe wedged)
"""

from __future__ import annotations

import asyncio
import logging
import threading
from typing import Callable, Optional

import usb.core
import usb.util

from wifit3.chips.driver import DeviceID, Driver, FakeMacSupport, ProgressCallback
from wifit3.errors import BringUpError
from wifit3.dot11.parser import WlanFrameParser

from .chan import (
    CHANNELS_5G_ALL,
    channel_band_is_2g,
    set_channel_2g_20mhz,
    set_channel_5g_20mhz,
)
from .dynamic import (
    DigState,
    PwrTrackState,
    dig_init,
    dig_step,
    do_lck,
    pwrtrack_init,
    pwrtrack_step,
    read_total_fa_cnt,
)
from .efuse import efuse_defaults_from_read, read_efuse_8812a
from .firmware import (
    download_firmware_legacy,
    download_firmware_validate_legacy,
    en_download_firmware_legacy,
    load_firmware_blob,
)
from .fifo import set_trx_fifo_info
from .mac import (
    ChipState,
    admit_ack_frames,
    apply_monitor_rx_filter,
    configure_rx_aggregation,
    drop_ack_frames,
    init_queue_priority,
    init_queue_reserved_page,
    init_tx_buffer_boundary,
    mac_power_on,
    post_fw_mac_init,
    pre_fw_init,
    probe_chip_state,
)
from .phy import (
    EfuseDefaults,
    post_mac_init_phy,
    switch_band_2g_20mhz,
    switch_band_5g_20mhz,
)
from .rx import iter_bulk_frames, probe_endpoints
from ..rx_reader import RxReaderThread
from .transport import RTL8812AUTransport
from .tx import (
    TX_DESC_QSEL_MGMT,
    build_tx_desc_mgmt,
    pick_bulk_out_ep,
    write_bulk,
)

logger = logging.getLogger(__name__)

# Bulk-IN read timeout (ms). Short so the per-read hold on _dev_lock stays brief
# and set_channel never waits long for the device — the reader releases the lock
# between reads.
_RX_READ_TIMEOUT_MS = 30
# Consecutive empty reads (~9 s of no frames) before the reader logs the
# RX-wedge warning once. A busy channel delivers beacons every ~100 ms, so this
# only trips on a real wedge.
_RX_SILENCE_WARN_AFTER = 300


class RTL8812AUDriver(Driver):
    """Driver for the Realtek RTL8812AU (e.g. ALFA AWUS036ACH).

    M3-b status: cold-boot + FW upload + MAC + PHY init + channel 1 tune +
    RX loop running. 5 GHz, TX inject, set_channel for arbitrary channels,
    and 40/80 MHz bandwidths are M-LATER.
    """

    # 2.4 GHz channels 1..14 + non-DFS 5 GHz (UNII-1 + UNII-3). DFS channels
    # are excluded by default to avoid the regulator-required clearance.
    SUPPORTED_CHANNELS = list(range(1, 15)) + list(CHANNELS_5G_ALL)
    FAKE_MAC = FakeMacSupport.UNIMPLEMENTED   # active-monitor not ported for this variant

    @classmethod
    def from_usb_device(cls, dev: usb.core.Device, id_entry: DeviceID) -> "RTL8812AUDriver":
        return cls(dev)

    def __init__(self, dev: usb.core.Device):
        super().__init__()          # base owns the ACK tally (_ack_detect_on / _our_tx_macs / _ack_counts)
        self.dev = dev
        self.transport = RTL8812AUTransport(dev)
        # Serializes device access (the RX reader's bulk reads vs. set_channel /
        # inject control transfers) so an RF/BB tune sequence never interleaves
        # with bulk-IN traffic — mirrors the kernel's single per-device mutex.
        self._dev_lock = threading.Lock()
        self._claimed = False
        self._rx_callback: Optional[Callable[[dict], None]] = None
        self._on_lost: Optional[Callable[[Exception], None]] = None
        self._rx_reader: Optional[RxReaderThread] = None
        self._dig_state: Optional[DigState] = None
        self._pwrtrack_state: Optional[PwrTrackState] = None
        self._thermal_meter_efuse: int = 0xFF   # efuse cold cal temp (pwr-track ref)
        self._dig_watchdog_task: Optional[asyncio.Task] = None
        # RX-silence tracking for the one-shot wedge warning.
        self._rx_silent_reads = 0
        self._rx_wedge_warned = False
        self._bulk_in_ep: Optional[int] = None
        self._bulk_out_eps: list[int] = []
        self._efuse = EfuseDefaults()

        # Driver Protocol surface area.
        self.mac_address: Optional[str] = None
        self.is_warm: bool = False
        self.current_channel: int = 1
        self.current_band_is_2g: bool = True

    def register_rx_callback(self, cb: Callable[[dict], None]) -> None:
        self._rx_callback = cb

    def register_disconnect_callback(self, cb: Callable[[Exception], None]) -> None:
        """Sink for a terminal RX-reader failure (unplug). Forwarded to the RxReaderThread's
        on_fatal; resolved at call time so registration order vs connect() can't strand it."""
        self._on_lost = cb

    # ---- USB claim helpers ------------------------------------------------
    def _claim(self) -> None:
        if self._claimed:
            return
        try:
            if self.dev.is_kernel_driver_active(0):
                self.dev.detach_kernel_driver(0)
                logger.info("detached kernel driver from interface 0")
        except (NotImplementedError, usb.core.USBError) as e:
            logger.debug("kernel-driver detach skipped: %s", e)
        try:
            self.dev.set_configuration()
        except usb.core.USBError as e:
            raise IOError(f"set_configuration failed: {e}") from e
        usb.util.claim_interface(self.dev, 0)
        self._claimed = True
        logger.debug("claimed USB interface 0")

    def _release(self) -> None:
        if not self._claimed:
            return
        try:
            usb.util.release_interface(self.dev, 0)
            usb.util.dispose_resources(self.dev)
        except usb.core.USBError as e:
            logger.warning("USB release warning: %s", e)
        self._claimed = False

    def _reset_bulk_pipes(self) -> None:
        """Clear halts on bulk-IN + bulk-OUT pipes and drain stale RX bytes.

        Best-effort. Useful after a warm reattach where the host stack
        may still consider the pipes halted from a previous session.
        """
        eps = [self._bulk_in_ep] if self._bulk_in_ep is not None else []
        eps += self._bulk_out_eps
        for ep in eps:
            try:
                self.dev.clear_halt(ep)
                logger.debug("cleared halt on endpoint 0x%02x", ep)
            except (usb.core.USBError, NotImplementedError) as e:
                logger.debug("clear_halt(0x%02x) skipped: %s", ep, e)

        if self._bulk_in_ep is not None:
            drained = 0
            for _ in range(8):
                try:
                    data = self.dev.read(self._bulk_in_ep, 16384, 20)
                    drained += len(data)
                except usb.core.USBError:
                    break
            if drained:
                logger.debug("drained %d stale bytes from bulk-IN", drained)

    # ---- connect ----------------------------------------------------------
    async def connect(self, progress_cb: Optional[ProgressCallback] = None) -> bool:
        loop = asyncio.get_event_loop()

        def _progress(pct: float, msg: str) -> None:
            if progress_cb:
                progress_cb(pct, msg)
            logger.info("[%3d%%] %s", int(pct * 100), msg)

        try:
            _progress(0.00, "Claiming USB interface")
            await loop.run_in_executor(None, self._claim)

            _progress(0.03, "Reading EFUSE")
            try:
                read = await loop.run_in_executor(
                    None, read_efuse_8812a, self.transport
                )
                self._efuse = efuse_defaults_from_read(read, rf_path_num=2)
                self._thermal_meter_efuse = read.thermal_meter
                if read.mac_addr and read.mac_addr != b"\xff" * 6:
                    self.mac_address = ":".join(f"{b:02x}" for b in read.mac_addr)
                logger.info(
                    "EfuseDefaults from chip: rfe_option=%d ext_lna_2g=%d "
                    "ext_pa_2g=%d xtal_k=0x%02x",
                    self._efuse.rfe_option, self._efuse.ext_lna_2g,
                    self._efuse.ext_pa_2g, self._efuse.crystal_cap,
                )
            except (IOError, OSError) as e:
                logger.warning(
                    "EFUSE read failed (%s) — falling back to hardcoded defaults. "
                    "Sensitivity may be degraded.", e,
                )
                # self._efuse stays at __init__'s EfuseDefaults()

            _progress(0.05, "Probing chip state")
            state = await loop.run_in_executor(
                None, probe_chip_state, self.transport
            )
            logger.info("RTL8812AU state: %s", state.value)

            if state is ChipState.FULLY_WARM:
                _progress(0.50, "Warm reattach (FW + MAC + PHY)")
                return await self._finish_attach(_progress, from_warm=True)

            if state is ChipState.FW_WARM:
                _progress(0.30, "Warm FW — running post-FW MAC init")
                fifo = set_trx_fifo_info()
                await loop.run_in_executor(
                    None, post_fw_mac_init, self.transport, fifo
                )
                _progress(0.60, "Running post-MAC PHY init")
                await loop.run_in_executor(
                    None, post_mac_init_phy, self.transport, self._efuse
                )
                _progress(0.80, "Tuning to channel 1")
                await loop.run_in_executor(
                    None, set_channel_2g_20mhz, self.transport, 1
                )
                self.current_channel = 1
                return await self._finish_attach(_progress, from_warm=False)

            return await self._cold_bring_up(_progress)

        except (IOError, usb.core.USBError, NotImplementedError) as e:
            raise BringUpError("bring-up", str(e)) from e

    async def _cold_bring_up(self, _progress) -> bool:
        loop = asyncio.get_event_loop()

        _progress(0.10, "MAC power-on (cold)")
        await loop.run_in_executor(None, mac_power_on, self.transport)

        _progress(0.20, "Pre-FW init (LLT + DROP_DATA_EN)")
        fifo = await loop.run_in_executor(None, pre_fw_init, self.transport)

        _progress(0.30, "Enable FW download")
        await loop.run_in_executor(
            None, en_download_firmware_legacy, self.transport, True
        )

        _progress(0.40, "Uploading firmware")
        fw = await loop.run_in_executor(None, load_firmware_blob)
        ack = await loop.run_in_executor(
            None,
            lambda: download_firmware_legacy(self.transport, fw, None, False),
        )
        if not ack:
            logger.error("RTL8812AU: BIT_FWDL_CHK_RPT never set — upload failed.")
            return False

        _progress(0.60, "Disable FW download")
        await loop.run_in_executor(
            None, en_download_firmware_legacy, self.transport, False
        )

        _progress(0.65, "Validating FW (FW_READY_LEGACY)")
        ok_run, last = await loop.run_in_executor(
            None, download_firmware_validate_legacy, self.transport
        )
        if not ok_run:
            logger.error("FW_READY_LEGACY not satisfied (REG_MCUFW_CTRL=0x%08x)", last)
            return False

        _progress(0.75, "Post-FW MAC init")
        await loop.run_in_executor(None, post_fw_mac_init, self.transport, fifo)

        _progress(0.85, "PHY init (5 tables + switch_band 2G)")
        await loop.run_in_executor(None, post_mac_init_phy, self.transport, self._efuse)

        _progress(0.92, "Tuning to channel 1")
        await loop.run_in_executor(None, set_channel_2g_20mhz, self.transport, 1)
        self.current_channel = 1

        return await self._finish_attach(_progress, from_warm=False)

    async def _finish_attach(self, _progress, *, from_warm: bool) -> bool:
        """Common tail: probe endpoints, clear halts, start RX loop."""
        loop = asyncio.get_event_loop()
        eps = probe_endpoints(self.dev)
        if not eps.bulk_in:
            logger.error("no bulk-IN endpoint discovered")
            return False
        self._bulk_in_ep = eps.primary_bulk_in
        self._bulk_out_eps = list(eps.bulk_out)

        await loop.run_in_executor(None, self._reset_bulk_pipes)

        # Commit the (write-only) queue load registers once, here — both cold +
        # warm paths reach TX through this tail. See _arm_tx_queues.
        await loop.run_in_executor(None, self._arm_tx_queues)

        if from_warm and not await self._rx_smoke_test():
            logger.error(
                "RTL8812AU: warm reattach succeeded but bulk-IN is wedged "
                "(no frames in 1500ms). Please unplug + replug the dongle "
                "and try again."
            )
            return False

        # Force the monitor RX filter on BOTH paths — the warm path skips mac
        # init, and the cold init leaves a non-promiscuous RCR that drops
        # client→AP (ToDS) frames. Pcap-confirmed; mirrors rtl8821au/rtl8822bu.
        await loop.run_in_executor(None, apply_monitor_rx_filter, self.transport)

        # Arm the USB RX-DMA aggregation accumulator into the kernel's monitor
        # state. Without this the 8812a RX path wedges permanently after a few
        # seconds of traffic — bulk-IN goes silent while set_channel still works.
        # Both paths: a warm chip may have been left un-armed by a prior session.
        await loop.run_in_executor(None, configure_rx_aggregation, self.transport)

        # Seed DIG from the live IGI before RX starts (mirrors rtw_phy_init's read
        # of chip->dig[0]); the watchdog walks it from here.
        self._dig_state = await loop.run_in_executor(None, dig_init, self.transport)
        # Seed thermal tracking for the LCK (VCO re-lock) — the pwr_track half of
        # the dynamic mechanism; the watchdog re-locks the synth as the die heats
        # under hopping, which is what keeps the PLL from drifting out of lock.
        self._pwrtrack_state = await loop.run_in_executor(
            None, pwrtrack_init, self.transport, self._thermal_meter_efuse)

        self._rx_reader = RxReaderThread(
            loop, self._rx_read_once, self._rx_dispatch, name="rtl8812au-rx",
            on_fatal=lambda e: self._on_lost and self._on_lost(e)
        )
        self._rx_reader.start()
        # DIG watchdog: walk OFDM IGI from the false-alarm count every 2 s — the
        # kernel's rtw_phy_dig (rtw_watch_dog_work @ HZ*2), which we otherwise
        # skip. Each tick holds _dev_lock so its register I/O serialises with RX.
        self._dig_watchdog_task = asyncio.create_task(self._dig_watchdog())
        self.is_warm = True
        _progress(1.00, "RTL8812AU online (RX live on ch1)")
        return True

    async def _rx_smoke_test(self, attempts: int = 15, timeout_ms: int = 100) -> bool:
        loop = asyncio.get_event_loop()

        def _try_read():
            try:
                return bytes(self.dev.read(self._bulk_in_ep, 16384, timeout_ms))
            except usb.core.USBError:
                return b""

        for _ in range(attempts):
            data = await loop.run_in_executor(None, _try_read)
            if data:
                logger.debug("RX smoke test: got %d bytes - pipe is alive", len(data))
                return True
        return False

    # ---- set_channel ------------------------------------------------------
    async def set_channel(self, channel: int, scan: bool = False) -> bool:
        is_2g = channel_band_is_2g(channel)
        if is_2g and not (1 <= channel <= 14):
            logger.warning("RTL8812AU: invalid 2.4 GHz channel %d", channel)
            return False
        if not is_2g and channel not in CHANNELS_5G_ALL:
            logger.warning("RTL8812AU: unsupported 5 GHz channel %d", channel)
            return False

        loop = asyncio.get_event_loop()
        need_band_switch = is_2g != self.current_band_is_2g

        def _do_tune() -> None:
            # Hold _dev_lock for the whole band-switch + tune so the RF/BB
            # control-transfer sequence is atomic against the RX reader's
            # bulk-IN reads. switch_band_*_20mhz does the RFE pinmux + BB cleanup
            # needed when crossing 2G↔5G.
            with self._dev_lock:
                if need_band_switch:
                    if is_2g:
                        switch_band_2g_20mhz(self.transport, self._efuse)
                    else:
                        switch_band_5g_20mhz(self.transport, self._efuse)
                tune = set_channel_2g_20mhz if is_2g else set_channel_5g_20mhz
                tune(self.transport, channel)
                if need_band_switch:
                    # Re-center the VCO for the band we just entered. The synth's
                    # 2G and 5G configs drift independently, and a wedge is
                    # unrecoverable in userland — so each band gets an LCK at
                    # entry (the periodic watchdog LCK only catches whichever band
                    # it lands on, leaving the other to drift out of range).
                    do_lck(self.transport)

        try:
            await loop.run_in_executor(None, _do_tune)
        except (IOError, usb.core.USBError, ValueError) as e:
            logger.error("set_channel(%d) failed: %s", channel, e)
            return False
        if need_band_switch:
            self.current_band_is_2g = is_2g
        self.current_channel = channel
        return True

    def _arm_tx_queues(self) -> None:
        """Re-program REG_RQPN / REG_RQPN_NPQ / REG_TXDMA_PQ_MAP.

        These are **write-only "load" registers** on 8812au: writing them
        latches the queue config into internal hardware state, but readback
        always returns 0 (so the queue state can't be verified by reading —
        only by whether TX works). The BIT_LD_RQPN bit in REG_RQPN is the
        "commit" gesture; without a commit the MGMT queue NAKs every frame
        (USB ETIMEDOUT). Re-issued once at attach (post_fw_mac_init's own
        commit during bring-up doesn't survive to TX-time on this chip).

        Cheap (~3 control writes), idempotent.
        """
        fifo = set_trx_fifo_info()
        init_queue_reserved_page(self.transport, fifo)
        init_tx_buffer_boundary(self.transport, fifo)
        init_queue_priority(self.transport)

    async def _inject_frame(self, frame_bytes: bytes) -> bool:
        """Build the MGMT tx_pkt_desc (no retry-limit field, HW global retry) and
        send ``[desc | frame]`` once on the MGMT bulk-OUT pipe. Serialized with RX/tune via
        ``_dev_lock`` so a bulk-OUT never overlaps a bulk-IN read or a tune sequence."""
        if not self._bulk_out_eps:
            logger.error("inject_frame: no bulk-OUT endpoints (driver not connected?)")
            return False
        try:
            desc = build_tx_desc_mgmt(frame_bytes, band_is_2g=self.current_band_is_2g)
        except ValueError as e:
            logger.error("inject_frame: bad MPDU: %s", e)
            return False
        ep = pick_bulk_out_ep(self._bulk_out_eps, queue=TX_DESC_QSEL_MGMT)
        payload = desc + frame_bytes
        loop = asyncio.get_event_loop()

        def _do_inject() -> int:
            # Same _dev_lock as RX/tune — a bulk-OUT must not overlap the
            # reader's bulk-IN or a tune sequence.
            with self._dev_lock:
                return write_bulk(self.dev, ep, payload, timeout_ms=200)

        try:
            sent = await loop.run_in_executor(None, _do_inject)
        except usb.core.USBError as e:
            logger.error("inject_frame: bulk-OUT to 0x%02x failed: %s", ep, e)
            return False
        if sent != len(payload):
            logger.warning("inject_frame: short write %d/%d to 0x%02x", sent, len(payload), ep)
            return False
        return True

    def _stamp_tx_seq(self, frame_bytes: bytes) -> bytes:
        """Realtek HW assigns the 802.11 sequence number (the txdesc sets EN_HWSEQ), so the
        frame goes out unchanged."""
        return frame_bytes

    # ---- RX loop ----------------------------------------------------------
    # ---- RX callables for the shared RxReaderThread ---------------------
    # read_once runs on the reader thread; dispatch runs on the event loop.

    def _rx_read_once(self) -> bytes | None:
        """One blocking bulk-IN read; None on a benign timeout.

        Holds _dev_lock for the read so it never overlaps a set_channel / inject
        control-transfer sequence. A sustained run of empty reads means RX wedged
        (the RF synth lost lock during hopping — the control plane stays alive, so
        it isn't a USB error caught here); we log one warning so it isn't silent.
        """
        try:
            with self._dev_lock:
                buf = bytes(self.dev.read(self._bulk_in_ep, 16384, _RX_READ_TIMEOUT_MS))
        except usb.core.USBError as e:
            err = getattr(e, "errno", None)
            if err in (110, 10060) or "timeout" in str(e).lower():
                buf = b""
            else:
                raise
        if buf:
            self._rx_silent_reads = 0
            self._rx_wedge_warned = False
            return buf
        self._rx_silent_reads += 1
        if (self._rx_silent_reads >= _RX_SILENCE_WARN_AFTER
                and not self._rx_wedge_warned):
            self._rx_wedge_warned = True
            secs = _RX_SILENCE_WARN_AFTER * _RX_READ_TIMEOUT_MS // 1000
            logger.warning(
                "RX wedged: no frames for ~%ds — the RF synth has likely lost "
                "lock during hopping (a known rtw88 limitation on this chip, "
                "worst on 5 GHz). Replug to recover.", secs)
        return None

    def _rx_dispatch(self, buf: bytes) -> None:
        """Decode a bulk buffer into MPDUs → parse → rx callback (on the loop)."""
        cb = self._rx_callback
        if not cb and not self._ack_detect_on:
            return
        for stat, mpdu, rssi in iter_bulk_frames(buf):
            # A 10-byte 0xD4 frame is an ACK (the parser drops control frames); the base tallies it
            # iff the ACK tap is armed and RA=mpdu[4:10] is a MAC we inject as.
            if len(mpdu) == 10 and mpdu[0] == 0xD4:
                self.record_ack(mpdu)
                continue
            if not cb:
                continue
            parsed = WlanFrameParser.parse_80211_frame(
                mpdu, rssi if rssi is not None else -100
            )
            if parsed:
                try:
                    cb(parsed)
                except Exception:
                    logger.exception("RX callback raised")

    async def _enable_rx_acks(self) -> None:
        """Admit ACK control frames (RXFLTMAP1 bit13) so the tap can see the AP's ACKs to us
        (this chip filters them out at the monitor default). The base arms the tally; here we
        only flip the RX filter. Not enter_active_monitor, which makes the chip emit ACKs."""
        loop = asyncio.get_event_loop()

        def _admit():
            with self._dev_lock:
                admit_ack_frames(self.transport)

        await loop.run_in_executor(None, _admit)

    async def _disable_rx_acks(self) -> None:
        """Restore the default monitor RX filter (clear RXFLTMAP1 bit13)."""
        loop = asyncio.get_event_loop()

        def _drop():
            with self._dev_lock:
                drop_ack_frames(self.transport)

        await loop.run_in_executor(None, _drop)

    async def _dig_watchdog(self, period_s: float = 2.0) -> None:
        """Periodic DIG tick — mirrors rtw_watch_dog_work (@ HZ*2) → rtw_phy_dig.

        Reads the false-alarm count and walks OFDM IGI to reject noise (the PHY
        maintenance the kernel runs and we otherwise skip). Register I/O runs off
        the event loop and under _dev_lock so it never races RX or a tune.
        """
        loop = asyncio.get_event_loop()
        try:
            while True:
                await asyncio.sleep(period_s)
                if self._dig_state is None:
                    continue
                try:
                    await loop.run_in_executor(None, self._dig_tick)
                except (usb.core.USBError, IOError) as e:
                    logger.debug("DIG watchdog tick skipped: %s", e)
        except asyncio.CancelledError:
            pass

    def _dig_tick(self) -> None:
        """One tick of the dynamic mechanism on the executor thread: DIG (read FA
        + step IGI) plus thermal pwr-track (re-LCK on drift). Serialised against
        RX/tune by _dev_lock — note an LCK holds it ~150 ms while it re-locks the
        synth, which is fine (occasional, and RX is paused during a tune anyway).
        """
        with self._dev_lock:
            fa = read_total_fa_cnt(self.transport)
            dig_step(self.transport, self._dig_state, fa)
            if self._pwrtrack_state is not None:
                pwrtrack_step(self.transport, self._pwrtrack_state)

    async def close(self) -> None:
        # Stop the DIG watchdog first — it does USB I/O via the executor.
        if self._dig_watchdog_task is not None:
            self._dig_watchdog_task.cancel()
            try:
                await self._dig_watchdog_task
            except asyncio.CancelledError:
                pass
            self._dig_watchdog_task = None
        if self._rx_reader is not None:
            await self._rx_reader.stop()
            self._rx_reader = None
        loop = asyncio.get_event_loop()
        await loop.run_in_executor(None, self._release)
