// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_Knn_aux_split_aux_166 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 9,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    output wire L1_out_dist_0_clk,
    output wire L1_out_dist_1_clk,
    output wire L1_out_dist_2_clk,
    output wire L1_out_dist_3_clk,
    output wire L1_out_dist_4_clk,
    output wire L1_out_dist_5_clk,
    output wire L1_out_dist_6_clk,
    output wire L1_out_dist_7_clk,
    output wire L1_out_dist_8_clk,
    output wire L1_out_id_0_clk,
    output wire L1_out_id_1_clk,
    output wire L1_out_id_2_clk,
    output wire L1_out_id_3_clk,
    output wire L1_out_id_4_clk,
    output wire L1_out_id_5_clk,
    output wire L1_out_id_6_clk,
    output wire L1_out_id_7_clk,
    output wire L1_out_id_8_clk,
    output wire L2_out_dist0_clk,
    output wire L2_out_dist1_clk,
    output wire L2_out_dist2_clk,
    output wire L2_out_id0_clk,
    output wire L2_out_id1_clk,
    output wire L2_out_id2_clk,
    output wire L3_out_dist__m_axi_clk,
    output wire L3_out_dist_stream_clk,
    output wire L3_out_id__m_axi_clk,
    output wire L3_out_id_stream_clk,
    output wire __tapa_fsm_unit_ap_clk,
    input wire  ap_clk,
    output wire control_s_axi_U_ACLK,
    output wire in_0__m_axi_clk,
    output wire in_10__m_axi_clk,
    output wire in_11__m_axi_clk,
    output wire in_12__m_axi_clk,
    output wire in_13__m_axi_clk,
    output wire in_14__m_axi_clk,
    output wire in_15__m_axi_clk,
    output wire in_16__m_axi_clk,
    output wire in_17__m_axi_clk,
    output wire in_18__m_axi_clk,
    output wire in_19__m_axi_clk,
    output wire in_1__m_axi_clk,
    output wire in_20__m_axi_clk,
    output wire in_21__m_axi_clk,
    output wire in_22__m_axi_clk,
    output wire in_23__m_axi_clk,
    output wire in_24__m_axi_clk,
    output wire in_25__m_axi_clk,
    output wire in_26__m_axi_clk,
    output wire in_2__m_axi_clk,
    output wire in_3__m_axi_clk,
    output wire in_4__m_axi_clk,
    output wire in_5__m_axi_clk,
    output wire in_6__m_axi_clk,
    output wire in_7__m_axi_clk,
    output wire in_8__m_axi_clk,
    output wire in_9__m_axi_clk,
    output wire krnl_globalSort_L1_L2_0_ap_clk,
    output wire krnl_globalSort_L1_L2_10_ap_clk,
    output wire krnl_globalSort_L1_L2_11_ap_clk,
    output wire krnl_globalSort_L1_L2_12_ap_clk,
    output wire krnl_globalSort_L1_L2_1_ap_clk,
    output wire krnl_globalSort_L1_L2_2_ap_clk,
    output wire krnl_globalSort_L1_L2_3_ap_clk,
    output wire krnl_globalSort_L1_L2_4_ap_clk,
    output wire krnl_globalSort_L1_L2_5_ap_clk,
    output wire krnl_globalSort_L1_L2_6_ap_clk,
    output wire krnl_globalSort_L1_L2_7_ap_clk,
    output wire krnl_globalSort_L1_L2_8_ap_clk,
    output wire krnl_globalSort_L1_L2_9_ap_clk,
    output wire krnl_output_dist_id_0_ap_clk,
    output wire krnl_partialKnn_wrapper_0_0_ap_clk,
    output wire krnl_partialKnn_wrapper_10_0_ap_clk,
    output wire krnl_partialKnn_wrapper_11_0_ap_clk,
    output wire krnl_partialKnn_wrapper_12_0_ap_clk,
    output wire krnl_partialKnn_wrapper_13_0_ap_clk,
    output wire krnl_partialKnn_wrapper_14_0_ap_clk,
    output wire krnl_partialKnn_wrapper_15_0_ap_clk,
    output wire krnl_partialKnn_wrapper_16_0_ap_clk,
    output wire krnl_partialKnn_wrapper_17_0_ap_clk,
    output wire krnl_partialKnn_wrapper_18_0_ap_clk,
    output wire krnl_partialKnn_wrapper_19_0_ap_clk,
    output wire krnl_partialKnn_wrapper_1_0_ap_clk,
    output wire krnl_partialKnn_wrapper_20_0_ap_clk,
    output wire krnl_partialKnn_wrapper_21_0_ap_clk,
    output wire krnl_partialKnn_wrapper_22_0_ap_clk,
    output wire krnl_partialKnn_wrapper_23_0_ap_clk,
    output wire krnl_partialKnn_wrapper_24_0_ap_clk,
    output wire krnl_partialKnn_wrapper_25_0_ap_clk,
    output wire krnl_partialKnn_wrapper_26_0_ap_clk,
    output wire krnl_partialKnn_wrapper_2_0_ap_clk,
    output wire krnl_partialKnn_wrapper_3_0_ap_clk,
    output wire krnl_partialKnn_wrapper_4_0_ap_clk,
    output wire krnl_partialKnn_wrapper_5_0_ap_clk,
    output wire krnl_partialKnn_wrapper_6_0_ap_clk,
    output wire krnl_partialKnn_wrapper_7_0_ap_clk,
    output wire krnl_partialKnn_wrapper_8_0_ap_clk,
    output wire krnl_partialKnn_wrapper_9_0_ap_clk,
    output wire out_dist_0_clk,
    output wire out_dist_10_clk,
    output wire out_dist_11_clk,
    output wire out_dist_12_clk,
    output wire out_dist_13_clk,
    output wire out_dist_14_clk,
    output wire out_dist_15_clk,
    output wire out_dist_16_clk,
    output wire out_dist_17_clk,
    output wire out_dist_18_clk,
    output wire out_dist_19_clk,
    output wire out_dist_1_clk,
    output wire out_dist_20_clk,
    output wire out_dist_21_clk,
    output wire out_dist_22_clk,
    output wire out_dist_23_clk,
    output wire out_dist_24_clk,
    output wire out_dist_25_clk,
    output wire out_dist_26_clk,
    output wire out_dist_2_clk,
    output wire out_dist_3_clk,
    output wire out_dist_4_clk,
    output wire out_dist_5_clk,
    output wire out_dist_6_clk,
    output wire out_dist_7_clk,
    output wire out_dist_8_clk,
    output wire out_dist_9_clk,
    output wire out_id_0_clk,
    output wire out_id_10_clk,
    output wire out_id_11_clk,
    output wire out_id_12_clk,
    output wire out_id_13_clk,
    output wire out_id_14_clk,
    output wire out_id_15_clk,
    output wire out_id_16_clk,
    output wire out_id_17_clk,
    output wire out_id_18_clk,
    output wire out_id_19_clk,
    output wire out_id_1_clk,
    output wire out_id_20_clk,
    output wire out_id_21_clk,
    output wire out_id_22_clk,
    output wire out_id_23_clk,
    output wire out_id_24_clk,
    output wire out_id_25_clk,
    output wire out_id_26_clk,
    output wire out_id_2_clk,
    output wire out_id_3_clk,
    output wire out_id_4_clk,
    output wire out_id_5_clk,
    output wire out_id_6_clk,
    output wire out_id_7_clk,
    output wire out_id_8_clk,
    output wire out_id_9_clk
);
assign L1_out_dist_0_clk = ap_clk;
assign L1_out_dist_1_clk = ap_clk;
assign L1_out_dist_2_clk = ap_clk;
assign L1_out_dist_3_clk = ap_clk;
assign L1_out_dist_4_clk = ap_clk;
assign L1_out_dist_5_clk = ap_clk;
assign L1_out_dist_6_clk = ap_clk;
assign L1_out_dist_7_clk = ap_clk;
assign L1_out_dist_8_clk = ap_clk;
assign L1_out_id_0_clk = ap_clk;
assign L1_out_id_1_clk = ap_clk;
assign L1_out_id_2_clk = ap_clk;
assign L1_out_id_3_clk = ap_clk;
assign L1_out_id_4_clk = ap_clk;
assign L1_out_id_5_clk = ap_clk;
assign L1_out_id_6_clk = ap_clk;
assign L1_out_id_7_clk = ap_clk;
assign L1_out_id_8_clk = ap_clk;
assign L2_out_dist0_clk = ap_clk;
assign L2_out_dist1_clk = ap_clk;
assign L2_out_dist2_clk = ap_clk;
assign L2_out_id0_clk = ap_clk;
assign L2_out_id1_clk = ap_clk;
assign L2_out_id2_clk = ap_clk;
assign L3_out_dist__m_axi_clk = ap_clk;
assign L3_out_dist_stream_clk = ap_clk;
assign L3_out_id__m_axi_clk = ap_clk;
assign L3_out_id_stream_clk = ap_clk;
assign __tapa_fsm_unit_ap_clk = ap_clk;
assign control_s_axi_U_ACLK = ap_clk;
assign in_0__m_axi_clk = ap_clk;
assign in_10__m_axi_clk = ap_clk;
assign in_11__m_axi_clk = ap_clk;
assign in_12__m_axi_clk = ap_clk;
assign in_13__m_axi_clk = ap_clk;
assign in_14__m_axi_clk = ap_clk;
assign in_15__m_axi_clk = ap_clk;
assign in_16__m_axi_clk = ap_clk;
assign in_17__m_axi_clk = ap_clk;
assign in_18__m_axi_clk = ap_clk;
assign in_19__m_axi_clk = ap_clk;
assign in_1__m_axi_clk = ap_clk;
assign in_20__m_axi_clk = ap_clk;
assign in_21__m_axi_clk = ap_clk;
assign in_22__m_axi_clk = ap_clk;
assign in_23__m_axi_clk = ap_clk;
assign in_24__m_axi_clk = ap_clk;
assign in_25__m_axi_clk = ap_clk;
assign in_26__m_axi_clk = ap_clk;
assign in_2__m_axi_clk = ap_clk;
assign in_3__m_axi_clk = ap_clk;
assign in_4__m_axi_clk = ap_clk;
assign in_5__m_axi_clk = ap_clk;
assign in_6__m_axi_clk = ap_clk;
assign in_7__m_axi_clk = ap_clk;
assign in_8__m_axi_clk = ap_clk;
assign in_9__m_axi_clk = ap_clk;
assign krnl_globalSort_L1_L2_0_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_10_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_11_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_12_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_1_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_2_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_3_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_4_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_5_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_6_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_7_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_8_ap_clk = ap_clk;
assign krnl_globalSort_L1_L2_9_ap_clk = ap_clk;
assign krnl_output_dist_id_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_0_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_10_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_11_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_12_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_13_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_14_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_15_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_16_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_17_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_18_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_19_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_1_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_20_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_21_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_22_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_23_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_24_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_25_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_26_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_2_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_3_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_4_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_5_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_6_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_7_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_8_0_ap_clk = ap_clk;
assign krnl_partialKnn_wrapper_9_0_ap_clk = ap_clk;
assign out_dist_0_clk = ap_clk;
assign out_dist_10_clk = ap_clk;
assign out_dist_11_clk = ap_clk;
assign out_dist_12_clk = ap_clk;
assign out_dist_13_clk = ap_clk;
assign out_dist_14_clk = ap_clk;
assign out_dist_15_clk = ap_clk;
assign out_dist_16_clk = ap_clk;
assign out_dist_17_clk = ap_clk;
assign out_dist_18_clk = ap_clk;
assign out_dist_19_clk = ap_clk;
assign out_dist_1_clk = ap_clk;
assign out_dist_20_clk = ap_clk;
assign out_dist_21_clk = ap_clk;
assign out_dist_22_clk = ap_clk;
assign out_dist_23_clk = ap_clk;
assign out_dist_24_clk = ap_clk;
assign out_dist_25_clk = ap_clk;
assign out_dist_26_clk = ap_clk;
assign out_dist_2_clk = ap_clk;
assign out_dist_3_clk = ap_clk;
assign out_dist_4_clk = ap_clk;
assign out_dist_5_clk = ap_clk;
assign out_dist_6_clk = ap_clk;
assign out_dist_7_clk = ap_clk;
assign out_dist_8_clk = ap_clk;
assign out_dist_9_clk = ap_clk;
assign out_id_0_clk = ap_clk;
assign out_id_10_clk = ap_clk;
assign out_id_11_clk = ap_clk;
assign out_id_12_clk = ap_clk;
assign out_id_13_clk = ap_clk;
assign out_id_14_clk = ap_clk;
assign out_id_15_clk = ap_clk;
assign out_id_16_clk = ap_clk;
assign out_id_17_clk = ap_clk;
assign out_id_18_clk = ap_clk;
assign out_id_19_clk = ap_clk;
assign out_id_1_clk = ap_clk;
assign out_id_20_clk = ap_clk;
assign out_id_21_clk = ap_clk;
assign out_id_22_clk = ap_clk;
assign out_id_23_clk = ap_clk;
assign out_id_24_clk = ap_clk;
assign out_id_25_clk = ap_clk;
assign out_id_26_clk = ap_clk;
assign out_id_2_clk = ap_clk;
assign out_id_3_clk = ap_clk;
assign out_id_4_clk = ap_clk;
assign out_id_5_clk = ap_clk;
assign out_id_6_clk = ap_clk;
assign out_id_7_clk = ap_clk;
assign out_id_8_clk = ap_clk;
assign out_id_9_clk = ap_clk;
endmodule
