add_input_file {"D:/CAD/cad_lib/hdl/RV32I_pkg.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/Reg_dec_entity.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/Mux32_entity.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/Mux2_entity.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/Reg_entity.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/RegisterFile_entity.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/Test_bench_regfile_entity.vhd"} -format {VHDL_2008} 
setup_design -design Test_bench_regfile
setup_design -architecture Testbench
