{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604133339400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604133339417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 14:05:39 2020 " "Processing started: Sat Oct 31 14:05:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604133339417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133339417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133339417 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1604133340128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_state.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_state " "Found entity 1: Mem_state" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_z.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/read_buffer_16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_6.v(64) " "Verilog HDL Declaration information at phase_6.v(64): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_6.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_6 " "Found entity 1: phase_6" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(116) " "Verilog HDL information at control.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604133367764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/BUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367772 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(28) " "Verilog HDL Expression warning at bin27.v(28): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/bin27.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1604133367786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/bin27.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputmux " "Found entity 1: outputmux" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2_c2 c2_C2 multicore1.v(68) " "Verilog HDL Declaration information at multicore1.v(68): object \"c2_c2\" differs only in case from object \"c2_C2\" in the same scope" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3_c3 c3_C3 multicore1.v(77) " "Verilog HDL Declaration information at multicore1.v(77): object \"c3_c3\" differs only in case from object \"c3_C3\" in the same scope" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4_c4 c4_C4 multicore1.v(86) " "Verilog HDL Declaration information at multicore1.v(86): object \"c4_c4\" differs only in case from object \"c4_C4\" in the same scope" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 86 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore1 " "Found entity 1: multicore1" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory1 " "Found entity 1: data_memory1" {  } { { "data_memory1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory2 " "Found entity 1: data_memory2" {  } { { "data_memory2.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory3.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory3.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory3 " "Found entity 1: data_memory3" {  } { { "data_memory3.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sachini2.v 1 1 " "Found 1 design units, including 1 entities, in source file sachini2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sachini2 " "Found entity 1: sachini2" {  } { { "sachini2.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/sachini2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar1out AR1out mem_control.v(11) " "Verilog HDL Declaration information at mem_control.v(11): object \"Ar1out\" differs only in case from object \"AR1out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar2out AR2out mem_control.v(12) " "Verilog HDL Declaration information at mem_control.v(12): object \"Ar2out\" differs only in case from object \"AR2out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar3out AR3out mem_control.v(13) " "Verilog HDL Declaration information at mem_control.v(13): object \"Ar3out\" differs only in case from object \"AR3out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar4out AR4out mem_control.v(14) " "Verilog HDL Declaration information at mem_control.v(14): object \"Ar4out\" differs only in case from object \"AR4out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604133367975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memandfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file memandfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 memandFSM " "Found entity 1: memandFSM" {  } { { "memandFSM.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/memandFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133367995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133367995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk phase_6.v(147) " "Verilog HDL Implicit Net warning at phase_6.v(147): created implicit net for \"clk\"" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datain phase_6.v(173) " "Verilog HDL Implicit Net warning at phase_6.v(173): created implicit net for \"datain\"" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk multicore1.v(94) " "Verilog HDL Implicit Net warning at multicore1.v(94): created implicit net for \"clk\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_bus_out multicore1.v(158) " "Verilog HDL Implicit Net warning at multicore1.v(158): created implicit net for \"c1_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_endop multicore1.v(160) " "Verilog HDL Implicit Net warning at multicore1.v(160): created implicit net for \"c1_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367995 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_Zout multicore1.v(161) " "Verilog HDL Implicit Net warning at multicore1.v(161): created implicit net for \"c1_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_bus_out multicore1.v(171) " "Verilog HDL Implicit Net warning at multicore1.v(171): created implicit net for \"c2_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_endop multicore1.v(173) " "Verilog HDL Implicit Net warning at multicore1.v(173): created implicit net for \"c2_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_Zout multicore1.v(174) " "Verilog HDL Implicit Net warning at multicore1.v(174): created implicit net for \"c2_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_bus_out multicore1.v(184) " "Verilog HDL Implicit Net warning at multicore1.v(184): created implicit net for \"c3_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_endop multicore1.v(186) " "Verilog HDL Implicit Net warning at multicore1.v(186): created implicit net for \"c3_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_Zout multicore1.v(187) " "Verilog HDL Implicit Net warning at multicore1.v(187): created implicit net for \"c3_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367996 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_bus_out multicore1.v(197) " "Verilog HDL Implicit Net warning at multicore1.v(197): created implicit net for \"c4_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_endop multicore1.v(199) " "Verilog HDL Implicit Net warning at multicore1.v(199): created implicit net for \"c4_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_Zout multicore1.v(200) " "Verilog HDL Implicit Net warning at multicore1.v(200): created implicit net for \"c4_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_C1 multicore1.v(244) " "Verilog HDL Implicit Net warning at multicore1.v(244): created implicit net for \"c2_C1\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367997 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk memandFSM.v(29) " "Verilog HDL Implicit Net warning at memandFSM.v(29): created implicit net for \"clk\"" {  } { { "memandFSM.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/memandFSM.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133367997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore1 " "Elaborating entity \"multicore1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604133368122 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multicore1.v(122) " "Verilog HDL Case Statement information at multicore1.v(122): all case item expressions in this case statement are onehot" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 122 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604133368130 "|multicore1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c2_c2 0 multicore1.v(68) " "Net \"c2_c2\" at multicore1.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604133368143 "|multicore1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock scaledclock:clock " "Elaborating entity \"scaledclock\" for hierarchy \"scaledclock:clock\"" {  } { { "multicore1.v" "clock" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133368234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 scaledclock.v(22) " "Verilog HDL assignment warning at scaledclock.v(22): truncated value with size 32 to match size of target (28)" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133368235 "|multicore1|scaledclock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IRAM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IRAM\"" {  } { { "multicore1.v" "IRAM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133368344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:IRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133368632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:IRAM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133368761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:IRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133368762 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133368762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdg1 " "Found entity 1: altsyncram_kdg1" {  } { { "db/altsyncram_kdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133368871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133368871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdg1 instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated " "Elaborating entity \"altsyncram_kdg1\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133368871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn72 " "Found entity 1: altsyncram_mn72" {  } { { "db/altsyncram_mn72.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_mn72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133369086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133369086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn72 instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1 " "Elaborating entity \"altsyncram_mn72\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\"" {  } { { "db/altsyncram_kdg1.tdf" "altsyncram1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133369086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kdg1.tdf" "mgl_prim2" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133370420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133370470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230127437 " "Parameter \"NODE_NAME\" = \"1230127437\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133370470 ""}  } { { "db/altsyncram_kdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133370470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133370706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133370948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:MEMCU " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:MEMCU\"" {  } { { "multicore1.v" "MEMCU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_16bit mem_control:MEMCU\|reg_type1_16bit:AR1 " "Elaborating entity \"reg_type1_16bit\" for hierarchy \"mem_control:MEMCU\|reg_type1_16bit:AR1\"" {  } { { "mem_control.v" "AR1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_buffer_16bit mem_control:MEMCU\|read_buffer_16bit:readAR1 " "Elaborating entity \"read_buffer_16bit\" for hierarchy \"mem_control:MEMCU\|read_buffer_16bit:readAR1\"" {  } { { "mem_control.v" "readAR1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory mem_control:MEMCU\|data_memory:DRAM " "Elaborating entity \"data_memory\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\"" {  } { { "mem_control.v" "DRAM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371473 ""}  } { { "data_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133371473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdg1 " "Found entity 1: altsyncram_gdg1" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133371541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133371541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdg1 mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated " "Elaborating entity \"altsyncram_gdg1\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on72 " "Found entity 1: altsyncram_on72" {  } { { "db/altsyncram_on72.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_on72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133371649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133371649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_on72 mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|altsyncram_on72:altsyncram1 " "Elaborating entity \"altsyncram_on72\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|altsyncram_on72:altsyncram1\"" {  } { { "db/altsyncram_gdg1.tdf" "altsyncram1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gdg1.tdf" "mgl_prim2" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146241357 " "Parameter \"NODE_NAME\" = \"1146241357\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133371851 ""}  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133371851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_state Mem_state:CU " "Elaborating entity \"Mem_state\" for hierarchy \"Mem_state:CU\"" {  } { { "multicore1.v" "CU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371858 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_state Mem_state.v(63) " "Verilog HDL Always Construct warning at Mem_state.v(63): variable \"memory_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133371860 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_state Mem_state.v(64) " "Verilog HDL Always Construct warning at Mem_state.v(64): variable \"memory_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133371860 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_state Mem_state.v(65) " "Verilog HDL Always Construct warning at Mem_state.v(65): variable \"memory_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133371860 "|multicore1|Mem_state:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mem_state.v(48) " "Verilog HDL Case Statement information at Mem_state.v(48): all case item expressions in this case statement are onehot" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604133371872 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_ctrl Mem_state.v(47) " "Verilog HDL Always Construct warning at Mem_state.v(47): inferring latch(es) for variable \"mem_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604133371872 "|multicore1|Mem_state:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_ctrl\[12\] Mem_state.v(47) " "Inferred latch for \"mem_ctrl\[12\]\" at Mem_state.v(47)" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133371873 "|multicore1|Mem_state:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputmux outputmux:selectcore " "Elaborating entity \"outputmux\" for hierarchy \"outputmux:selectcore\"" {  } { { "multicore1.v" "selectcore" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(67) " "Verilog HDL assignment warning at outputmux.v(67): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371898 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(72) " "Verilog HDL assignment warning at outputmux.v(72): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371899 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(77) " "Verilog HDL assignment warning at outputmux.v(77): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371900 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(82) " "Verilog HDL assignment warning at outputmux.v(82): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371901 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(87) " "Verilog HDL assignment warning at outputmux.v(87): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371901 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(92) " "Verilog HDL assignment warning at outputmux.v(92): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371902 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(97) " "Verilog HDL assignment warning at outputmux.v(97): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371903 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(102) " "Verilog HDL assignment warning at outputmux.v(102): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371904 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(108) " "Verilog HDL assignment warning at outputmux.v(108): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371904 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(113) " "Verilog HDL assignment warning at outputmux.v(113): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371904 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(118) " "Verilog HDL assignment warning at outputmux.v(118): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371905 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(123) " "Verilog HDL assignment warning at outputmux.v(123): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371905 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(128) " "Verilog HDL assignment warning at outputmux.v(128): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371906 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(133) " "Verilog HDL assignment warning at outputmux.v(133): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371906 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(138) " "Verilog HDL assignment warning at outputmux.v(138): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371907 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(143) " "Verilog HDL assignment warning at outputmux.v(143): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371907 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(149) " "Verilog HDL assignment warning at outputmux.v(149): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371908 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(154) " "Verilog HDL assignment warning at outputmux.v(154): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371908 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(159) " "Verilog HDL assignment warning at outputmux.v(159): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371908 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(164) " "Verilog HDL assignment warning at outputmux.v(164): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371909 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(169) " "Verilog HDL assignment warning at outputmux.v(169): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371909 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(174) " "Verilog HDL assignment warning at outputmux.v(174): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371909 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(179) " "Verilog HDL assignment warning at outputmux.v(179): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371909 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(184) " "Verilog HDL assignment warning at outputmux.v(184): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371909 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(190) " "Verilog HDL assignment warning at outputmux.v(190): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371910 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(195) " "Verilog HDL assignment warning at outputmux.v(195): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371910 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(200) " "Verilog HDL assignment warning at outputmux.v(200): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371910 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(205) " "Verilog HDL assignment warning at outputmux.v(205): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371910 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(210) " "Verilog HDL assignment warning at outputmux.v(210): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371910 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(215) " "Verilog HDL assignment warning at outputmux.v(215): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371911 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(220) " "Verilog HDL assignment warning at outputmux.v(220): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371911 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(225) " "Verilog HDL assignment warning at outputmux.v(225): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371911 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(231) " "Verilog HDL assignment warning at outputmux.v(231): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371911 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(236) " "Verilog HDL assignment warning at outputmux.v(236): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371911 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(241) " "Verilog HDL assignment warning at outputmux.v(241): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371911 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(246) " "Verilog HDL assignment warning at outputmux.v(246): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371912 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(251) " "Verilog HDL assignment warning at outputmux.v(251): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371912 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(256) " "Verilog HDL assignment warning at outputmux.v(256): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371912 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(261) " "Verilog HDL assignment warning at outputmux.v(261): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371912 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(266) " "Verilog HDL assignment warning at outputmux.v(266): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371912 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(272) " "Verilog HDL assignment warning at outputmux.v(272): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371912 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(277) " "Verilog HDL assignment warning at outputmux.v(277): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371913 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(282) " "Verilog HDL assignment warning at outputmux.v(282): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371913 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(287) " "Verilog HDL assignment warning at outputmux.v(287): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371913 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(292) " "Verilog HDL assignment warning at outputmux.v(292): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371913 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(297) " "Verilog HDL assignment warning at outputmux.v(297): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371913 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(302) " "Verilog HDL assignment warning at outputmux.v(302): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371913 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(307) " "Verilog HDL assignment warning at outputmux.v(307): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371914 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(313) " "Verilog HDL assignment warning at outputmux.v(313): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371914 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(318) " "Verilog HDL assignment warning at outputmux.v(318): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371914 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(323) " "Verilog HDL assignment warning at outputmux.v(323): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371914 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(328) " "Verilog HDL assignment warning at outputmux.v(328): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371914 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(333) " "Verilog HDL assignment warning at outputmux.v(333): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371914 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(338) " "Verilog HDL assignment warning at outputmux.v(338): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371915 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(343) " "Verilog HDL assignment warning at outputmux.v(343): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371915 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(348) " "Verilog HDL assignment warning at outputmux.v(348): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371916 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 outputmux.v(354) " "Verilog HDL assignment warning at outputmux.v(354): truncated value with size 32 to match size of target (8)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371919 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 outputmux.v(360) " "Verilog HDL assignment warning at outputmux.v(360): truncated value with size 32 to match size of target (25)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371920 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(366) " "Verilog HDL assignment warning at outputmux.v(366): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371921 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(372) " "Verilog HDL assignment warning at outputmux.v(372): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371921 "|multicore1|outputmux:selectcore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_6 phase_6:core1 " "Elaborating entity \"phase_6\" for hierarchy \"phase_6:core1\"" {  } { { "multicore1.v" "core1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133371955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 phase_6.v(111) " "Verilog HDL assignment warning at phase_6.v(111): truncated value with size 24 to match size of target (8)" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371956 "|multicore1|phase_6:core1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 phase_6.v(115) " "Verilog HDL assignment warning at phase_6.v(115): truncated value with size 25 to match size of target (24)" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133371956 "|multicore1|phase_6:core1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 phase_6:core1\|bin27:display_reg_ROW " "Elaborating entity \"bin27\" for hierarchy \"phase_6:core1\|bin27:display_reg_ROW\"" {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control phase_6:core1\|control:CU " "Elaborating entity \"control\" for hierarchy \"phase_6:core1\|control:CU\"" {  } { { "phase_6.v" "CU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372111 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(212) " "Verilog HDL Always Construct warning at control.v(212): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372122 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(213) " "Verilog HDL Always Construct warning at control.v(213): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372122 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(214) " "Verilog HDL Always Construct warning at control.v(214): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372122 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(215) " "Verilog HDL Always Construct warning at control.v(215): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(216) " "Verilog HDL Always Construct warning at control.v(216): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(217) " "Verilog HDL Always Construct warning at control.v(217): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(218) " "Verilog HDL Always Construct warning at control.v(218): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(219) " "Verilog HDL Always Construct warning at control.v(219): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(220) " "Verilog HDL Always Construct warning at control.v(220): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(221) " "Verilog HDL Always Construct warning at control.v(221): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372123 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(222) " "Verilog HDL Always Construct warning at control.v(222): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372124 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(223) " "Verilog HDL Always Construct warning at control.v(223): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372124 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(224) " "Verilog HDL Always Construct warning at control.v(224): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372124 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(225) " "Verilog HDL Always Construct warning at control.v(225): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372124 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(226) " "Verilog HDL Always Construct warning at control.v(226): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372124 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z control.v(226) " "Verilog HDL Always Construct warning at control.v(226): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372124 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(227) " "Verilog HDL Always Construct warning at control.v(227): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372125 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z control.v(227) " "Verilog HDL Always Construct warning at control.v(227): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372125 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(228) " "Verilog HDL Always Construct warning at control.v(228): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372125 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(229) " "Verilog HDL Always Construct warning at control.v(229): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372125 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(230) " "Verilog HDL Always Construct warning at control.v(230): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/control.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372125 "|multicore1|phase_6:core1|control:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu phase_6:core1\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"phase_6:core1\|alu:ALU\"" {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_Decoder phase_6:core1\|INC_Decoder:inc " "Elaborating entity \"INC_Decoder\" for hierarchy \"phase_6:core1\|INC_Decoder:inc\"" {  } { { "phase_6.v" "inc" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Decoder phase_6:core1\|RST_Decoder:rst " "Elaborating entity \"RST_Decoder\" for hierarchy \"phase_6:core1\|RST_Decoder:rst\"" {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_Decoder phase_6:core1\|WTR_Decoder:wrt " "Elaborating entity \"WTR_Decoder\" for hierarchy \"phase_6:core1\|WTR_Decoder:wrt\"" {  } { { "phase_6.v" "wrt" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR_demux phase_6:core1\|OPR_demux:demux1 " "Elaborating entity \"OPR_demux\" for hierarchy \"phase_6:core1\|OPR_demux:demux1\"" {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372411 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(22) " "Verilog HDL Always Construct warning at OPR_demux.v(22): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372412 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(29) " "Verilog HDL Always Construct warning at OPR_demux.v(29): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372412 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(32) " "Verilog HDL Always Construct warning at OPR_demux.v(32): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372412 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(39) " "Verilog HDL Always Construct warning at OPR_demux.v(39): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604133372412 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTA_mux phase_6:core1\|WTA_mux:mux1 " "Elaborating entity \"WTA_mux\" for hierarchy \"phase_6:core1\|WTA_mux:mux1\"" {  } { { "phase_6.v" "mux1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS phase_6:core1\|BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"phase_6:core1\|BUS:A_bus\"" {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit phase_6:core1\|reg_type3_16bit:reg_PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"phase_6:core1\|reg_type3_16bit:reg_PC\"" {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ac phase_6:core1\|reg_ac:reg_AC " "Elaborating entity \"reg_ac\" for hierarchy \"phase_6:core1\|reg_ac:reg_AC\"" {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_z phase_6:core1\|reg_z:flag_z " "Elaborating entity \"reg_z\" for hierarchy \"phase_6:core1\|reg_z:flag_z\"" {  } { { "phase_6.v" "flag_z" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type2_16bit phase_6:core1\|reg_type2_16bit:reg_R1 " "Elaborating entity \"reg_type2_16bit\" for hierarchy \"phase_6:core1\|reg_type2_16bit:reg_R1\"" {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type2_16bit.v(11) " "Verilog HDL assignment warning at reg_type2_16bit.v(11): truncated value with size 32 to match size of target (16)" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/reg_type2_16bit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604133372684 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_SUM phase_6:core1\|reg_SUM:SUM " "Elaborating entity \"reg_SUM\" for hierarchy \"phase_6:core1\|reg_SUM:SUM\"" {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133372743 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 204 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373196 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373197 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373197 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373197 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 201 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373198 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 201 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373198 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373199 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373199 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373200 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373202 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373203 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 193 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373205 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373208 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 191 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373209 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373210 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 189 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373211 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373211 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373212 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 186 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373212 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 185 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373212 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373213 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373214 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373216 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373216 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373218 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 177 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373219 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_CoreID 3 16 " "Port \"datain\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 3. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 176 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373220 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 176 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373221 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain A_bus 1 8 " "Port \"datain\" on the entity instantiation of \"A_bus\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 173 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373222 "|multicore1|phase_6:core1|BUS:A_bus"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373224 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 164 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373225 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 159 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373225 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 143 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373226 "|multicore1|phase_6:core1|bin27:display_reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 140 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373226 "|multicore1|phase_6:core1|bin27:display_reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_IR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_IR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 137 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373226 "|multicore1|phase_6:core1|bin27:display_reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_PC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_PC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 134 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373226 "|multicore1|phase_6:core1|bin27:display_reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_DR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_DR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 131 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373227 "|multicore1|phase_6:core1|bin27:display_reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_R 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_R\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_R" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 128 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373227 "|multicore1|phase_6:core1|bin27:display_reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_SUM 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_SUM\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 125 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373227 "|multicore1|phase_6:core1|bin27:display_reg_SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_ROW 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_ROW\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373228 "|multicore1|phase_6:core1|bin27:display_reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 204 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373230 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373230 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373230 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373230 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 201 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373231 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 201 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373231 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373231 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373231 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373232 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373232 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373232 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 193 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373232 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373232 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 191 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373233 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373233 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 189 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373233 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373233 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373233 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 186 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373234 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 185 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373234 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373234 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373234 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373235 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373235 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373235 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 177 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373235 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_CoreID 3 16 " "Port \"datain\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 3. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 176 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373235 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 176 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373235 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain A_bus 1 8 " "Port \"datain\" on the entity instantiation of \"A_bus\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 173 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373236 "|multicore1|phase_6:core1|BUS:A_bus"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373237 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 164 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373238 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 159 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373238 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 143 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373239 "|multicore1|phase_6:core1|bin27:display_reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 140 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373239 "|multicore1|phase_6:core1|bin27:display_reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_IR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_IR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 137 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373239 "|multicore1|phase_6:core1|bin27:display_reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_PC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_PC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 134 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373239 "|multicore1|phase_6:core1|bin27:display_reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_DR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_DR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 131 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373240 "|multicore1|phase_6:core1|bin27:display_reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_R 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_R\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_R" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 128 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373240 "|multicore1|phase_6:core1|bin27:display_reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_SUM 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_SUM\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 125 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373240 "|multicore1|phase_6:core1|bin27:display_reg_SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_ROW 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_ROW\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373240 "|multicore1|phase_6:core1|bin27:display_reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 204 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373243 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 204 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373243 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373243 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373243 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 201 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373244 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 201 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604133373244 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373244 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373244 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373244 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373245 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373245 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 193 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373245 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373245 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 191 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373245 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373246 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 189 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373246 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373246 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373246 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 186 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373247 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 185 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373247 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373247 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373248 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373248 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373248 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373249 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 177 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373249 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_CoreID 3 16 " "Port \"datain\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 3. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 176 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373249 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 176 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373249 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain A_bus 1 8 " "Port \"datain\" on the entity instantiation of \"A_bus\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 173 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604133373249 "|multicore1|phase_6:core1|BUS:A_bus"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 168 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373250 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 164 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373251 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 159 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373251 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 143 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373252 "|multicore1|phase_6:core1|bin27:display_reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 140 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373252 "|multicore1|phase_6:core1|bin27:display_reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_IR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_IR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 137 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373252 "|multicore1|phase_6:core1|bin27:display_reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_PC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_PC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 134 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373252 "|multicore1|phase_6:core1|bin27:display_reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_DR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_DR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 131 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373252 "|multicore1|phase_6:core1|bin27:display_reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_R 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_R\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_R" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 128 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373253 "|multicore1|phase_6:core1|bin27:display_reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_SUM 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_SUM\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_SUM" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 125 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373253 "|multicore1|phase_6:core1|bin27:display_reg_SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_ROW 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_ROW\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 122 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604133373253 "|multicore1|phase_6:core1|bin27:display_reg_ROW"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604133373748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.31.14:06:22 Progress: Loading sldbda0f8c0/alt_sld_fab_wrapper_hw.tcl " "2020.10.31.14:06:22 Progress: Loading sldbda0f8c0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133382524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133387371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133387661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133393270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133393536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133393829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133394145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133394214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133394215 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604133395303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbda0f8c0/alt_sld_fab.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133395791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133395791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133395954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133395954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133395958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133395958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133396090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133396090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133396306 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133396306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133396306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133396430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133396430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem_state:CU\|mem_ctrl\[12\] " "LATCH primitive \"Mem_state:CU\|mem_ctrl\[12\]\" is permanently enabled" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604133400703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem_state:CU\|mem_ctrl\[12\] " "LATCH primitive \"Mem_state:CU\|mem_ctrl\[12\]\" is permanently enabled" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604133404520 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core3\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core3\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core3\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core3\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core3\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core3\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core1\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core1\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core1\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core1\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core1\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core1\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core2\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core2\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core2\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core2\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core2\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core2\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core4\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core4\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core4\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core4\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core4\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core4\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604133405300 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604133405300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core3\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"phase_6:core3\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133405445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core3\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"phase_6:core3\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405445 ""}  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133405445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133405517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133405517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core3\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"phase_6:core3\|alu:ALU\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133405700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core3\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"phase_6:core3\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133405700 ""}  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133405700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133405764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133405764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133405816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133405816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133405894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133405894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133406064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133406064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133406153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133406153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core3\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"phase_6:core3\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133406234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core3\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"phase_6:core3\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133406234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133406234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133406234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604133406234 ""}  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604133406234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604133406309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133406309 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "53 " "53 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604133407613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[1\] GND " "Pin \"bus_out\[1\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[2\] GND " "Pin \"bus_out\[2\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[3\] GND " "Pin \"bus_out\[3\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[4\] GND " "Pin \"bus_out\[4\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[5\] GND " "Pin \"bus_out\[5\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[6\] GND " "Pin \"bus_out\[6\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[7\] GND " "Pin \"bus_out\[7\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604133411499 "|multicore1|bus_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604133411499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133412043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "207 " "207 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604133417296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/output_files/CCSS_PROCESSOR.map.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/FPGA/CCSS - Processor (version 2.8)/CCSS - Processor (version 2.8)/output_files/CCSS_PROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133418088 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604133419893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604133419893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6373 " "Implemented 6373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604133420982 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604133420982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6225 " "Implemented 6225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604133420982 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604133420982 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604133420982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604133420982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 243 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 243 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604133421188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 14:07:01 2020 " "Processing ended: Sat Oct 31 14:07:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604133421188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604133421188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604133421188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604133421188 ""}
