# Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
autoidx 160371
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1156.27-1156.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.28-1157.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1158.11-1158.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160.27-1160.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.27-1161.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1162.30-1162.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1164.27-1164.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1165.28-1165.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.11-1166.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1153.11-1153.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1154.11-1154.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1168.27-1168.33"
  wire width 11 input 12 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.27-1169.33"
  wire width 18 input 13 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1170.30-1170.34"
  wire width 4 input 14 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CFG_ENABLE_F 4
  parameter \CFG_ENABLE_H 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1103.27-1103.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1104.28-1104.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1105.11-1105.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1107.27-1107.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1108.27-1108.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1109.30-1109.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111.27-1111.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1112.28-1112.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.11-1113.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1098.11-1098.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1099.11-1099.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.11-1100.15"
  wire input 12 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1101.11-1101.15"
  wire input 13 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.27-1115.33"
  wire width 11 input 14 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1116.27-1116.33"
  wire width 18 input 15 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1117.30-1117.34"
  wire width 4 input 16 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.27-1119.33"
  wire width 11 input 17 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.28-1120.34"
  wire width 18 output 18 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.11-1121.15"
  wire input 19 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.27-1123.33"
  wire width 11 input 20 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.27-1124.33"
  wire width 18 input 21 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.30-1125.34"
  wire width 4 input 22 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.27-1127.33"
  wire width 11 input 23 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.28-1128.34"
  wire width 18 output 24 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1129.11-1129.15"
  wire input 25 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.27-1131.33"
  wire width 11 input 26 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.27-1132.33"
  wire width 18 input 27 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1133.30-1133.34"
  wire width 4 input 28 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:195.14-195.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:196.14-196.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:193.14-193.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:194.14-194.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:199.14-199.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:216.14-216.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:197.14-197.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.14-198.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.14-215.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:188.15-188.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.15-205.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:192.39-192.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.39-209.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:190.15-190.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.15-207.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:184.15-184.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:201.15-201.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.14-200.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.14-217.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.15-186.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:191.39-191.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.39-208.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.15-189.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.15-206.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:247.14-247.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:248.14-248.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:245.14-245.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.14-246.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:251.14-251.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:249.14-249.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.14-250.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:240.15-240.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:244.38-244.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242.15-242.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:236.15-236.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.14-252.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:238.15-238.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.38-243.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:241.15-241.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:294.15-294.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:293.15-293.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:295.16-295.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:273.15-273.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:272.15-272.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:270.15-270.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:274.14-274.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:312.15-312.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:310.15-310.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:313.20-313.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.15-309.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:334.15-334.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:330.15-330.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:331.15-331.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:329.15-329.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:332.22-332.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:328.15-328.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:335.16-335.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:354.15-354.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:357.15-357.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358.16-358.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:352.15-352.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:360.16-360.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:362.16-362.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.16-361.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:355.15-355.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:364.15-364.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:363.15-363.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.28-359.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:353.15-353.21"
  wire input 2 \RX_RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.9-1004.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.9-1005.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.10-1006.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.9-1017.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.9-1018.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.10-1019.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.9-1060.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.9-1061.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.10-1062.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.9-1063.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.9-1075.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.9-1076.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.10-1077.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.9-1031.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.9-1032.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.10-1033.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.9-1034.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.9-1045.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.9-1046.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.10-1047.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.9-1048.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:379.15-379.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.16-380.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:395.21-395.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:396.16-396.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:411.21-411.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:412.16-412.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:427.21-427.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:428.16-428.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:443.21-443.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:444.16-444.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:459.21-459.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:460.16-460.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:552.15-552.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:554.16-554.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.15-528.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.16-531.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.15-529.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:503.15-503.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.16-508.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:506.16-506.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:504.15-504.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480.15-480.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.16-484.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:482.16-482.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:571.15-571.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:567.21-567.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:569.15-569.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:572.14-572.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.15-568.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:593.15-593.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:589.15-589.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.15-590.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:588.15-588.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591.22-591.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:587.15-587.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.16-594.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.15-637.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:638.16-638.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:633.15-633.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:629.27-629.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:631.15-631.24"
  wire input 3 \LOAD_WORD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.15-634.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.16-635.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:640.15-640.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.15-639.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.16-636.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:630.15-630.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:610.15-610.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.14-611.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:613.15-613.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.15-612.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10"
module \PLL
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_POST_DIV 2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:659.15-659.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:660.14-660.21"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:661.14-661.26"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:662.14-662.26"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:663.14-663.26"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.14-665.18"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:658.15-658.21"
  wire input 1 \PLL_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.14-664.29"
  wire output 7 \SERDES_FAST_CLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.22-679.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.21-680.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:689.15-689.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.21-681.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686.23-686.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.16-687.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.15-678.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.16-688.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:682.21-682.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:683.21-683.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:684.22-684.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:685.15-685.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.23-703.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.22-704.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.15-716.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.16-705.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:707.22-707.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708.22-708.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:706.15-706.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.16-702.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.15-709.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:710.16-710.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:711.22-711.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:712.22-712.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:713.22-713.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:714.23-714.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.16-715.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.15-764.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.22-729.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.21-730.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.21-731.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.16-765.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.21-732.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:733.21-733.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:734.15-734.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:735.21-735.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:736.16-736.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:737.21-737.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:738.15-738.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:739.22-739.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:740.21-740.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:741.21-741.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:742.21-742.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.21-743.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.15-744.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.21-745.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.16-746.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.21-747.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.15-748.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.22-749.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.15-750.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.22-751.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.16-752.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.23-753.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.22-754.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.16-755.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.15-756.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.22-757.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.16-758.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.22-759.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.15-760.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.16-761.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762.21-762.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.15-763.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.15-813.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.22-778.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.21-779.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.16-814.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.21-781.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.21-784.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.16-785.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.21-786.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.15-787.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.22-788.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.21-789.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.21-790.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.21-791.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.21-792.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.15-793.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.21-794.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.16-795.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.21-796.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.15-797.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.22-798.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.15-799.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.22-800.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.16-801.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.23-802.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.22-803.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.16-804.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.15-805.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.22-806.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.16-807.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.22-808.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.16-810.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.21-811.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.22-828.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.15-829.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.15-830.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.15-845.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.15-846.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.23-844.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:864.15-864.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.15-859.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.14-860.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.14-862.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.14-863.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:882.14-882.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.20-880.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.14-881.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:918.22-918.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.22-936.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:919.22-919.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.22-937.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:916.21-916.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.21-934.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:917.21-917.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.21-935.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:913.15-913.21"
  wire input 5 \CLK_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.15-932.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:915.15-915.21"
  wire input 6 \CLK_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.15-933.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:924.21-924.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.21-942.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.21-926.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.21-944.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910.15-910.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.15-930.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.15-911.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.15-931.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.20-925.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.20-943.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:927.20-927.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.20-945.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:920.22-920.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.22-938.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:922.22-922.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.22-940.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.15-908.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928.15-928.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.15-909.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929.15-929.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:921.21-921.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:923.21-923.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.21-941.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.22-975.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.22-976.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.21-973.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.21-974.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.15-970.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.15-972.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.21-983.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.15-967.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.15-968.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.20-982.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.20-984.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:977.22-977.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.22-979.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.15-965.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.15-966.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.21-978.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.21-980.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_INIT_VALUE 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1217.27-1217.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1214.11-1214.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1212.11-1212.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1218.28-1218.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1219.11-1219.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1215.11-1215.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1221.27-1221.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1213.11-1213.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1222.27-1222.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1223.30-1223.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \dynports 1
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:7.1-67.10"
module \design122_12_5_top
  parameter \WIDTH 32
  parameter \CHANNEL 12
  wire $abc$111924$li0000_li0000
  wire $abc$111924$li0001_li0001
  wire $abc$111924$li0002_li0002
  wire $abc$111924$li0003_li0003
  wire $abc$111924$li0004_li0004
  wire $abc$111924$li0005_li0005
  wire $abc$111924$li0006_li0006
  wire $abc$111924$li0007_li0007
  wire $abc$111924$li0008_li0008
  wire $abc$111924$li0009_li0009
  wire $abc$111924$li0010_li0010
  wire $abc$111924$li0011_li0011
  wire $abc$111924$li0012_li0012
  wire $abc$111924$li0013_li0013
  wire $abc$111924$li0014_li0014
  wire $abc$111924$li0015_li0015
  wire $abc$111924$li0016_li0016
  wire $abc$111924$li0017_li0017
  wire $abc$111924$li0018_li0018
  wire $abc$111924$li0019_li0019
  wire $abc$111924$li0020_li0020
  wire $abc$111924$li0021_li0021
  wire $abc$111924$li0022_li0022
  wire $abc$111924$li0023_li0023
  wire $abc$111924$li0024_li0024
  wire $abc$111924$li0025_li0025
  wire $abc$111924$li0026_li0026
  wire $abc$111924$li0027_li0027
  wire $abc$111924$li0028_li0028
  wire $abc$111924$li0029_li0029
  wire $abc$111924$li0030_li0030
  wire $abc$111924$li0031_li0031
  wire $abc$111924$li0032_li0032
  wire $abc$111924$li0033_li0033
  wire $abc$111924$li0034_li0034
  wire $abc$111924$li0035_li0035
  wire $abc$111924$li0036_li0036
  wire $abc$111924$li0037_li0037
  wire $abc$111924$li0038_li0038
  wire $abc$111924$li0039_li0039
  wire $abc$111924$li0040_li0040
  wire $abc$111924$li0041_li0041
  wire $abc$111924$li0042_li0042
  wire $abc$111924$li0043_li0043
  wire $abc$111924$li0044_li0044
  wire $abc$111924$li0045_li0045
  wire $abc$111924$li0046_li0046
  wire $abc$111924$li0047_li0047
  wire $abc$111924$li0048_li0048
  wire $abc$111924$li0049_li0049
  wire $abc$111924$li0050_li0050
  wire $abc$111924$li0051_li0051
  wire $abc$111924$li0052_li0052
  wire $abc$111924$li0053_li0053
  wire $abc$111924$li0054_li0054
  wire $abc$111924$li0055_li0055
  wire $abc$111924$li0056_li0056
  wire $abc$111924$li0057_li0057
  wire $abc$111924$li0058_li0058
  wire $abc$111924$li0059_li0059
  wire $abc$111924$li0060_li0060
  wire $abc$111924$li0061_li0061
  wire $abc$111924$li0062_li0062
  wire $abc$111924$li0063_li0063
  wire $abc$111924$li0064_li0064
  wire $abc$111924$li0065_li0065
  wire $abc$111924$li0066_li0066
  wire $abc$111924$li0067_li0067
  wire $abc$111924$li0068_li0068
  wire $abc$111924$li0069_li0069
  wire $abc$111924$li0070_li0070
  wire $abc$111924$li0071_li0071
  wire $abc$111924$li0072_li0072
  wire $abc$111924$li0073_li0073
  wire $abc$111924$li0074_li0074
  wire $abc$111924$li0075_li0075
  wire $abc$111924$li0076_li0076
  wire $abc$111924$li0077_li0077
  wire $abc$111924$li0078_li0078
  wire $abc$111924$li0079_li0079
  wire $abc$111924$li0080_li0080
  wire $abc$111924$li0081_li0081
  wire $abc$111924$li0082_li0082
  wire $abc$111924$li0083_li0083
  wire $abc$111924$li0084_li0084
  wire $abc$111924$li0085_li0085
  wire $abc$111924$li0086_li0086
  wire $abc$111924$li0087_li0087
  wire $abc$111924$li0088_li0088
  wire $abc$111924$li0089_li0089
  wire $abc$111924$li0090_li0090
  wire $abc$111924$li0091_li0091
  wire $abc$111924$li0092_li0092
  wire $abc$111924$li0093_li0093
  wire $abc$111924$li0094_li0094
  wire $abc$111924$li0095_li0095
  wire $abc$111924$li0096_li0096
  wire $abc$111924$li0097_li0097
  wire $abc$111924$li0098_li0098
  wire $abc$111924$li0099_li0099
  wire $abc$111924$li0100_li0100
  wire $abc$111924$li0101_li0101
  wire $abc$111924$li0102_li0102
  wire $abc$111924$li0103_li0103
  wire $abc$111924$li0104_li0104
  wire $abc$111924$li0105_li0105
  wire $abc$111924$li0106_li0106
  wire $abc$111924$li0107_li0107
  wire $abc$111924$li0108_li0108
  wire $abc$111924$li0109_li0109
  wire $abc$111924$li0110_li0110
  wire $abc$111924$li0111_li0111
  wire $abc$111924$li0112_li0112
  wire $abc$111924$li0113_li0113
  wire $abc$111924$li0114_li0114
  wire $abc$111924$li0115_li0115
  wire $abc$111924$li0116_li0116
  wire $abc$111924$li0117_li0117
  wire $abc$111924$li0118_li0118
  wire $abc$111924$li0119_li0119
  wire $abc$111924$li0120_li0120
  wire $abc$111924$li0121_li0121
  wire $abc$111924$li0122_li0122
  wire $abc$111924$li0123_li0123
  wire $abc$111924$li0124_li0124
  wire $abc$111924$li0125_li0125
  wire $abc$111924$li0126_li0126
  wire $abc$111924$li0127_li0127
  wire $abc$111924$li0128_li0128
  wire $abc$111924$li0129_li0129
  wire $abc$111924$li0130_li0130
  wire $abc$111924$li0131_li0131
  wire $abc$111924$li0132_li0132
  wire $abc$111924$li0133_li0133
  wire $abc$111924$li0134_li0134
  wire $abc$111924$li0135_li0135
  wire $abc$111924$li0136_li0136
  wire $abc$111924$li0137_li0137
  wire $abc$111924$li0138_li0138
  wire $abc$111924$li0139_li0139
  wire $abc$111924$li0140_li0140
  wire $abc$111924$li0141_li0141
  wire $abc$111924$li0142_li0142
  wire $abc$111924$li0143_li0143
  wire $abc$111924$li0144_li0144
  wire $abc$111924$li0145_li0145
  wire $abc$111924$li0146_li0146
  wire $abc$111924$li0147_li0147
  wire $abc$111924$li0148_li0148
  wire $abc$111924$li0149_li0149
  wire $abc$111924$li0150_li0150
  wire $abc$111924$li0151_li0151
  wire $abc$111924$li0152_li0152
  wire $abc$111924$li0153_li0153
  wire $abc$111924$li0154_li0154
  wire $abc$111924$li0155_li0155
  wire $abc$111924$li0156_li0156
  wire $abc$111924$li0157_li0157
  wire $abc$111924$li0159_li0159
  wire $abc$111924$li0160_li0160
  wire $abc$111924$li0161_li0161
  wire $abc$111924$li0162_li0162
  wire $abc$111924$li0163_li0163
  wire $abc$111924$li0164_li0164
  wire $abc$111924$li0165_li0165
  wire $abc$111924$li0166_li0166
  wire $abc$111924$li0167_li0167
  wire $abc$111924$li0168_li0168
  wire $abc$111924$li0169_li0169
  wire $abc$111924$li0170_li0170
  wire $abc$111924$li0171_li0171
  wire $abc$111924$li0172_li0172
  wire $abc$111924$li0173_li0173
  wire $abc$111924$li0174_li0174
  wire $abc$111924$li0175_li0175
  wire $abc$111924$li0176_li0176
  wire $abc$111924$li0177_li0177
  wire $abc$111924$li0178_li0178
  wire $abc$111924$li0179_li0179
  wire $abc$111924$li0180_li0180
  wire $abc$111924$li0541_li0541
  wire $abc$111924$li0542_li0542
  wire $abc$111924$li0543_li0543
  wire $abc$111924$li0544_li0544
  wire $abc$111924$li0545_li0545
  wire $abc$111924$li0546_li0546
  wire $abc$111924$li0547_li0547
  wire $abc$111924$li0548_li0548
  wire $abc$111924$li0549_li0549
  wire $abc$111924$li0550_li0550
  wire $abc$111924$li0551_li0551
  wire $abc$111924$li0552_li0552
  wire $abc$111924$li0553_li0553
  wire $abc$111924$li0555_li0555
  wire $abc$111924$li0556_li0556
  wire $abc$111924$li0557_li0557
  wire $abc$111924$li0558_li0558
  wire $abc$111924$li0559_li0559
  wire $abc$111924$li0560_li0560
  wire $abc$111924$li0561_li0561
  wire $abc$111924$li0562_li0562
  wire $abc$111924$li0563_li0563
  wire $abc$111924$li0564_li0564
  wire $abc$111924$li0565_li0565
  wire $abc$111924$li0566_li0566
  wire $abc$111924$li0567_li0567
  wire $abc$111924$li0568_li0568
  wire $abc$111924$li0569_li0569
  wire $abc$111924$li0570_li0570
  wire $abc$111924$li0571_li0571
  wire $abc$111924$li0572_li0572
  wire $abc$111924$li0573_li0573
  wire $abc$111924$li0574_li0574
  wire $abc$111924$li0575_li0575
  wire $abc$111924$li0576_li0576
  wire $abc$111924$li0577_li0577
  wire $abc$111924$li0578_li0578
  wire $abc$111924$li0579_li0579
  wire $abc$111924$li0580_li0580
  wire $abc$111924$li0581_li0581
  wire $abc$111924$li0582_li0582
  wire $abc$111924$li0583_li0583
  wire $abc$111924$li0584_li0584
  wire $abc$111924$li0585_li0585
  wire $abc$111924$li0586_li0586
  wire $abc$111924$li0587_li0587
  wire $abc$111924$li0588_li0588
  wire $abc$111924$li0589_li0589
  wire $abc$111924$li0590_li0590
  wire $abc$111924$li0591_li0591
  wire $abc$111924$li0592_li0592
  wire $abc$111924$li0593_li0593
  wire $abc$111924$li0594_li0594
  wire $abc$111924$li0595_li0595
  wire $abc$111924$li0596_li0596
  wire $abc$111924$li0597_li0597
  wire $abc$111924$li0598_li0598
  wire $abc$111924$li0599_li0599
  wire $abc$111924$li0600_li0600
  wire $abc$111924$li0601_li0601
  wire $abc$111924$li0602_li0602
  wire $abc$111924$li0603_li0603
  wire $abc$111924$li0604_li0604
  wire $abc$111924$li0605_li0605
  wire $abc$111924$li0606_li0606
  wire $abc$111924$li0607_li0607
  wire $abc$111924$li0608_li0608
  wire $abc$111924$li0609_li0609
  wire $abc$111924$li0610_li0610
  wire $abc$111924$li0611_li0611
  wire $abc$111924$li0612_li0612
  wire $abc$111924$li0613_li0613
  wire $abc$111924$li0614_li0614
  wire $abc$111924$li0615_li0615
  wire $abc$111924$li0616_li0616
  wire $abc$111924$li0617_li0617
  wire $abc$111924$li0618_li0618
  wire $abc$111924$li0619_li0619
  wire $abc$111924$li0620_li0620
  wire $abc$111924$li0621_li0621
  wire $abc$111924$li0623_li0623
  wire $abc$111924$li0624_li0624
  wire $abc$111924$li0625_li0625
  wire $abc$111924$li0626_li0626
  wire $abc$111924$li0627_li0627
  wire $abc$111924$li0628_li0628
  wire $abc$111924$li0629_li0629
  wire $abc$111924$li0630_li0630
  wire $abc$111924$li0631_li0631
  wire $abc$111924$li0632_li0632
  wire $abc$111924$li0633_li0633
  wire $abc$111924$li0634_li0634
  wire $abc$111924$li0635_li0635
  wire $abc$111924$li0636_li0636
  wire $abc$111924$li0637_li0637
  wire $abc$111924$li0638_li0638
  wire $abc$111924$li0639_li0639
  wire $abc$111924$li0640_li0640
  wire $abc$111924$li0641_li0641
  wire $abc$111924$li0642_li0642
  wire $abc$111924$li0643_li0643
  wire $abc$111924$li0644_li0644
  wire $abc$111924$li0645_li0645
  wire $abc$111924$li0646_li0646
  wire $abc$111924$li0647_li0647
  wire $abc$111924$li0648_li0648
  wire $abc$111924$li0649_li0649
  wire $abc$111924$li0650_li0650
  wire $abc$111924$li0651_li0651
  wire $abc$111924$li0652_li0652
  wire $abc$111924$li0653_li0653
  wire $abc$111924$li0654_li0654
  wire $abc$111924$li0656_li0656
  wire $abc$111924$li0657_li0657
  wire $abc$111924$li0658_li0658
  wire $abc$111924$li0659_li0659
  wire $abc$111924$li0660_li0660
  wire $abc$111924$li0661_li0661
  wire $abc$111924$li0662_li0662
  wire $abc$111924$li0663_li0663
  wire $abc$111924$li0664_li0664
  wire $abc$111924$li0665_li0665
  wire $abc$111924$li0666_li0666
  wire $abc$111924$li0667_li0667
  wire $abc$111924$li0668_li0668
  wire $abc$111924$li0669_li0669
  wire $abc$111924$li0670_li0670
  wire $abc$111924$li0671_li0671
  wire $abc$111924$li0672_li0672
  wire $abc$111924$li0673_li0673
  wire $abc$111924$li0674_li0674
  wire $abc$111924$li0675_li0675
  wire $abc$111924$li0676_li0676
  wire $abc$111924$li0677_li0677
  wire $abc$111924$li0678_li0678
  wire $abc$111924$li0679_li0679
  wire $abc$111924$li0680_li0680
  wire $abc$111924$li0681_li0681
  wire $abc$111924$li0682_li0682
  wire $abc$111924$li0683_li0683
  wire $abc$111924$li0684_li0684
  wire $abc$111924$li0685_li0685
  wire $abc$111924$li0686_li0686
  wire $abc$111924$li0687_li0687
  wire $abc$111924$li0688_li0688
  wire $abc$111924$li0689_li0689
  wire $abc$111924$li0690_li0690
  wire $abc$111924$li0691_li0691
  wire $abc$111924$li0692_li0692
  wire $abc$111924$li0693_li0693
  wire $abc$111924$li0694_li0694
  wire $abc$111924$li0695_li0695
  wire $abc$111924$li0696_li0696
  wire $abc$111924$li0697_li0697
  wire $abc$111924$li0698_li0698
  wire $abc$111924$li0699_li0699
  wire $abc$111924$li0700_li0700
  wire $abc$111924$li0701_li0701
  wire $abc$111924$li0702_li0702
  wire $abc$111924$li0703_li0703
  wire $abc$111924$li0704_li0704
  wire $abc$111924$li0705_li0705
  wire $abc$111924$li0706_li0706
  wire $abc$111924$li0707_li0707
  wire $abc$111924$li0708_li0708
  wire $abc$111924$li0709_li0709
  wire $abc$111924$li0710_li0710
  wire $abc$111924$li0711_li0711
  wire $abc$111924$li0712_li0712
  wire $abc$111924$li0713_li0713
  wire $abc$111924$li0714_li0714
  wire $abc$111924$li0715_li0715
  wire $abc$111924$li0716_li0716
  wire $abc$111924$li0717_li0717
  wire $abc$111924$li0718_li0718
  wire $abc$111924$li0719_li0719
  wire $abc$111924$li0720_li0720
  wire $abc$111924$li0721_li0721
  wire $abc$111924$li0722_li0722
  wire $abc$111924$li0723_li0723
  wire $abc$111924$li0724_li0724
  wire $abc$111924$li0725_li0725
  wire $abc$111924$li0726_li0726
  wire $abc$111924$li0727_li0727
  wire $abc$111924$li0728_li0728
  wire $abc$111924$li0729_li0729
  wire $abc$111924$li0730_li0730
  wire $abc$111924$li0731_li0731
  wire $abc$111924$li0732_li0732
  wire $abc$111924$li0733_li0733
  wire $abc$111924$li0734_li0734
  wire $abc$111924$li0735_li0735
  wire $abc$111924$li0736_li0736
  wire $abc$111924$li0737_li0737
  wire $abc$111924$li0738_li0738
  wire $abc$111924$li0739_li0739
  wire $abc$111924$li0740_li0740
  wire $abc$111924$li0741_li0741
  wire $abc$111924$li0742_li0742
  wire $abc$111924$li0743_li0743
  wire $abc$111924$li0744_li0744
  wire $abc$111924$li0745_li0745
  wire $abc$111924$li0746_li0746
  wire $abc$111924$li0747_li0747
  wire $abc$111924$li0748_li0748
  wire $abc$111924$li0749_li0749
  wire $abc$111924$li0750_li0750
  wire $abc$111924$li0751_li0751
  wire $abc$111924$li0752_li0752
  wire $abc$111924$li0753_li0753
  wire $abc$111924$li0754_li0754
  wire $abc$111924$li0755_li0755
  wire $abc$111924$li0756_li0756
  wire $abc$111924$li0757_li0757
  wire $abc$111924$li0758_li0758
  wire $abc$111924$li0759_li0759
  wire $abc$111924$li0760_li0760
  wire $abc$111924$li0761_li0761
  wire $abc$111924$li0762_li0762
  wire $abc$111924$li0763_li0763
  wire $abc$111924$li0764_li0764
  wire $abc$111924$li0765_li0765
  wire $abc$111924$li0766_li0766
  wire $abc$111924$li0767_li0767
  wire $abc$111924$li0768_li0768
  wire $abc$111924$li0769_li0769
  wire $abc$111924$li0770_li0770
  wire $abc$111924$li0771_li0771
  wire $abc$111924$li0772_li0772
  wire $abc$111924$li0773_li0773
  wire $abc$111924$li0774_li0774
  wire $abc$111924$li0775_li0775
  wire $abc$111924$li0776_li0776
  wire $abc$111924$li0777_li0777
  wire $abc$111924$li0778_li0778
  wire $abc$111924$li0779_li0779
  wire $abc$111924$li0780_li0780
  wire $abc$111924$li0781_li0781
  wire $abc$111924$li0782_li0782
  wire $abc$111924$li0783_li0783
  wire $abc$111924$li0784_li0784
  wire $abc$111924$li0785_li0785
  wire $abc$111924$li0786_li0786
  wire $abc$111924$li0787_li0787
  wire $abc$111924$li0788_li0788
  wire $abc$111924$li0789_li0789
  wire $abc$111924$li0790_li0790
  wire $abc$111924$li0791_li0791
  wire $abc$111924$li0792_li0792
  wire $abc$111924$li0793_li0793
  wire $abc$111924$li0794_li0794
  wire $abc$111924$li0795_li0795
  wire $abc$111924$li0796_li0796
  wire $abc$111924$li0797_li0797
  wire $abc$111924$li0798_li0798
  wire $abc$111924$li0799_li0799
  wire $abc$111924$li0800_li0800
  wire $abc$111924$li0801_li0801
  wire $abc$111924$li0802_li0802
  wire $abc$111924$li0803_li0803
  wire $abc$111924$li0804_li0804
  wire $abc$111924$li0805_li0805
  wire $abc$111924$li0806_li0806
  wire $abc$111924$li0807_li0807
  wire $abc$111924$li0808_li0808
  wire $abc$111924$li0809_li0809
  wire $abc$111924$li0810_li0810
  wire $abc$111924$li0811_li0811
  wire $abc$111924$li0812_li0812
  wire $abc$111924$li0813_li0813
  wire $abc$111924$li0814_li0814
  wire $abc$111924$li0815_li0815
  wire $abc$111924$li0816_li0816
  wire $abc$111924$li0817_li0817
  wire $abc$111924$li0818_li0818
  wire $abc$111924$li0819_li0819
  wire $abc$111924$li0820_li0820
  wire $abc$111924$li0821_li0821
  wire $abc$111924$li0822_li0822
  wire $abc$111924$li0823_li0823
  wire $abc$111924$li0824_li0824
  wire $abc$111924$li0825_li0825
  wire $abc$111924$li0826_li0826
  wire $abc$111924$li0827_li0827
  wire $abc$111924$li0828_li0828
  wire $abc$111924$li0829_li0829
  wire $abc$111924$li0830_li0830
  wire $abc$111924$li0831_li0831
  wire $abc$111924$li0832_li0832
  wire $abc$111924$li0833_li0833
  wire $abc$111924$li0834_li0834
  wire $abc$111924$li0835_li0835
  wire $abc$111924$li0836_li0836
  wire $abc$111924$li0837_li0837
  wire $abc$111924$li0838_li0838
  wire $abc$111924$li0839_li0839
  wire $abc$111924$li0840_li0840
  wire $abc$111924$li0841_li0841
  wire $abc$111924$li0842_li0842
  wire $abc$111924$li0843_li0843
  wire $abc$111924$li0844_li0844
  wire $abc$111924$li0845_li0845
  wire $abc$111924$li0846_li0846
  wire $abc$111924$li0847_li0847
  wire $abc$111924$li0848_li0848
  wire $abc$111924$li0849_li0849
  wire $abc$111924$li0850_li0850
  wire $abc$111924$li0851_li0851
  wire $abc$111924$li0852_li0852
  wire $abc$111924$li0853_li0853
  wire $abc$111924$li0854_li0854
  wire $abc$111924$li0855_li0855
  wire $abc$111924$li0856_li0856
  wire $abc$111924$li0857_li0857
  wire $abc$111924$li0858_li0858
  wire $abc$111924$li0859_li0859
  wire $abc$111924$li0860_li0860
  wire $abc$111924$li0861_li0861
  wire $abc$111924$li0862_li0862
  wire $abc$111924$li0863_li0863
  wire $abc$111924$li0864_li0864
  wire $abc$111924$li0865_li0865
  wire $abc$111924$li0866_li0866
  wire $abc$111924$li0867_li0867
  wire $abc$111924$li0868_li0868
  wire $abc$111924$li0869_li0869
  wire $abc$111924$li0870_li0870
  wire $abc$111924$li0871_li0871
  wire $abc$111924$li0872_li0872
  wire $abc$111924$li0873_li0873
  wire $abc$111924$li0874_li0874
  wire $abc$111924$li0875_li0875
  wire $abc$111924$li0876_li0876
  wire $abc$111924$li0877_li0877
  wire $abc$111924$li0878_li0878
  wire $abc$111924$li0879_li0879
  wire $abc$111924$li0880_li0880
  wire $abc$111924$li0881_li0881
  wire $abc$111924$li0882_li0882
  wire $abc$111924$li0883_li0883
  wire $abc$111924$li0884_li0884
  wire $abc$111924$li0885_li0885
  wire $abc$111924$li0886_li0886
  wire $abc$111924$li0887_li0887
  wire $abc$111924$li0888_li0888
  wire $abc$111924$li0889_li0889
  wire $abc$111924$li0890_li0890
  wire $abc$111924$li0891_li0891
  wire $abc$111924$li0892_li0892
  wire $abc$111924$li0893_li0893
  wire $abc$111924$li0894_li0894
  wire $abc$111924$li0895_li0895
  wire $abc$111924$li0896_li0896
  wire $abc$111924$li0897_li0897
  wire $abc$111924$li0898_li0898
  wire $abc$111924$li0899_li0899
  wire $abc$111924$li0900_li0900
  wire $abc$111924$li0901_li0901
  wire $abc$111924$li0902_li0902
  wire $abc$111924$li0903_li0903
  wire $abc$111924$li0904_li0904
  wire $abc$111924$li0905_li0905
  wire $abc$111924$li0906_li0906
  wire $abc$111924$li0907_li0907
  wire $abc$111924$li0908_li0908
  wire $abc$111924$li0909_li0909
  wire $abc$111924$li0910_li0910
  wire $abc$111924$li0911_li0911
  wire $abc$111924$li0912_li0912
  wire $abc$111924$li0913_li0913
  wire $abc$111924$li0914_li0914
  wire $abc$111924$li0915_li0915
  wire $abc$111924$li0916_li0916
  wire $abc$111924$li0917_li0917
  wire $abc$111924$li0918_li0918
  wire $abc$111924$li0919_li0919
  wire $abc$111924$li0920_li0920
  wire $abc$111924$li0921_li0921
  wire $abc$111924$li0922_li0922
  wire $abc$111924$li0923_li0923
  wire $abc$111924$li0924_li0924
  wire $abc$111924$li0925_li0925
  wire $abc$111924$li0926_li0926
  wire $abc$111924$li0927_li0927
  wire $abc$111924$li0928_li0928
  wire $abc$111924$li0929_li0929
  wire $abc$111924$li0930_li0930
  wire $abc$111924$li0931_li0931
  wire $abc$111924$li0932_li0932
  wire $abc$111924$li0933_li0933
  wire $abc$111924$li0934_li0934
  wire $abc$111924$li0935_li0935
  wire $abc$111924$li0936_li0936
  wire $abc$111924$li0937_li0937
  wire $abc$111924$li0938_li0938
  wire $abc$111924$li0939_li0939
  wire $abc$111924$li0940_li0940
  wire $abc$111924$li0941_li0941
  wire $abc$111924$li0942_li0942
  wire $abc$111924$li0943_li0943
  wire $abc$111924$li0944_li0944
  wire $abc$111924$li0945_li0945
  wire $abc$111924$li0946_li0946
  wire $abc$111924$li0947_li0947
  wire $abc$111924$li0948_li0948
  wire $abc$111924$li0949_li0949
  wire $abc$111924$li0950_li0950
  wire $abc$111924$li0951_li0951
  wire $abc$111924$li0952_li0952
  wire $abc$111924$li0953_li0953
  wire $abc$111924$li0954_li0954
  wire $abc$111924$li0955_li0955
  wire $abc$111924$li0956_li0956
  wire $abc$111924$li0957_li0957
  wire $abc$111924$li0958_li0958
  wire $abc$111924$li0959_li0959
  wire $abc$111924$li0960_li0960
  wire $abc$111924$li0961_li0961
  wire $abc$111924$li0962_li0962
  wire $abc$111924$li0963_li0963
  wire $abc$111924$li0964_li0964
  wire $abc$111924$li0965_li0965
  wire $abc$111924$li0966_li0966
  wire $abc$111924$li0967_li0967
  wire $abc$111924$li0968_li0968
  wire $abc$111924$li0969_li0969
  wire $abc$111924$li0970_li0970
  wire $abc$111924$li0971_li0971
  wire $abc$111924$li0972_li0972
  wire $abc$111924$li0973_li0973
  wire $abc$111924$li0974_li0974
  wire $abc$111924$li0975_li0975
  wire $abc$111924$li0976_li0976
  wire $abc$111924$li0977_li0977
  wire $abc$111924$li0978_li0978
  wire $abc$111924$li0979_li0979
  wire $abc$111924$li0980_li0980
  wire $abc$111924$li0981_li0981
  wire $abc$111924$li0982_li0982
  wire $abc$111924$li0983_li0983
  wire $abc$111924$li0984_li0984
  wire $abc$111924$li0985_li0985
  wire $abc$111924$li0986_li0986
  wire $abc$111924$li0987_li0987
  wire $abc$111924$li0988_li0988
  wire $abc$111924$li0989_li0989
  wire $abc$111924$li0990_li0990
  wire $abc$111924$li0991_li0991
  wire $abc$111924$li0992_li0992
  wire $abc$111924$li0993_li0993
  wire $abc$111924$li0994_li0994
  wire $abc$111924$li0995_li0995
  wire $abc$111924$li0996_li0996
  wire $abc$111924$li0997_li0997
  wire $abc$111924$li0998_li0998
  wire $abc$111924$li0999_li0999
  wire $abc$111924$li1000_li1000
  wire $abc$111924$li1001_li1001
  wire $abc$111924$li1002_li1002
  wire $abc$111924$li1003_li1003
  wire $abc$111924$li1004_li1004
  wire $abc$111924$li1005_li1005
  wire $abc$111924$li1006_li1006
  wire $abc$111924$li1007_li1007
  wire $abc$111924$li1008_li1008
  wire $abc$111924$li1009_li1009
  wire $abc$111924$li1010_li1010
  wire $abc$111924$li1011_li1011
  wire $abc$111924$li1012_li1012
  wire $abc$111924$li1013_li1013
  wire $abc$111924$li1014_li1014
  wire $abc$111924$li1015_li1015
  wire $abc$111924$li1016_li1016
  wire $abc$111924$li1017_li1017
  wire $abc$111924$li1018_li1018
  wire $abc$111924$li1019_li1019
  wire $abc$111924$li1020_li1020
  wire $abc$111924$li1021_li1021
  wire $abc$111924$li1022_li1022
  wire $abc$111924$li1023_li1023
  wire $abc$111924$li1024_li1024
  wire $abc$111924$li1025_li1025
  wire $abc$111924$li1026_li1026
  wire $abc$111924$li1027_li1027
  wire $abc$111924$li1028_li1028
  wire $abc$111924$li1029_li1029
  wire $abc$111924$li1030_li1030
  wire $abc$111924$li1031_li1031
  wire $abc$111924$li1032_li1032
  wire $abc$111924$li1033_li1033
  wire $abc$111924$li1034_li1034
  wire $abc$111924$li1035_li1035
  wire $abc$111924$li1036_li1036
  wire $abc$111924$li1037_li1037
  wire $abc$111924$li1038_li1038
  wire $abc$111924$li1039_li1039
  wire $abc$111924$li1040_li1040
  wire $abc$111924$li1041_li1041
  wire $abc$111924$li1042_li1042
  wire $abc$111924$li1043_li1043
  wire $abc$111924$li1044_li1044
  wire $abc$111924$li1045_li1045
  wire $abc$111924$li1046_li1046
  wire $abc$111924$li1047_li1047
  wire $abc$111924$li1048_li1048
  wire $abc$111924$li1049_li1049
  wire $abc$111924$li1050_li1050
  wire $abc$111924$li1051_li1051
  wire $abc$111924$li1052_li1052
  wire $abc$111924$li1053_li1053
  wire $abc$111924$li1054_li1054
  wire $abc$111924$li1055_li1055
  wire $abc$111924$li1056_li1056
  wire $abc$111924$li1057_li1057
  wire $abc$111924$li1058_li1058
  wire $abc$111924$li1059_li1059
  wire $abc$111924$li1060_li1060
  wire $abc$111924$li1061_li1061
  wire $abc$111924$li1062_li1062
  wire $abc$111924$li1063_li1063
  wire $abc$111924$li1064_li1064
  wire $abc$111924$li1065_li1065
  wire $abc$111924$li1066_li1066
  wire $abc$111924$li1067_li1067
  wire $abc$111924$li1068_li1068
  wire $abc$111924$li1069_li1069
  wire $abc$111924$li1070_li1070
  wire $abc$111924$li1071_li1071
  wire $abc$111924$li1072_li1072
  wire $abc$111924$li1073_li1073
  wire $abc$111924$li1074_li1074
  wire $abc$111924$li1075_li1075
  wire $abc$111924$li1076_li1076
  wire $abc$111924$li1077_li1077
  wire $abc$111924$li1078_li1078
  wire $abc$111924$li1079_li1079
  wire $abc$111924$li1080_li1080
  wire $abc$111924$li1081_li1081
  wire $abc$111924$li1082_li1082
  wire $abc$111924$li1083_li1083
  wire $abc$111924$li1084_li1084
  wire $abc$111924$li1085_li1085
  wire $abc$111924$li1086_li1086
  wire $abc$111924$li1087_li1087
  wire $abc$111924$li1088_li1088
  wire $abc$111924$li1089_li1089
  wire $abc$111924$li1090_li1090
  wire $abc$111924$li1091_li1091
  wire $abc$111924$li1092_li1092
  wire $abc$111924$li1093_li1093
  wire $abc$111924$li1094_li1094
  wire $abc$111924$li1095_li1095
  wire $abc$111924$li1096_li1096
  wire $abc$111924$li1097_li1097
  wire $abc$111924$li1098_li1098
  wire $abc$111924$li1099_li1099
  wire $abc$111924$li1100_li1100
  wire $abc$111924$li1101_li1101
  wire $abc$111924$li1102_li1102
  wire $abc$111924$li1103_li1103
  wire $abc$111924$li1104_li1104
  wire $abc$111924$li1105_li1105
  wire $abc$111924$li1106_li1106
  wire $abc$111924$li1107_li1107
  wire $abc$111924$li1108_li1108
  wire $abc$111924$li1109_li1109
  wire $abc$111924$li1110_li1110
  wire $abc$111924$li1111_li1111
  wire $abc$111924$li1112_li1112
  wire $abc$111924$li1113_li1113
  wire $abc$111924$li1114_li1114
  wire $abc$111924$li1115_li1115
  wire $abc$111924$li1116_li1116
  wire $abc$111924$li1117_li1117
  wire $abc$111924$li1118_li1118
  wire $abc$111924$li1119_li1119
  wire $abc$111924$li1120_li1120
  wire $abc$111924$li1121_li1121
  wire $abc$111924$li1122_li1122
  wire $abc$111924$li1123_li1123
  wire $abc$111924$li1124_li1124
  wire $abc$111924$li1125_li1125
  wire $abc$111924$li1126_li1126
  wire $abc$111924$li1127_li1127
  wire $abc$111924$li1128_li1128
  wire $abc$111924$li1129_li1129
  wire $abc$111924$li1130_li1130
  wire $abc$111924$li1131_li1131
  wire $abc$111924$li1132_li1132
  wire $abc$111924$li1133_li1133
  wire $abc$111924$li1134_li1134
  wire $abc$111924$li1135_li1135
  wire $abc$111924$li1136_li1136
  wire $abc$111924$li1137_li1137
  wire $abc$111924$li1138_li1138
  wire $abc$111924$li1139_li1139
  wire $abc$111924$li1140_li1140
  wire $abc$111924$li1141_li1141
  wire $abc$111924$li1142_li1142
  wire $abc$111924$li1143_li1143
  wire $abc$111924$li1144_li1144
  wire $abc$111924$li1145_li1145
  wire $abc$111924$li1146_li1146
  wire $abc$111924$li1147_li1147
  wire $abc$111924$li1148_li1148
  wire $abc$111924$li1149_li1149
  wire $abc$111924$li1150_li1150
  wire $abc$111924$li1151_li1151
  wire $abc$111924$li1152_li1152
  wire $abc$111924$li1153_li1153
  wire $abc$111924$li1154_li1154
  wire $abc$111924$li1155_li1155
  wire $abc$111924$li1156_li1156
  wire $abc$111924$li1157_li1157
  wire $abc$111924$li1158_li1158
  wire $abc$111924$li1159_li1159
  wire $abc$111924$li1160_li1160
  wire $abc$111924$li1161_li1161
  wire $abc$111924$li1162_li1162
  wire $abc$111924$li1163_li1163
  wire $abc$111924$li1164_li1164
  wire $abc$111924$li1165_li1165
  wire $abc$111924$li1166_li1166
  wire $abc$111924$li1167_li1167
  wire $abc$111924$li1168_li1168
  wire $abc$111924$li1169_li1169
  wire $abc$111924$li1170_li1170
  wire $abc$111924$li1171_li1171
  wire $abc$111924$li1172_li1172
  wire $abc$111924$li1173_li1173
  wire $abc$111924$li1174_li1174
  wire $abc$111924$li1175_li1175
  wire $abc$111924$li1176_li1176
  wire $abc$111924$li1177_li1177
  wire $abc$111924$li1178_li1178
  wire $abc$111924$li1179_li1179
  wire $abc$111924$li1180_li1180
  wire $abc$111924$li1181_li1181
  wire $abc$111924$li1182_li1182
  wire $abc$111924$li1183_li1183
  wire $abc$111924$li1184_li1184
  wire $abc$111924$li1185_li1185
  wire $abc$111924$li1186_li1186
  wire $abc$111924$li1187_li1187
  wire $abc$111924$li1188_li1188
  wire $abc$111924$li1189_li1189
  wire $abc$111924$li1190_li1190
  wire $abc$111924$li1191_li1191
  wire $abc$111924$li1192_li1192
  wire $abc$111924$li1193_li1193
  wire $abc$111924$li1194_li1194
  wire $abc$111924$li1195_li1195
  wire $abc$111924$li1196_li1196
  wire $abc$111924$li1197_li1197
  wire $abc$111924$li1198_li1198
  wire $abc$111924$li1199_li1199
  wire $abc$111924$li1200_li1200
  wire $abc$111924$li1201_li1201
  wire $abc$111924$li1202_li1202
  wire $abc$111924$li1203_li1203
  wire $abc$111924$li1204_li1204
  wire $abc$111924$li1205_li1205
  wire $abc$111924$li1206_li1206
  wire $abc$111924$li1207_li1207
  wire $abc$111924$li1208_li1208
  wire $abc$111924$li1209_li1209
  wire $abc$111924$li1210_li1210
  wire $abc$111924$li1211_li1211
  wire $abc$111924$li1212_li1212
  wire $abc$111924$li1213_li1213
  wire $abc$111924$li1214_li1214
  wire $abc$111924$li1215_li1215
  wire $abc$111924$li1216_li1216
  wire $abc$111924$li1217_li1217
  wire $abc$111924$li1218_li1218
  wire $abc$111924$li1219_li1219
  wire $abc$111924$li1220_li1220
  wire $abc$111924$li1221_li1221
  wire $abc$111924$li1222_li1222
  wire $abc$111924$li1223_li1223
  wire $abc$111924$li1224_li1224
  wire $abc$111924$li1225_li1225
  wire $abc$111924$li1226_li1226
  wire $abc$111924$li1227_li1227
  wire $abc$111924$li1228_li1228
  wire $abc$111924$li1229_li1229
  wire $abc$111924$li1230_li1230
  wire $abc$111924$li1231_li1231
  wire $abc$111924$li1232_li1232
  wire $abc$111924$li1233_li1233
  wire $abc$111924$li1234_li1234
  wire $abc$111924$li1235_li1235
  wire $abc$111924$li1236_li1236
  wire $abc$111924$li1237_li1237
  wire $abc$111924$li1238_li1238
  wire $abc$111924$li1239_li1239
  wire $abc$111924$li1240_li1240
  wire $abc$111924$li1241_li1241
  wire $abc$111924$li1242_li1242
  wire $abc$111924$li1243_li1243
  wire $abc$111924$li1244_li1244
  wire $abc$111924$li1245_li1245
  wire $abc$111924$li1246_li1246
  wire $abc$111924$li1247_li1247
  wire $abc$111924$li1248_li1248
  wire $abc$111924$li1249_li1249
  wire $abc$111924$li1250_li1250
  wire $abc$111924$li1251_li1251
  wire $abc$111924$li1252_li1252
  wire $abc$111924$li1253_li1253
  wire $abc$111924$li1254_li1254
  wire $abc$111924$li1255_li1255
  wire $abc$111924$li1256_li1256
  wire $abc$111924$li1257_li1257
  wire $abc$111924$li1258_li1258
  wire $abc$111924$li1259_li1259
  wire $abc$111924$li1260_li1260
  wire $abc$111924$li1261_li1261
  wire $abc$111924$li1262_li1262
  wire $abc$111924$li1263_li1263
  wire $abc$111924$li1264_li1264
  wire $abc$111924$li1265_li1265
  wire $abc$111924$li1266_li1266
  wire $abc$111924$li1267_li1267
  wire $abc$111924$li1268_li1268
  wire $abc$111924$li1269_li1269
  wire $abc$111924$li1270_li1270
  wire $abc$111924$li1271_li1271
  wire $abc$111924$li1272_li1272
  wire $abc$111924$li1273_li1273
  wire $abc$111924$li1274_li1274
  wire $abc$111924$li1275_li1275
  wire $abc$111924$li1276_li1276
  wire $abc$111924$li1277_li1277
  wire $abc$111924$li1278_li1278
  wire $abc$111924$li1279_li1279
  wire $abc$111924$li1280_li1280
  wire $abc$111924$li1281_li1281
  wire $abc$111924$li1282_li1282
  wire $abc$111924$li1283_li1283
  wire $abc$111924$li1284_li1284
  wire $abc$111924$li1285_li1285
  wire $abc$111924$li1286_li1286
  wire $abc$111924$li1287_li1287
  wire $abc$111924$li1288_li1288
  wire $abc$111924$li1289_li1289
  wire $abc$111924$li1290_li1290
  wire $abc$111924$li1291_li1291
  wire $abc$111924$li1292_li1292
  wire $abc$111924$li1293_li1293
  wire $abc$111924$li1294_li1294
  wire $abc$111924$li1295_li1295
  wire $abc$111924$li1296_li1296
  wire $abc$111924$li1297_li1297
  wire $abc$111924$li1298_li1298
  wire $abc$111924$li1299_li1299
  wire $abc$111924$li1300_li1300
  wire $abc$111924$li1301_li1301
  wire $abc$111924$li1302_li1302
  wire $abc$111924$li1303_li1303
  wire $abc$111924$li1304_li1304
  wire $abc$111924$li1305_li1305
  wire $abc$111924$li1306_li1306
  wire $abc$111924$li1307_li1307
  wire $abc$111924$li1308_li1308
  wire $abc$111924$li1309_li1309
  wire $abc$111924$li1310_li1310
  wire $abc$111924$li1311_li1311
  wire $abc$111924$li1312_li1312
  wire $abc$111924$li1313_li1313
  wire $abc$111924$li1314_li1314
  wire $abc$111924$li1315_li1315
  wire $abc$111924$li1316_li1316
  wire $abc$111924$li1317_li1317
  wire $abc$111924$li1318_li1318
  wire $abc$111924$li1319_li1319
  wire $abc$111924$li1320_li1320
  wire $abc$111924$li1321_li1321
  wire $abc$111924$li1322_li1322
  wire $abc$111924$li1323_li1323
  wire $abc$111924$li1324_li1324
  wire $abc$111924$new_n7195_
  wire $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  wire $abc$157566$new_new_n2637__
  wire $abc$157566$new_new_n2638__
  wire $abc$157566$new_new_n2639__
  wire $abc$157566$new_new_n2640__
  wire $abc$157566$new_new_n2641__
  wire $abc$157566$new_new_n2642__
  wire $abc$157566$new_new_n2643__
  wire $abc$157566$new_new_n2670__
  wire $abc$157566$new_new_n2691__
  wire $abc$157566$new_new_n2692__
  wire $abc$157566$new_new_n2693__
  wire $abc$157566$new_new_n2694__
  wire $abc$157566$new_new_n2696__
  wire $abc$157566$new_new_n2697__
  wire $abc$157566$new_new_n2698__
  wire $abc$157566$new_new_n2699__
  wire $abc$157566$new_new_n2700__
  wire $abc$157566$new_new_n2701__
  wire $abc$157566$new_new_n2703__
  wire $abc$157566$new_new_n2745__
  wire $abc$157566$new_new_n2746__
  wire $abc$157566$new_new_n2747__
  wire $abc$157566$new_new_n2748__
  wire $abc$157566$new_new_n2749__
  wire $abc$157566$new_new_n2752__
  wire $abc$157566$new_new_n2753__
  wire $abc$157566$new_new_n2754__
  wire $abc$157566$new_new_n2755__
  wire $abc$157566$new_new_n2792__
  wire $abc$157566$new_new_n2793__
  wire $abc$157566$new_new_n2794__
  wire $abc$157566$new_new_n2795__
  wire $abc$157566$new_new_n2796__
  wire $abc$157566$new_new_n2797__
  wire $abc$157566$new_new_n2799__
  wire $abc$157566$new_new_n2800__
  wire $abc$157566$new_new_n2801__
  wire $abc$157566$new_new_n2802__
  wire $abc$157566$new_new_n2804__
  wire $abc$157566$new_new_n2805__
  wire $abc$157566$new_new_n2806__
  wire $abc$157566$new_new_n2807__
  wire $abc$157566$new_new_n2809__
  wire $abc$157566$new_new_n2810__
  wire $abc$157566$new_new_n2811__
  wire $abc$157566$new_new_n2812__
  wire $abc$157566$new_new_n2813__
  wire $abc$157566$new_new_n2814__
  wire $abc$157566$new_new_n2815__
  wire $abc$157566$new_new_n2816__
  wire $abc$157566$new_new_n2817__
  wire $abc$157566$new_new_n2818__
  wire $abc$157566$new_new_n2819__
  wire $abc$157566$new_new_n2820__
  wire $abc$157566$new_new_n2823__
  wire $abc$157566$new_new_n2824__
  wire $abc$157566$new_new_n2825__
  wire $abc$157566$new_new_n2826__
  wire $abc$157566$new_new_n2827__
  wire $abc$157566$new_new_n2829__
  wire $abc$157566$new_new_n2830__
  wire $abc$157566$new_new_n2831__
  wire $abc$157566$new_new_n2832__
  wire $abc$157566$new_new_n2834__
  wire $abc$157566$new_new_n2835__
  wire $abc$157566$new_new_n2836__
  wire $abc$157566$new_new_n2837__
  wire $abc$157566$new_new_n2838__
  wire $abc$157566$new_new_n2843__
  wire $abc$157566$new_new_n2844__
  wire $abc$157566$new_new_n2845__
  wire $abc$157566$new_new_n2846__
  wire $abc$157566$new_new_n2847__
  wire $abc$157566$new_new_n2882__
  wire $abc$157566$new_new_n2883__
  wire $abc$157566$new_new_n2884__
  wire $abc$157566$new_new_n2885__
  wire $abc$157566$new_new_n2888__
  wire $abc$157566$new_new_n2895__
  wire $abc$157566$new_new_n2896__
  wire $abc$157566$new_new_n2897__
  wire $abc$157566$new_new_n2898__
  wire $abc$157566$new_new_n2899__
  wire $abc$157566$new_new_n2925__
  wire $abc$157566$new_new_n2926__
  wire $abc$157566$new_new_n2927__
  wire $abc$157566$new_new_n2928__
  wire $abc$157566$new_new_n2929__
  wire $abc$157566$new_new_n2930__
  wire $abc$157566$new_new_n2931__
  wire $abc$157566$new_new_n2934__
  wire $abc$157566$new_new_n2935__
  wire $abc$157566$new_new_n2936__
  wire $abc$157566$new_new_n2937__
  wire $abc$157566$new_new_n2940__
  wire $abc$157566$new_new_n2941__
  wire $abc$157566$new_new_n2942__
  wire $abc$157566$new_new_n2943__
  wire $abc$157566$new_new_n2944__
  wire $abc$157566$new_new_n2993__
  wire $abc$157566$new_new_n2994__
  wire $abc$157566$new_new_n2995__
  wire $abc$157566$new_new_n2996__
  wire $abc$157566$new_new_n3004__
  wire $abc$157566$new_new_n3005__
  wire $abc$157566$new_new_n3010__
  wire $abc$157566$new_new_n3011__
  wire $abc$157566$new_new_n3012__
  wire $abc$157566$new_new_n3013__
  wire $abc$157566$new_new_n3014__
  wire $abc$157566$new_new_n3017__
  wire $abc$157566$new_new_n3026__
  wire $abc$157566$new_new_n3027__
  wire $abc$157566$new_new_n3028__
  wire $abc$157566$new_new_n3035__
  wire $abc$157566$new_new_n3036__
  wire $abc$157566$new_new_n3037__
  wire $abc$157566$new_new_n3038__
  wire $abc$157566$new_new_n3056__
  wire $abc$157566$new_new_n3057__
  wire $abc$157566$new_new_n3058__
  wire $abc$157566$new_new_n3059__
  wire $abc$157566$new_new_n3060__
  wire $abc$157566$new_new_n3061__
  wire $abc$157566$new_new_n3066__
  wire $abc$157566$new_new_n3068__
  wire $abc$157566$new_new_n3088__
  wire $abc$157566$new_new_n3089__
  wire $abc$157566$new_new_n3090__
  wire $abc$157566$new_new_n3091__
  wire $abc$157566$new_new_n3092__
  wire $abc$157566$new_new_n3125__
  wire $abc$157566$new_new_n3126__
  wire $abc$157566$new_new_n3127__
  wire $abc$157566$new_new_n3174__
  wire $abc$157566$new_new_n3175__
  wire $abc$157566$new_new_n3176__
  wire $abc$157566$new_new_n3177__
  wire $abc$157566$new_new_n3178__
  wire $abc$157566$new_new_n3179__
  wire $abc$157566$new_new_n3180__
  wire $abc$157566$new_new_n3183__
  wire $abc$157566$new_new_n3184__
  wire $abc$157566$new_new_n3196__
  wire $abc$157566$new_new_n3197__
  wire $abc$157566$new_new_n3198__
  wire $abc$157566$new_new_n3214__
  wire $abc$157566$new_new_n3215__
  wire $abc$157566$new_new_n3216__
  wire $abc$157566$new_new_n3330__
  wire $abc$157566$new_new_n3335__
  wire $abc$157566$new_new_n3346__
  wire $abc$157566$new_new_n3353__
  wire $abc$157566$new_new_n3354__
  wire $abc$157566$new_new_n3355__
  wire $abc$157566$new_new_n3356__
  wire $abc$157566$new_new_n3357__
  wire $abc$157566$new_new_n3358__
  wire $abc$157566$new_new_n3359__
  wire $abc$157566$new_new_n3360__
  wire $abc$157566$new_new_n3361__
  wire $abc$157566$new_new_n3362__
  wire $abc$157566$new_new_n3363__
  wire $abc$157566$new_new_n3364__
  wire $abc$157566$new_new_n3365__
  wire $abc$157566$new_new_n3367__
  wire $abc$157566$new_new_n3368__
  wire $abc$157566$new_new_n3369__
  wire $abc$157566$new_new_n3370__
  wire $abc$157566$new_new_n3373__
  wire $abc$157566$new_new_n3379__
  wire $abc$157566$new_new_n3380__
  wire $abc$157566$new_new_n3381__
  wire $abc$157566$new_new_n3382__
  wire $abc$157566$new_new_n3383__
  wire $abc$157566$new_new_n3384__
  wire $abc$157566$new_new_n3385__
  wire $abc$157566$new_new_n3386__
  wire $abc$157566$new_new_n3387__
  wire $abc$157566$new_new_n3388__
  wire $abc$157566$new_new_n3389__
  wire $abc$157566$new_new_n3391__
  wire $abc$157566$new_new_n3392__
  wire $abc$157566$new_new_n3393__
  wire $abc$157566$new_new_n3394__
  wire $abc$157566$new_new_n3395__
  wire $abc$157566$new_new_n3396__
  wire $abc$157566$new_new_n3398__
  wire $abc$157566$new_new_n3400__
  wire $abc$157566$new_new_n3402__
  wire $abc$157566$new_new_n3407__
  wire $abc$157566$new_new_n3408__
  wire $abc$157566$new_new_n3409__
  wire $abc$157566$new_new_n3410__
  wire $abc$157566$new_new_n3411__
  wire $abc$157566$new_new_n3412__
  wire $abc$157566$new_new_n3413__
  wire $abc$157566$new_new_n3414__
  wire $abc$157566$new_new_n3415__
  wire $abc$157566$new_new_n3416__
  wire $abc$157566$new_new_n3418__
  wire $abc$157566$new_new_n3419__
  wire $abc$157566$new_new_n3420__
  wire $abc$157566$new_new_n3421__
  wire $abc$157566$new_new_n3422__
  wire $abc$157566$new_new_n3425__
  wire $abc$157566$new_new_n3431__
  wire $abc$157566$new_new_n3432__
  wire $abc$157566$new_new_n3433__
  wire $abc$157566$new_new_n3434__
  wire $abc$157566$new_new_n3435__
  wire $abc$157566$new_new_n3436__
  wire $abc$157566$new_new_n3437__
  wire $abc$157566$new_new_n3439__
  wire $abc$157566$new_new_n3440__
  wire $abc$157566$new_new_n3441__
  wire $abc$157566$new_new_n3442__
  wire $abc$157566$new_new_n3444__
  wire $abc$157566$new_new_n3445__
  wire $abc$157566$new_new_n3447__
  wire $abc$157566$new_new_n3449__
  wire $abc$157566$new_new_n3454__
  wire $abc$157566$new_new_n3455__
  wire $abc$157566$new_new_n3456__
  wire $abc$157566$new_new_n3457__
  wire $abc$157566$new_new_n3458__
  wire $abc$157566$new_new_n3459__
  wire $abc$157566$new_new_n3460__
  wire $abc$157566$new_new_n3461__
  wire $abc$157566$new_new_n3462__
  wire $abc$157566$new_new_n3463__
  wire $abc$157566$new_new_n3464__
  wire $abc$157566$new_new_n3466__
  wire $abc$157566$new_new_n3467__
  wire $abc$157566$new_new_n3468__
  wire $abc$157566$new_new_n3469__
  wire $abc$157566$new_new_n3471__
  wire $abc$157566$new_new_n3472__
  wire $abc$157566$new_new_n3474__
  wire $abc$157566$new_new_n3480__
  wire $abc$157566$new_new_n3481__
  wire $abc$157566$new_new_n3482__
  wire $abc$157566$new_new_n3483__
  wire $abc$157566$new_new_n3484__
  wire $abc$157566$new_new_n3485__
  wire $abc$157566$new_new_n3486__
  wire $abc$157566$new_new_n3488__
  wire $abc$157566$new_new_n3489__
  wire $abc$157566$new_new_n3490__
  wire $abc$157566$new_new_n3492__
  wire $abc$157566$new_new_n3493__
  wire $abc$157566$new_new_n3495__
  wire $abc$157566$new_new_n3496__
  wire $abc$157566$new_new_n3502__
  wire $abc$157566$new_new_n3503__
  wire $abc$157566$new_new_n3504__
  wire $abc$157566$new_new_n3505__
  wire $abc$157566$new_new_n3506__
  wire $abc$157566$new_new_n3507__
  wire $abc$157566$new_new_n3508__
  wire $abc$157566$new_new_n3509__
  wire $abc$157566$new_new_n3510__
  wire $abc$157566$new_new_n3511__
  wire $abc$157566$new_new_n3512__
  wire $abc$157566$new_new_n3513__
  wire $abc$157566$new_new_n3515__
  wire $abc$157566$new_new_n3516__
  wire $abc$157566$new_new_n3517__
  wire $abc$157566$new_new_n3518__
  wire $abc$157566$new_new_n3520__
  wire $abc$157566$new_new_n3521__
  wire $abc$157566$new_new_n3522__
  wire $abc$157566$new_new_n3524__
  wire $abc$157566$new_new_n3530__
  wire $abc$157566$new_new_n3531__
  wire $abc$157566$new_new_n3532__
  wire $abc$157566$new_new_n3533__
  wire $abc$157566$new_new_n3534__
  wire $abc$157566$new_new_n3535__
  wire $abc$157566$new_new_n3537__
  wire $abc$157566$new_new_n3538__
  wire $abc$157566$new_new_n3539__
  wire $abc$157566$new_new_n3548__
  wire $abc$157566$new_new_n3549__
  wire $abc$157566$new_new_n3550__
  wire $abc$157566$new_new_n3551__
  wire $abc$157566$new_new_n3552__
  wire $abc$157566$new_new_n3553__
  wire $abc$157566$new_new_n3554__
  wire $abc$157566$new_new_n3555__
  wire $abc$157566$new_new_n3556__
  wire $abc$157566$new_new_n3557__
  wire $abc$157566$new_new_n3558__
  wire $abc$157566$new_new_n3559__
  wire $abc$157566$new_new_n3560__
  wire $abc$157566$new_new_n3562__
  wire $abc$157566$new_new_n3563__
  wire $abc$157566$new_new_n3564__
  wire $abc$157566$new_new_n3565__
  wire $abc$157566$new_new_n3567__
  wire $abc$157566$new_new_n3568__
  wire $abc$157566$new_new_n3570__
  wire $abc$157566$new_new_n3571__
  wire $abc$157566$new_new_n3577__
  wire $abc$157566$new_new_n3578__
  wire $abc$157566$new_new_n3579__
  wire $abc$157566$new_new_n3580__
  wire $abc$157566$new_new_n3581__
  wire $abc$157566$new_new_n3582__
  wire $abc$157566$new_new_n3583__
  wire $abc$157566$new_new_n3584__
  wire $abc$157566$new_new_n3585__
  wire $abc$157566$new_new_n3586__
  wire $abc$157566$new_new_n3587__
  wire $abc$157566$new_new_n3589__
  wire $abc$157566$new_new_n3590__
  wire $abc$157566$new_new_n3591__
  wire $abc$157566$new_new_n3592__
  wire $abc$157566$new_new_n3593__
  wire $abc$157566$new_new_n3595__
  wire $abc$157566$new_new_n3616__
  wire $abc$157566$new_new_n3618__
  wire $abc$157566$new_new_n3619__
  wire $abc$157566$new_new_n3620__
  wire $abc$157566$new_new_n3637__
  wire $abc$157566$new_new_n3638__
  wire $abc$157566$new_new_n3639__
  wire $abc$157566$new_new_n3640__
  wire $abc$157566$new_new_n3641__
  wire $abc$157566$new_new_n3658__
  wire $abc$157566$new_new_n3659__
  wire $abc$157566$new_new_n3660__
  wire $abc$157566$new_new_n3665__
  wire $abc$157566$new_new_n3666__
  wire $abc$157566$new_new_n3668__
  wire $abc$157566$new_new_n3669__
  wire $abc$157566$new_new_n3678__
  wire $abc$157566$new_new_n3679__
  wire $abc$157566$new_new_n3680__
  wire $abc$157566$new_new_n3681__
  wire $abc$157566$new_new_n3682__
  wire $abc$157566$new_new_n3694__
  wire $abc$157566$new_new_n3695__
  wire $abc$157566$new_new_n3696__
  wire $abc$157566$new_new_n3699__
  wire $abc$157566$new_new_n3700__
  wire $abc$157566$new_new_n3708__
  wire $abc$157566$new_new_n3709__
  wire $abc$157566$new_new_n3715__
  wire $abc$157566$new_new_n3716__
  wire $abc$157566$new_new_n3762__
  wire $abc$157566$new_new_n3873__
  wire $abc$157566$new_new_n3921__
  wire $abc$157566$new_new_n3924__
  wire $abc$157566$new_new_n3925__
  wire $abc$157566$new_new_n3932__
  wire $abc$157566$new_new_n3933__
  wire $abc$157566$new_new_n3935__
  wire $abc$157566$new_new_n3936__
  wire $abc$157566$new_new_n3938__
  wire $abc$157566$new_new_n3939__
  wire $abc$157566$new_new_n3941__
  wire $abc$157566$new_new_n3942__
  wire $abc$157566$new_new_n3943__
  wire $abc$157566$new_new_n3945__
  wire $abc$157566$new_new_n3946__
  wire $abc$157566$new_new_n3948__
  wire $abc$157566$new_new_n3949__
  wire $abc$157566$new_new_n3950__
  wire $abc$157566$new_new_n3952__
  wire $abc$157566$new_new_n3953__
  wire $abc$157566$new_new_n3954__
  wire $auto$clkbufmap.cc:298:execute$158936
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1527
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1544
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1561
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1578
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1595
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1612
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1629
  attribute \unused_bits "24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1646
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1663
  attribute \unused_bits "24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1680
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1697
  attribute \unused_bits "32 33 34 35"
  wire width 36 $auto$memory_libmap.cc:2027:emit_port$1714
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1515
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1532
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1549
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1566
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1583
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1600
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1617
  attribute \keep 1
  attribute \unused_bits "24 25 26 27 28 29 30 31"
  wire width 32 $auto$memory_libmap.cc:2436:execute$1634
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1651
  attribute \keep 1
  attribute \unused_bits "24 25 26 27 28 29 30 31"
  wire width 32 $auto$memory_libmap.cc:2436:execute$1668
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1685
  attribute \keep 1
  wire width 32 $auto$memory_libmap.cc:2436:execute$1702
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1516
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1533
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1550
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1567
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1584
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1601
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1618
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1635
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1652
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1669
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1686
  attribute \keep 1
  wire $auto$memory_libmap.cc:2437:execute$1703
  wire $iopadmap$clk
  wire width 32 $iopadmap$in
  wire width 32 $iopadmap$out
  wire $iopadmap$rst
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1725\design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1726\design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1727\design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1728\design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1729\design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1730\design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1731\design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1732\design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1733\design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1734\design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1735\design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0.DOBDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35"
  wire width 36 $techmap1736\design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0.DOBDO
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11"
  wire input 1 \clk
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:14.18-14.23"
  wire width 32 \d_in0
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:15.18-15.23"
  wire width 32 \d_in1
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:24.18-24.24"
  wire width 32 \d_in10
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:25.18-25.24"
  wire width 32 \d_in11
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:16.18-16.23"
  wire width 32 \d_in2
  attribute \keep 1
  wire width 24 \d_in3
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:18.18-18.23"
  wire width 32 \d_in4
  attribute \keep 1
  wire width 24 \d_in5
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:20.18-20.23"
  wire width 32 \d_in6
  attribute \keep 1
  wire width 24 \d_in7
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:22.18-22.23"
  wire width 32 \d_in8
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:23.18-23.23"
  wire width 32 \d_in9
  attribute \hdlname "design122_12_5_inst encoder_instance100 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:146.27-146.104"
  wire width 32 \design122_12_5_inst.encoder_instance100.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance10090 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:200.27-200.106"
  attribute \unused_bits "3 12 13 14 18 23 24 25 26 27 28 29 30 31"
  wire width 32 \design122_12_5_inst.encoder_instance10090.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance110100 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:206.27-206.109"
  wire width 32 \design122_12_5_inst.encoder_instance110100.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance120112 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:214.27-214.113"
  wire width 32 \design122_12_5_inst.encoder_instance120112.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance211 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:153.27-153.108"
  wire width 32 \design122_12_5_inst.encoder_instance211.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance322 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:160.27-160.108"
  wire width 32 \design122_12_5_inst.encoder_instance322.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance434 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:168.27-168.105"
  wire width 32 \design122_12_5_inst.encoder_instance434.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance541 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:171.27-171.108"
  wire width 32 \design122_12_5_inst.encoder_instance541.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance652 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:178.27-178.108"
  wire width 32 \design122_12_5_inst.encoder_instance652.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance763 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:185.27-185.108"
  wire width 32 \design122_12_5_inst.encoder_instance763.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance874 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:192.27-192.105"
  wire width 32 \design122_12_5_inst.encoder_instance874.data_out
  attribute \hdlname "design122_12_5_inst encoder_instance981 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:195.27-195.108"
  wire width 32 \design122_12_5_inst.encoder_instance981.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance10093 cin"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:7.9-7.12|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120"
  wire \design122_12_5_inst.full_adder_instance10093.cin
  attribute \hdlname "design122_12_5_inst full_adder_instance10093 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120"
  wire width 16 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance10093 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120"
  wire width 16 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance10093 full_adder_inst c"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:36.9-36.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120"
  wire \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c
  attribute \hdlname "design122_12_5_inst full_adder_instance10093 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120"
  wire width 32 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance104 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115"
  wire width 16 \design122_12_5_inst.full_adder_instance104.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance104 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115"
  wire width 16 \design122_12_5_inst.full_adder_instance104.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance104 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115"
  wire width 32 \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance110102 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123"
  wire width 16 \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance110102 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123"
  wire width 16 \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance110102 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123"
  wire width 32 \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance120111 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123"
  wire width 16 \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance120111 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123"
  wire width 16 \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance120111 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123"
  wire width 32 \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance214 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115"
  wire width 16 \design122_12_5_inst.full_adder_instance214.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance214 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115"
  wire width 16 \design122_12_5_inst.full_adder_instance214.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance214 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115"
  wire width 32 \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance321 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118"
  wire width 16 \design122_12_5_inst.full_adder_instance321.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance321 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118"
  wire width 16 \design122_12_5_inst.full_adder_instance321.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance321 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118"
  wire width 32 \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance432 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118"
  wire width 16 \design122_12_5_inst.full_adder_instance432.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance432 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118"
  wire width 16 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance432 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118"
  wire width 32 \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance540 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114"
  wire width 16 \design122_12_5_inst.full_adder_instance540.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance540 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114"
  wire width 16 \design122_12_5_inst.full_adder_instance540.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance540 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114"
  wire width 32 \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance654 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115"
  wire width 16 \design122_12_5_inst.full_adder_instance654.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance654 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115"
  wire width 16 \design122_12_5_inst.full_adder_instance654.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance654 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115"
  wire width 32 \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance760 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114"
  wire width 16 \design122_12_5_inst.full_adder_instance760.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance760 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114"
  wire width 16 \design122_12_5_inst.full_adder_instance760.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance760 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114"
  wire width 32 \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance872 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118"
  wire width 16 \design122_12_5_inst.full_adder_instance872.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance872 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118"
  wire width 16 \design122_12_5_inst.full_adder_instance872.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance872 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118"
  wire width 32 \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst full_adder_instance983 full_adder_inst a"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118"
  wire width 16 \design122_12_5_inst.full_adder_instance983.full_adder_inst.a
  attribute \hdlname "design122_12_5_inst full_adder_instance983 full_adder_inst b"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118"
  wire width 16 \design122_12_5_inst.full_adder_instance983.full_adder_inst.b
  attribute \hdlname "design122_12_5_inst full_adder_instance983 full_adder_inst data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118"
  wire width 32 \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance10092 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance10092 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
  wire \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance10092 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
  wire \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance10092.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance10092 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance10092 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance10092 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120"
  wire \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance102 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance102.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance102 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
  wire \design122_12_5_inst.memory_cntrl_instance102.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance102 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
  wire \design122_12_5_inst.memory_cntrl_instance102.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance102.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance102 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance102.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance102 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance102 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118"
  wire \design122_12_5_inst.memory_cntrl_instance102.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance110101 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance110101.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance110101 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
  wire \design122_12_5_inst.memory_cntrl_instance110101.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance110101 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
  wire \design122_12_5_inst.memory_cntrl_instance110101.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance110101.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance110101 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance110101.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance110101 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance110101 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123"
  wire \design122_12_5_inst.memory_cntrl_instance110101.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance120114 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance120114.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance120114 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
  wire \design122_12_5_inst.memory_cntrl_instance120114.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance120114 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
  wire \design122_12_5_inst.memory_cntrl_instance120114.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance120114.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance120114 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance120114.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance120114 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance120114 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120"
  wire \design122_12_5_inst.memory_cntrl_instance120114.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance210 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance210.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance210 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
  wire \design122_12_5_inst.memory_cntrl_instance210.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance210 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
  wire \design122_12_5_inst.memory_cntrl_instance210.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance210.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance210 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance210.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance210 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance210 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114"
  wire \design122_12_5_inst.memory_cntrl_instance210.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance324 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance324.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance324 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
  wire \design122_12_5_inst.memory_cntrl_instance324.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance324 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
  wire \design122_12_5_inst.memory_cntrl_instance324.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance324.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance324 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance324.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance324 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance324 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115"
  wire \design122_12_5_inst.memory_cntrl_instance324.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance433 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance433.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance433 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
  wire \design122_12_5_inst.memory_cntrl_instance433.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance433 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
  wire \design122_12_5_inst.memory_cntrl_instance433.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance433.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance433 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance433.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance433 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance433 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118"
  wire \design122_12_5_inst.memory_cntrl_instance433.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance542 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance542.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance542 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
  wire \design122_12_5_inst.memory_cntrl_instance542.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance542 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
  wire \design122_12_5_inst.memory_cntrl_instance542.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance542.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance542 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance542.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance542 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance542 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118"
  wire \design122_12_5_inst.memory_cntrl_instance542.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance653 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance653.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance653 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
  wire \design122_12_5_inst.memory_cntrl_instance653.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance653 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
  wire \design122_12_5_inst.memory_cntrl_instance653.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance653.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance653 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance653.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance653 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance653 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118"
  wire \design122_12_5_inst.memory_cntrl_instance653.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance761 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance761.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance761 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
  wire \design122_12_5_inst.memory_cntrl_instance761.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance761 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
  wire \design122_12_5_inst.memory_cntrl_instance761.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance761.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance761 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance761.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance761 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance761 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118"
  wire \design122_12_5_inst.memory_cntrl_instance761.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance873 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance873.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance873 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
  wire \design122_12_5_inst.memory_cntrl_instance873.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance873 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
  wire \design122_12_5_inst.memory_cntrl_instance873.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance873.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance873 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance873.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance873 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance873 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118"
  wire \design122_12_5_inst.memory_cntrl_instance873.wr_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance980 rd_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance980.rd_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance980 rd_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
  wire \design122_12_5_inst.memory_cntrl_instance980.rd_en
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance980 reset_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
  wire \design122_12_5_inst.memory_cntrl_instance980.reset_mem
  attribute \keep 1
  attribute \onehot 1
  wire width 2 \design122_12_5_inst.memory_cntrl_instance980.state
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance980 wr_addr"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
  wire width 10 \design122_12_5_inst.memory_cntrl_instance980.wr_addr
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance980 wr_data_mem"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
  wire width 32 \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem
  attribute \hdlname "design122_12_5_inst memory_cntrl_instance980 wr_en"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114"
  wire \design122_12_5_inst.memory_cntrl_instance980.wr_en
  attribute \hdlname "design122_12_5_inst register_instance10094 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:204.28-204.109"
  wire width 32 \design122_12_5_inst.register_instance10094.data_out
  attribute \hdlname "design122_12_5_inst register_instance101 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:147.28-147.110"
  wire width 32 \design122_12_5_inst.register_instance101.data_out
  attribute \hdlname "design122_12_5_inst register_instance110104 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:210.28-210.112"
  wire width 32 \design122_12_5_inst.register_instance110104.data_out
  attribute \hdlname "design122_12_5_inst register_instance120113 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:215.28-215.115"
  wire width 32 \design122_12_5_inst.register_instance120113.data_out
  attribute \hdlname "design122_12_5_inst register_instance212 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:154.28-154.110"
  wire width 32 \design122_12_5_inst.register_instance212.data_out
  attribute \hdlname "design122_12_5_inst register_instance323 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:161.28-161.110"
  wire width 32 \design122_12_5_inst.register_instance323.data_out
  attribute \hdlname "design122_12_5_inst register_instance431 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:165.28-165.110"
  wire width 32 \design122_12_5_inst.register_instance431.data_out
  attribute \hdlname "design122_12_5_inst register_instance543 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:173.28-173.110"
  wire width 32 \design122_12_5_inst.register_instance543.data_out
  attribute \hdlname "design122_12_5_inst register_instance651 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:177.28-177.110"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 32 \design122_12_5_inst.register_instance651.data_out
  attribute \hdlname "design122_12_5_inst register_instance762 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:184.28-184.110"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 32 \design122_12_5_inst.register_instance762.data_out
  attribute \hdlname "design122_12_5_inst register_instance870 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:188.28-188.106"
  wire width 32 \design122_12_5_inst.register_instance870.data_out
  attribute \hdlname "design122_12_5_inst register_instance982 data_out"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:196.28-196.110"
  wire width 32 \design122_12_5_inst.register_instance982.data_out
  wire width 32 \emulate_reset_emu_srst_new_data_1525
  wire width 32 \emulate_reset_emu_srst_new_data_1542
  wire width 32 \emulate_reset_emu_srst_new_data_1559
  wire width 32 \emulate_reset_emu_srst_new_data_1576
  wire width 32 \emulate_reset_emu_srst_new_data_1593
  wire width 32 \emulate_reset_emu_srst_new_data_1610
  wire width 32 \emulate_reset_emu_srst_new_data_1627
  attribute \unused_bits "24 25 26 27 28 29 30 31"
  wire width 32 \emulate_reset_emu_srst_new_data_1644
  wire width 32 \emulate_reset_emu_srst_new_data_1661
  attribute \unused_bits "24 25 26 27 28 29 30 31"
  wire width 32 \emulate_reset_emu_srst_new_data_1678
  wire width 32 \emulate_reset_emu_srst_new_data_1695
  wire width 32 \emulate_reset_emu_srst_new_data_1712
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1523
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1540
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1557
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1574
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1591
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1608
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1625
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1642
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1659
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1676
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1693
  attribute \keep 1
  wire \emulate_reset_emu_srst_sel_1710
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22"
  wire width 32 input 3 \in
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24"
  wire width 32 output 4 \out
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15"
  wire input 2 \rst
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:39.20-39.23"
  wire width 384 \tmp
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111925
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0000_li0000
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111926
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0001_li0001
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111927
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0002_li0002
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111928
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0003_li0003
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111929
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0004_li0004
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111930
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0005_li0005
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111931
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0006_li0006
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111932
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0007_li0007
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111933
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0008_li0008
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111934
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0009_li0009
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111935
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0010_li0010
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111936
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0011_li0011
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111937
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0012_li0012
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111938
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0013_li0013
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111939
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0014_li0014
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111940
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0015_li0015
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111941
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0016_li0016
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111942
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0017_li0017
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111943
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0018_li0018
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111944
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0019_li0019
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111945
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0020_li0020
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111946
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0021_li0021
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111947
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0022_li0022
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111948
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0023_li0023
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111949
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0024_li0024
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111950
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0025_li0025
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111951
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0026_li0026
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111952
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0027_li0027
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111953
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0028_li0028
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111954
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0029_li0029
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111955
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0030_li0030
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111956
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0031_li0031
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111957
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0032_li0032
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111958
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0033_li0033
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111959
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0034_li0034
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111960
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0035_li0035
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111961
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0036_li0036
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111962
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0037_li0037
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111963
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0038_li0038
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111964
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0039_li0039
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111965
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0040_li0040
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111966
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0041_li0041
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111967
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0042_li0042
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111968
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0043_li0043
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111969
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0044_li0044
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111970
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0045_li0045
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111971
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0046_li0046
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111972
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0047_li0047
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111973
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0048_li0048
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111974
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0049_li0049
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111975
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0050_li0050
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111976
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0051_li0051
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111977
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0052_li0052
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111978
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0053_li0053
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111979
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0054_li0054
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111980
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0055_li0055
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111981
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0056_li0056
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111982
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0057_li0057
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111983
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0058_li0058
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111984
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0059_li0059
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111985
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0060_li0060
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111986
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0061_li0061
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111987
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0062_li0062
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111988
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0063_li0063
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111989
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0064_li0064
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111990
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0065_li0065
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111991
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0066_li0066
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111992
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0067_li0067
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111993
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0068_li0068
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111994
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0069_li0069
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111995
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0070_li0070
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111996
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0071_li0071
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111997
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0072_li0072
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111998
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0073_li0073
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$111999
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0074_li0074
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112000
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0075_li0075
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112001
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0076_li0076
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112002
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0077_li0077
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112003
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0078_li0078
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112004
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0079_li0079
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112005
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0080_li0080
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112006
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0081_li0081
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112007
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0082_li0082
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112008
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0083_li0083
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112009
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0084_li0084
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112010
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0085_li0085
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112011
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0086_li0086
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112012
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0087_li0087
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112013
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0088_li0088
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112014
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0089_li0089
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112015
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0090_li0090
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112016
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0091_li0091
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112017
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0092_li0092
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112018
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0093_li0093
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112019
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0094_li0094
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112020
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0095_li0095
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112021
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0096_li0096
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112022
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0097_li0097
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112023
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0098_li0098
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112024
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0099_li0099
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112025
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0100_li0100
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112026
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0101_li0101
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112027
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0102_li0102
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112028
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0103_li0103
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112029
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0104_li0104
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112030
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0105_li0105
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112031
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0106_li0106
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112032
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0107_li0107
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112033
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0108_li0108
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112034
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0109_li0109
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112035
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0110_li0110
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112036
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0111_li0111
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112037
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0112_li0112
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112038
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0113_li0113
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112039
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0114_li0114
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112040
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0115_li0115
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112041
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0116_li0116
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112042
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0117_li0117
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112043
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0118_li0118
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112044
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0119_li0119
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112045
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0120_li0120
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112046
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0121_li0121
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112047
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0122_li0122
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112048
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0123_li0123
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112049
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0124_li0124
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112050
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0125_li0125
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112051
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0126_li0126
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112052
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0127_li0127
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112053
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0128_li0128
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112054
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0129_li0129
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112055
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0130_li0130
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112056
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0131_li0131
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112057
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0132_li0132
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112058
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0133_li0133
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112059
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0134_li0134
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112060
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0135_li0135
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112061
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0136_li0136
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112062
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0137_li0137
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112063
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0138_li0138
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112064
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0139_li0139
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112065
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0140_li0140
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112066
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0141_li0141
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112067
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0142_li0142
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112068
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0143_li0143
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112069
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0144_li0144
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112070
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0145_li0145
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112071
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0146_li0146
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112072
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0147_li0147
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112073
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0148_li0148
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112074
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0149_li0149
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112075
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0150_li0150
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112076
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0151_li0151
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112077
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0152_li0152
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112078
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0153_li0153
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112079
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0154_li0154
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112080
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0155_li0155
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112081
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0156_li0156
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112082
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0157_li0157
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112083
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \E 1'1
    connect \Q \emulate_reset_emu_srst_sel_1523
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112084
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0159_li0159
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112085
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0160_li0160
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112086
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0161_li0161
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112087
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0162_li0162
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112088
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0163_li0163
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112089
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0164_li0164
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112090
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0165_li0165
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112091
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0166_li0166
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112092
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0167_li0167
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112093
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0168_li0168
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112094
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0169_li0169
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112095
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0170_li0170
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112096
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0171_li0171
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112097
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0172_li0172
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112098
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0173_li0173
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112099
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0174_li0174
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112100
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0175_li0175
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112101
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0176_li0176
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112102
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0177_li0177
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112103
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0178_li0178
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112104
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0179_li0179
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112105
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0180_li0180
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112106
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [0]
    connect \E 1'1
    connect \Q \d_in0 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112107
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [1]
    connect \E 1'1
    connect \Q \d_in0 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112108
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [2]
    connect \E 1'1
    connect \Q \d_in0 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112109
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [3]
    connect \E 1'1
    connect \Q \d_in0 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112110
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [4]
    connect \E 1'1
    connect \Q \d_in0 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112111
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [5]
    connect \E 1'1
    connect \Q \d_in0 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112112
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [6]
    connect \E 1'1
    connect \Q \d_in0 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112113
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [7]
    connect \E 1'1
    connect \Q \d_in0 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112114
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [8]
    connect \E 1'1
    connect \Q \d_in0 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112115
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [9]
    connect \E 1'1
    connect \Q \d_in0 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112116
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [10]
    connect \E 1'1
    connect \Q \d_in0 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112117
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [11]
    connect \E 1'1
    connect \Q \d_in0 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112118
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [12]
    connect \E 1'1
    connect \Q \d_in0 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112119
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [13]
    connect \E 1'1
    connect \Q \d_in0 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112120
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [14]
    connect \E 1'1
    connect \Q \d_in0 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112121
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [15]
    connect \E 1'1
    connect \Q \d_in0 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112122
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [16]
    connect \E 1'1
    connect \Q \d_in0 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112123
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [17]
    connect \E 1'1
    connect \Q \d_in0 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112124
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [18]
    connect \E 1'1
    connect \Q \d_in0 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112125
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [19]
    connect \E 1'1
    connect \Q \d_in0 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112126
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [20]
    connect \E 1'1
    connect \Q \d_in0 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112127
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [21]
    connect \E 1'1
    connect \Q \d_in0 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112128
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [22]
    connect \E 1'1
    connect \Q \d_in0 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112129
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [23]
    connect \E 1'1
    connect \Q \d_in0 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112130
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [24]
    connect \E 1'1
    connect \Q \d_in0 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112131
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [25]
    connect \E 1'1
    connect \Q \d_in0 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112132
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [26]
    connect \E 1'1
    connect \Q \d_in0 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112133
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [27]
    connect \E 1'1
    connect \Q \d_in0 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112134
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [28]
    connect \E 1'1
    connect \Q \d_in0 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112135
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [29]
    connect \E 1'1
    connect \Q \d_in0 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112136
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [30]
    connect \E 1'1
    connect \Q \d_in0 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112137
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [31]
    connect \E 1'1
    connect \Q \d_in0 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112138
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [320]
    connect \E 1'1
    connect \Q \d_in10 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112139
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [321]
    connect \E 1'1
    connect \Q \d_in10 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112140
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [322]
    connect \E 1'1
    connect \Q \d_in10 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112141
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [323]
    connect \E 1'1
    connect \Q \d_in10 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112142
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [324]
    connect \E 1'1
    connect \Q \d_in10 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112143
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [325]
    connect \E 1'1
    connect \Q \d_in10 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112144
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [326]
    connect \E 1'1
    connect \Q \d_in10 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112145
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [327]
    connect \E 1'1
    connect \Q \d_in10 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112146
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [328]
    connect \E 1'1
    connect \Q \d_in10 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112147
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [329]
    connect \E 1'1
    connect \Q \d_in10 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112148
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [330]
    connect \E 1'1
    connect \Q \d_in10 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112149
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [331]
    connect \E 1'1
    connect \Q \d_in10 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112150
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [332]
    connect \E 1'1
    connect \Q \d_in10 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112151
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [333]
    connect \E 1'1
    connect \Q \d_in10 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112152
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [334]
    connect \E 1'1
    connect \Q \d_in10 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112153
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [335]
    connect \E 1'1
    connect \Q \d_in10 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112154
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [336]
    connect \E 1'1
    connect \Q \d_in10 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112155
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [337]
    connect \E 1'1
    connect \Q \d_in10 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112156
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [338]
    connect \E 1'1
    connect \Q \d_in10 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112157
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [339]
    connect \E 1'1
    connect \Q \d_in10 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112158
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [340]
    connect \E 1'1
    connect \Q \d_in10 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112159
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [341]
    connect \E 1'1
    connect \Q \d_in10 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112160
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [342]
    connect \E 1'1
    connect \Q \d_in10 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112161
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [343]
    connect \E 1'1
    connect \Q \d_in10 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112162
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [344]
    connect \E 1'1
    connect \Q \d_in10 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112163
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [345]
    connect \E 1'1
    connect \Q \d_in10 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112164
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [346]
    connect \E 1'1
    connect \Q \d_in10 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112165
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [347]
    connect \E 1'1
    connect \Q \d_in10 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112166
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [348]
    connect \E 1'1
    connect \Q \d_in10 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112167
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [349]
    connect \E 1'1
    connect \Q \d_in10 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112168
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [350]
    connect \E 1'1
    connect \Q \d_in10 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112169
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [351]
    connect \E 1'1
    connect \Q \d_in10 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112170
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [352]
    connect \E 1'1
    connect \Q \d_in11 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112171
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [353]
    connect \E 1'1
    connect \Q \d_in11 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112172
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [354]
    connect \E 1'1
    connect \Q \d_in11 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112173
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [355]
    connect \E 1'1
    connect \Q \d_in11 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112174
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [356]
    connect \E 1'1
    connect \Q \d_in11 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112175
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [357]
    connect \E 1'1
    connect \Q \d_in11 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112176
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [358]
    connect \E 1'1
    connect \Q \d_in11 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112177
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [359]
    connect \E 1'1
    connect \Q \d_in11 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112178
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [360]
    connect \E 1'1
    connect \Q \d_in11 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112179
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [361]
    connect \E 1'1
    connect \Q \d_in11 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112180
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [362]
    connect \E 1'1
    connect \Q \d_in11 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112181
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [363]
    connect \E 1'1
    connect \Q \d_in11 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112182
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [364]
    connect \E 1'1
    connect \Q \d_in11 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112183
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [365]
    connect \E 1'1
    connect \Q \d_in11 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112184
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [366]
    connect \E 1'1
    connect \Q \d_in11 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112185
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [367]
    connect \E 1'1
    connect \Q \d_in11 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112186
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [368]
    connect \E 1'1
    connect \Q \d_in11 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112187
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [369]
    connect \E 1'1
    connect \Q \d_in11 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112188
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [370]
    connect \E 1'1
    connect \Q \d_in11 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112189
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [371]
    connect \E 1'1
    connect \Q \d_in11 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112190
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [372]
    connect \E 1'1
    connect \Q \d_in11 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112191
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [373]
    connect \E 1'1
    connect \Q \d_in11 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112192
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [374]
    connect \E 1'1
    connect \Q \d_in11 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112193
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [375]
    connect \E 1'1
    connect \Q \d_in11 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112194
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [376]
    connect \E 1'1
    connect \Q \d_in11 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112195
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [377]
    connect \E 1'1
    connect \Q \d_in11 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112196
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [378]
    connect \E 1'1
    connect \Q \d_in11 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112197
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [379]
    connect \E 1'1
    connect \Q \d_in11 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112198
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [380]
    connect \E 1'1
    connect \Q \d_in11 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112199
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [381]
    connect \E 1'1
    connect \Q \d_in11 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112200
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [382]
    connect \E 1'1
    connect \Q \d_in11 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112201
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [383]
    connect \E 1'1
    connect \Q \d_in11 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112202
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [32]
    connect \E 1'1
    connect \Q \d_in1 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112203
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [33]
    connect \E 1'1
    connect \Q \d_in1 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112204
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [34]
    connect \E 1'1
    connect \Q \d_in1 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112205
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [35]
    connect \E 1'1
    connect \Q \d_in1 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112206
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [36]
    connect \E 1'1
    connect \Q \d_in1 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112207
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [37]
    connect \E 1'1
    connect \Q \d_in1 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112208
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [38]
    connect \E 1'1
    connect \Q \d_in1 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112209
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [39]
    connect \E 1'1
    connect \Q \d_in1 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112210
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [40]
    connect \E 1'1
    connect \Q \d_in1 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112211
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [41]
    connect \E 1'1
    connect \Q \d_in1 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112212
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [42]
    connect \E 1'1
    connect \Q \d_in1 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112213
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [43]
    connect \E 1'1
    connect \Q \d_in1 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112214
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [44]
    connect \E 1'1
    connect \Q \d_in1 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112215
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [45]
    connect \E 1'1
    connect \Q \d_in1 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112216
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [46]
    connect \E 1'1
    connect \Q \d_in1 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112217
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [47]
    connect \E 1'1
    connect \Q \d_in1 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112218
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [48]
    connect \E 1'1
    connect \Q \d_in1 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112219
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [49]
    connect \E 1'1
    connect \Q \d_in1 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112220
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [50]
    connect \E 1'1
    connect \Q \d_in1 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112221
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [51]
    connect \E 1'1
    connect \Q \d_in1 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112222
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [52]
    connect \E 1'1
    connect \Q \d_in1 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112223
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [53]
    connect \E 1'1
    connect \Q \d_in1 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112224
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [54]
    connect \E 1'1
    connect \Q \d_in1 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112225
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [55]
    connect \E 1'1
    connect \Q \d_in1 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112226
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [56]
    connect \E 1'1
    connect \Q \d_in1 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112227
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [57]
    connect \E 1'1
    connect \Q \d_in1 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112228
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [58]
    connect \E 1'1
    connect \Q \d_in1 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112229
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [59]
    connect \E 1'1
    connect \Q \d_in1 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112230
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [60]
    connect \E 1'1
    connect \Q \d_in1 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112231
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [61]
    connect \E 1'1
    connect \Q \d_in1 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112232
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [62]
    connect \E 1'1
    connect \Q \d_in1 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112233
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [63]
    connect \E 1'1
    connect \Q \d_in1 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112234
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [64]
    connect \E 1'1
    connect \Q \d_in2 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112235
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [65]
    connect \E 1'1
    connect \Q \d_in2 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112236
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [66]
    connect \E 1'1
    connect \Q \d_in2 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112237
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [67]
    connect \E 1'1
    connect \Q \d_in2 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112238
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [68]
    connect \E 1'1
    connect \Q \d_in2 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112239
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [69]
    connect \E 1'1
    connect \Q \d_in2 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112240
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [70]
    connect \E 1'1
    connect \Q \d_in2 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112241
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [71]
    connect \E 1'1
    connect \Q \d_in2 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112242
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [72]
    connect \E 1'1
    connect \Q \d_in2 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112243
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [73]
    connect \E 1'1
    connect \Q \d_in2 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112244
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [74]
    connect \E 1'1
    connect \Q \d_in2 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112245
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [75]
    connect \E 1'1
    connect \Q \d_in2 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112246
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [76]
    connect \E 1'1
    connect \Q \d_in2 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112247
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [77]
    connect \E 1'1
    connect \Q \d_in2 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112248
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [78]
    connect \E 1'1
    connect \Q \d_in2 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112249
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [79]
    connect \E 1'1
    connect \Q \d_in2 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112250
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [80]
    connect \E 1'1
    connect \Q \d_in2 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112251
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [81]
    connect \E 1'1
    connect \Q \d_in2 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112252
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [82]
    connect \E 1'1
    connect \Q \d_in2 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112253
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [83]
    connect \E 1'1
    connect \Q \d_in2 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112254
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [84]
    connect \E 1'1
    connect \Q \d_in2 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112255
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [85]
    connect \E 1'1
    connect \Q \d_in2 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112256
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [86]
    connect \E 1'1
    connect \Q \d_in2 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112257
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [87]
    connect \E 1'1
    connect \Q \d_in2 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112258
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [88]
    connect \E 1'1
    connect \Q \d_in2 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112259
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [89]
    connect \E 1'1
    connect \Q \d_in2 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112260
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [90]
    connect \E 1'1
    connect \Q \d_in2 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112261
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [91]
    connect \E 1'1
    connect \Q \d_in2 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112262
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [92]
    connect \E 1'1
    connect \Q \d_in2 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112263
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [93]
    connect \E 1'1
    connect \Q \d_in2 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112264
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [94]
    connect \E 1'1
    connect \Q \d_in2 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112265
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [95]
    connect \E 1'1
    connect \Q \d_in2 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112266
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [96]
    connect \E 1'1
    connect \Q \d_in3 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112267
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [97]
    connect \E 1'1
    connect \Q \d_in3 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112268
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [98]
    connect \E 1'1
    connect \Q \d_in3 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112269
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [99]
    connect \E 1'1
    connect \Q \d_in3 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112270
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [100]
    connect \E 1'1
    connect \Q \d_in3 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112271
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [101]
    connect \E 1'1
    connect \Q \d_in3 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112272
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [102]
    connect \E 1'1
    connect \Q \d_in3 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112273
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [103]
    connect \E 1'1
    connect \Q \d_in3 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112274
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [104]
    connect \E 1'1
    connect \Q \d_in3 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112275
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [105]
    connect \E 1'1
    connect \Q \d_in3 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112276
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [106]
    connect \E 1'1
    connect \Q \d_in3 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112277
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [107]
    connect \E 1'1
    connect \Q \d_in3 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112278
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [108]
    connect \E 1'1
    connect \Q \d_in3 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112279
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [109]
    connect \E 1'1
    connect \Q \d_in3 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112280
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [110]
    connect \E 1'1
    connect \Q \d_in3 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112281
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [111]
    connect \E 1'1
    connect \Q \d_in3 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112282
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [112]
    connect \E 1'1
    connect \Q \d_in3 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112283
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [113]
    connect \E 1'1
    connect \Q \d_in3 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112284
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [114]
    connect \E 1'1
    connect \Q \d_in3 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112285
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [115]
    connect \E 1'1
    connect \Q \d_in3 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112286
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [116]
    connect \E 1'1
    connect \Q \d_in3 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112287
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [117]
    connect \E 1'1
    connect \Q \d_in3 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112288
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [118]
    connect \E 1'1
    connect \Q \d_in3 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112289
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [119]
    connect \E 1'1
    connect \Q \d_in3 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112290
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [128]
    connect \E 1'1
    connect \Q \d_in4 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112291
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [129]
    connect \E 1'1
    connect \Q \d_in4 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112292
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [130]
    connect \E 1'1
    connect \Q \d_in4 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112293
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [131]
    connect \E 1'1
    connect \Q \d_in4 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112294
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [132]
    connect \E 1'1
    connect \Q \d_in4 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112295
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [133]
    connect \E 1'1
    connect \Q \d_in4 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112296
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [134]
    connect \E 1'1
    connect \Q \d_in4 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112297
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [135]
    connect \E 1'1
    connect \Q \d_in4 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112298
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [136]
    connect \E 1'1
    connect \Q \d_in4 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112299
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [137]
    connect \E 1'1
    connect \Q \d_in4 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112300
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [138]
    connect \E 1'1
    connect \Q \d_in4 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112301
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [139]
    connect \E 1'1
    connect \Q \d_in4 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112302
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [140]
    connect \E 1'1
    connect \Q \d_in4 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112303
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [141]
    connect \E 1'1
    connect \Q \d_in4 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112304
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [142]
    connect \E 1'1
    connect \Q \d_in4 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112305
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [143]
    connect \E 1'1
    connect \Q \d_in4 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112306
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [144]
    connect \E 1'1
    connect \Q \d_in4 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112307
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [145]
    connect \E 1'1
    connect \Q \d_in4 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112308
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [146]
    connect \E 1'1
    connect \Q \d_in4 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112309
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [147]
    connect \E 1'1
    connect \Q \d_in4 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112310
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [148]
    connect \E 1'1
    connect \Q \d_in4 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112311
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [149]
    connect \E 1'1
    connect \Q \d_in4 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112312
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [150]
    connect \E 1'1
    connect \Q \d_in4 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112313
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [151]
    connect \E 1'1
    connect \Q \d_in4 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112314
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [152]
    connect \E 1'1
    connect \Q \d_in4 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112315
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [153]
    connect \E 1'1
    connect \Q \d_in4 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112316
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [154]
    connect \E 1'1
    connect \Q \d_in4 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112317
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [155]
    connect \E 1'1
    connect \Q \d_in4 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112318
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [156]
    connect \E 1'1
    connect \Q \d_in4 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112319
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [157]
    connect \E 1'1
    connect \Q \d_in4 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112320
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [158]
    connect \E 1'1
    connect \Q \d_in4 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112321
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [159]
    connect \E 1'1
    connect \Q \d_in4 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112322
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [160]
    connect \E 1'1
    connect \Q \d_in5 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112323
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [161]
    connect \E 1'1
    connect \Q \d_in5 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112324
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [162]
    connect \E 1'1
    connect \Q \d_in5 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112325
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [163]
    connect \E 1'1
    connect \Q \d_in5 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112326
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [164]
    connect \E 1'1
    connect \Q \d_in5 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112327
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [165]
    connect \E 1'1
    connect \Q \d_in5 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112328
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [166]
    connect \E 1'1
    connect \Q \d_in5 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112329
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [167]
    connect \E 1'1
    connect \Q \d_in5 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112330
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [168]
    connect \E 1'1
    connect \Q \d_in5 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112331
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [169]
    connect \E 1'1
    connect \Q \d_in5 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112332
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [170]
    connect \E 1'1
    connect \Q \d_in5 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112333
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [171]
    connect \E 1'1
    connect \Q \d_in5 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112334
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [172]
    connect \E 1'1
    connect \Q \d_in5 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112335
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [173]
    connect \E 1'1
    connect \Q \d_in5 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112336
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [174]
    connect \E 1'1
    connect \Q \d_in5 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112337
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [175]
    connect \E 1'1
    connect \Q \d_in5 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112338
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [176]
    connect \E 1'1
    connect \Q \d_in5 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112339
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [177]
    connect \E 1'1
    connect \Q \d_in5 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112340
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [178]
    connect \E 1'1
    connect \Q \d_in5 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112341
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [179]
    connect \E 1'1
    connect \Q \d_in5 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112342
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [180]
    connect \E 1'1
    connect \Q \d_in5 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112343
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [181]
    connect \E 1'1
    connect \Q \d_in5 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112344
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [182]
    connect \E 1'1
    connect \Q \d_in5 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112345
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [183]
    connect \E 1'1
    connect \Q \d_in5 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112346
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [192]
    connect \E 1'1
    connect \Q \d_in6 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112347
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [193]
    connect \E 1'1
    connect \Q \d_in6 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112348
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [194]
    connect \E 1'1
    connect \Q \d_in6 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112349
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [195]
    connect \E 1'1
    connect \Q \d_in6 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112350
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [196]
    connect \E 1'1
    connect \Q \d_in6 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112351
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [197]
    connect \E 1'1
    connect \Q \d_in6 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112352
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [198]
    connect \E 1'1
    connect \Q \d_in6 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112353
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [199]
    connect \E 1'1
    connect \Q \d_in6 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112354
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [200]
    connect \E 1'1
    connect \Q \d_in6 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112355
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [201]
    connect \E 1'1
    connect \Q \d_in6 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112356
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [202]
    connect \E 1'1
    connect \Q \d_in6 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112357
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [203]
    connect \E 1'1
    connect \Q \d_in6 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112358
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [204]
    connect \E 1'1
    connect \Q \d_in6 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112359
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [205]
    connect \E 1'1
    connect \Q \d_in6 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112360
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [206]
    connect \E 1'1
    connect \Q \d_in6 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112361
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [207]
    connect \E 1'1
    connect \Q \d_in6 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112362
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [208]
    connect \E 1'1
    connect \Q \d_in6 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112363
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [209]
    connect \E 1'1
    connect \Q \d_in6 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112364
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [210]
    connect \E 1'1
    connect \Q \d_in6 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112365
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [211]
    connect \E 1'1
    connect \Q \d_in6 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112366
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [212]
    connect \E 1'1
    connect \Q \d_in6 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112367
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [213]
    connect \E 1'1
    connect \Q \d_in6 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112368
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [214]
    connect \E 1'1
    connect \Q \d_in6 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112369
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [215]
    connect \E 1'1
    connect \Q \d_in6 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112370
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [216]
    connect \E 1'1
    connect \Q \d_in6 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112371
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [217]
    connect \E 1'1
    connect \Q \d_in6 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112372
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [218]
    connect \E 1'1
    connect \Q \d_in6 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112373
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [219]
    connect \E 1'1
    connect \Q \d_in6 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112374
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [220]
    connect \E 1'1
    connect \Q \d_in6 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112375
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [221]
    connect \E 1'1
    connect \Q \d_in6 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112376
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [222]
    connect \E 1'1
    connect \Q \d_in6 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112377
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [223]
    connect \E 1'1
    connect \Q \d_in6 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112378
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [224]
    connect \E 1'1
    connect \Q \d_in7 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112379
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [225]
    connect \E 1'1
    connect \Q \d_in7 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112380
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [226]
    connect \E 1'1
    connect \Q \d_in7 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112381
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [227]
    connect \E 1'1
    connect \Q \d_in7 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112382
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [228]
    connect \E 1'1
    connect \Q \d_in7 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112383
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [229]
    connect \E 1'1
    connect \Q \d_in7 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112384
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [230]
    connect \E 1'1
    connect \Q \d_in7 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112385
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [231]
    connect \E 1'1
    connect \Q \d_in7 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112386
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [232]
    connect \E 1'1
    connect \Q \d_in7 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112387
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [233]
    connect \E 1'1
    connect \Q \d_in7 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112388
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [234]
    connect \E 1'1
    connect \Q \d_in7 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112389
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [235]
    connect \E 1'1
    connect \Q \d_in7 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112390
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [236]
    connect \E 1'1
    connect \Q \d_in7 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112391
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [237]
    connect \E 1'1
    connect \Q \d_in7 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112392
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [238]
    connect \E 1'1
    connect \Q \d_in7 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112393
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [239]
    connect \E 1'1
    connect \Q \d_in7 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112394
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [240]
    connect \E 1'1
    connect \Q \d_in7 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112395
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [241]
    connect \E 1'1
    connect \Q \d_in7 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112396
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [242]
    connect \E 1'1
    connect \Q \d_in7 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112397
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [243]
    connect \E 1'1
    connect \Q \d_in7 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112398
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [244]
    connect \E 1'1
    connect \Q \d_in7 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112399
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [245]
    connect \E 1'1
    connect \Q \d_in7 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112400
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [246]
    connect \E 1'1
    connect \Q \d_in7 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112401
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [247]
    connect \E 1'1
    connect \Q \d_in7 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112402
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [256]
    connect \E 1'1
    connect \Q \d_in8 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112403
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [257]
    connect \E 1'1
    connect \Q \d_in8 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112404
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [258]
    connect \E 1'1
    connect \Q \d_in8 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112405
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [259]
    connect \E 1'1
    connect \Q \d_in8 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112406
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [260]
    connect \E 1'1
    connect \Q \d_in8 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112407
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [261]
    connect \E 1'1
    connect \Q \d_in8 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112408
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [262]
    connect \E 1'1
    connect \Q \d_in8 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112409
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [263]
    connect \E 1'1
    connect \Q \d_in8 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112410
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [264]
    connect \E 1'1
    connect \Q \d_in8 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112411
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [265]
    connect \E 1'1
    connect \Q \d_in8 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112412
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [266]
    connect \E 1'1
    connect \Q \d_in8 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112413
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [267]
    connect \E 1'1
    connect \Q \d_in8 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112414
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [268]
    connect \E 1'1
    connect \Q \d_in8 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112415
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [269]
    connect \E 1'1
    connect \Q \d_in8 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112416
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [270]
    connect \E 1'1
    connect \Q \d_in8 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112417
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [271]
    connect \E 1'1
    connect \Q \d_in8 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112418
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [272]
    connect \E 1'1
    connect \Q \d_in8 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112419
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [273]
    connect \E 1'1
    connect \Q \d_in8 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112420
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [274]
    connect \E 1'1
    connect \Q \d_in8 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112421
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [275]
    connect \E 1'1
    connect \Q \d_in8 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112422
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [276]
    connect \E 1'1
    connect \Q \d_in8 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112423
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [277]
    connect \E 1'1
    connect \Q \d_in8 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112424
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [278]
    connect \E 1'1
    connect \Q \d_in8 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112425
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [279]
    connect \E 1'1
    connect \Q \d_in8 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112426
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [280]
    connect \E 1'1
    connect \Q \d_in8 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112427
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [281]
    connect \E 1'1
    connect \Q \d_in8 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112428
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [282]
    connect \E 1'1
    connect \Q \d_in8 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112429
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [283]
    connect \E 1'1
    connect \Q \d_in8 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112430
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [284]
    connect \E 1'1
    connect \Q \d_in8 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112431
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [285]
    connect \E 1'1
    connect \Q \d_in8 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112432
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [286]
    connect \E 1'1
    connect \Q \d_in8 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112433
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [287]
    connect \E 1'1
    connect \Q \d_in8 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112434
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [288]
    connect \E 1'1
    connect \Q \d_in9 [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112435
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [289]
    connect \E 1'1
    connect \Q \d_in9 [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112436
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [290]
    connect \E 1'1
    connect \Q \d_in9 [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112437
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [291]
    connect \E 1'1
    connect \Q \d_in9 [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112438
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [292]
    connect \E 1'1
    connect \Q \d_in9 [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112439
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [293]
    connect \E 1'1
    connect \Q \d_in9 [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112440
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [294]
    connect \E 1'1
    connect \Q \d_in9 [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112441
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [295]
    connect \E 1'1
    connect \Q \d_in9 [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112442
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [296]
    connect \E 1'1
    connect \Q \d_in9 [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112443
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [297]
    connect \E 1'1
    connect \Q \d_in9 [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112444
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [298]
    connect \E 1'1
    connect \Q \d_in9 [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112445
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [299]
    connect \E 1'1
    connect \Q \d_in9 [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112446
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [300]
    connect \E 1'1
    connect \Q \d_in9 [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112447
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [301]
    connect \E 1'1
    connect \Q \d_in9 [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112448
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [302]
    connect \E 1'1
    connect \Q \d_in9 [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112449
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [303]
    connect \E 1'1
    connect \Q \d_in9 [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112450
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [304]
    connect \E 1'1
    connect \Q \d_in9 [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112451
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [305]
    connect \E 1'1
    connect \Q \d_in9 [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112452
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [306]
    connect \E 1'1
    connect \Q \d_in9 [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112453
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [307]
    connect \E 1'1
    connect \Q \d_in9 [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112454
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [308]
    connect \E 1'1
    connect \Q \d_in9 [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112455
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [309]
    connect \E 1'1
    connect \Q \d_in9 [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112456
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [310]
    connect \E 1'1
    connect \Q \d_in9 [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112457
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [311]
    connect \E 1'1
    connect \Q \d_in9 [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112458
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [312]
    connect \E 1'1
    connect \Q \d_in9 [24]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112459
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [313]
    connect \E 1'1
    connect \Q \d_in9 [25]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112460
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [314]
    connect \E 1'1
    connect \Q \d_in9 [26]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112461
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [315]
    connect \E 1'1
    connect \Q \d_in9 [27]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112462
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [316]
    connect \E 1'1
    connect \Q \d_in9 [28]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112463
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [317]
    connect \E 1'1
    connect \Q \d_in9 [29]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112464
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [318]
    connect \E 1'1
    connect \Q \d_in9 [30]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112465
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [319]
    connect \E 1'1
    connect \Q \d_in9 [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112466
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0541_li0541
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112467
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0542_li0542
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112468
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0543_li0543
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112469
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0544_li0544
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112470
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0545_li0545
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112471
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0546_li0546
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112472
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0547_li0547
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112473
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0548_li0548
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance100.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112474
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0549_li0549
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112475
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0550_li0550
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112476
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0551_li0551
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112477
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0552_li0552
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112478
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0553_li0553
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112479
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$new_n7195_
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112480
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0555_li0555
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112481
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0556_li0556
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance10090.data_out [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112482
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0557_li0557
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112483
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0558_li0558
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112484
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0559_li0559
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112485
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0560_li0560
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112486
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0561_li0561
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112487
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0562_li0562
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112488
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0563_li0563
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112489
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0564_li0564
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance110100.data_out [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112490
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0565_li0565
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112491
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0566_li0566
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112492
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0567_li0567
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112493
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0568_li0568
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112494
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0569_li0569
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112495
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0570_li0570
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112496
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0571_li0571
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112497
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0572_li0572
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance120112.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112498
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0573_li0573
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112499
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0574_li0574
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112500
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0575_li0575
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112501
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0576_li0576
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112502
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0577_li0577
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112503
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0578_li0578
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112504
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0579_li0579
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112505
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0580_li0580
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance211.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112506
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0581_li0581
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112507
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0582_li0582
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112508
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0583_li0583
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112509
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0584_li0584
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112510
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0585_li0585
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112511
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0586_li0586
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112512
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0587_li0587
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112513
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0588_li0588
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance322.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112514
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0589_li0589
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112515
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0590_li0590
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112516
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0591_li0591
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112517
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0592_li0592
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112518
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0593_li0593
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112519
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0594_li0594
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112520
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0595_li0595
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112521
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0596_li0596
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance434.data_out [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112522
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0597_li0597
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112523
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0598_li0598
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112524
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0599_li0599
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112525
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0600_li0600
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112526
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0601_li0601
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112527
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0602_li0602
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112528
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0603_li0603
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112529
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0604_li0604
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance541.data_out [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112530
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0605_li0605
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112531
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0606_li0606
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112532
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0607_li0607
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112533
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0608_li0608
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112534
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0609_li0609
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112535
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0610_li0610
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112536
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0611_li0611
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112537
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0612_li0612
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112538
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0613_li0613
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance874.data_out [31]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112539
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0614_li0614
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112540
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0615_li0615
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112541
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0616_li0616
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112542
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0617_li0617
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112543
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0618_li0618
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112544
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0619_li0619
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112545
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0620_li0620
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112546
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0621_li0621
    connect \E 1'1
    connect \Q \design122_12_5_inst.encoder_instance981.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112548
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0623_li0623
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112549
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0624_li0624
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112550
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0625_li0625
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112551
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0626_li0626
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112552
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0627_li0627
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112553
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0628_li0628
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112554
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0629_li0629
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112555
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0630_li0630
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112556
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0631_li0631
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112557
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0632_li0632
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112558
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0633_li0633
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112559
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0634_li0634
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112560
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0635_li0635
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112561
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0636_li0636
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112562
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0637_li0637
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112563
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0638_li0638
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112564
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0639_li0639
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112565
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0640_li0640
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112566
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0641_li0641
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112567
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0642_li0642
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112568
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0643_li0643
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112569
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0644_li0644
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112570
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0645_li0645
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112571
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0646_li0646
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112572
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0647_li0647
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112573
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0648_li0648
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112574
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0649_li0649
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112575
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0650_li0650
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112576
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0651_li0651
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112577
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0652_li0652
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112578
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0653_li0653
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112579
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0654_li0654
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112581
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0656_li0656
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112582
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0657_li0657
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112583
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0658_li0658
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112584
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0659_li0659
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112585
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0660_li0660
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112586
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0661_li0661
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112587
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0662_li0662
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112588
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0663_li0663
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112589
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0664_li0664
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112590
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0665_li0665
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112591
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0666_li0666
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112592
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0667_li0667
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112593
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0668_li0668
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112594
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0669_li0669
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112595
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0670_li0670
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112596
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0671_li0671
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112597
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0672_li0672
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112598
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0673_li0673
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112599
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0674_li0674
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112600
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0675_li0675
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112601
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0676_li0676
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112602
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0677_li0677
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112603
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0678_li0678
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112604
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0679_li0679
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112605
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0680_li0680
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112606
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0681_li0681
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112607
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0682_li0682
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112608
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0683_li0683
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112609
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0684_li0684
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112610
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0685_li0685
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112611
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0686_li0686
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112612
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0687_li0687
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112613
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0688_li0688
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112614
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0689_li0689
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112615
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0690_li0690
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112616
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0691_li0691
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112617
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0692_li0692
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112618
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0693_li0693
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112619
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0694_li0694
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112620
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0695_li0695
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112621
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0696_li0696
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112622
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0697_li0697
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112623
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0698_li0698
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112624
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0699_li0699
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112625
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0700_li0700
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112626
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0701_li0701
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112627
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0702_li0702
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112628
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0703_li0703
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112629
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0704_li0704
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112630
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0705_li0705
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112631
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0706_li0706
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112632
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0707_li0707
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112633
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0708_li0708
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112634
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0709_li0709
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112635
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0710_li0710
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112636
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0711_li0711
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112637
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0712_li0712
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112638
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0713_li0713
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112639
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0714_li0714
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112640
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0715_li0715
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112641
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0716_li0716
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112642
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0717_li0717
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112643
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0718_li0718
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112644
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0719_li0719
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112645
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0720_li0720
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112646
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0721_li0721
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112647
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0722_li0722
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112648
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0723_li0723
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112649
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0724_li0724
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112650
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0725_li0725
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112651
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0726_li0726
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112652
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0727_li0727
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112653
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0728_li0728
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112654
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0729_li0729
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112655
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0730_li0730
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112656
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0731_li0731
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112657
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0732_li0732
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112658
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0733_li0733
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112659
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0734_li0734
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112660
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0735_li0735
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112661
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0736_li0736
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112662
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0737_li0737
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112663
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0738_li0738
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112664
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0739_li0739
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112665
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0740_li0740
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112666
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0741_li0741
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112667
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0742_li0742
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112668
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0743_li0743
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112669
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0744_li0744
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112670
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0745_li0745
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112671
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0746_li0746
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112672
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0747_li0747
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112673
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0748_li0748
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112674
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0749_li0749
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112675
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0750_li0750
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112676
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0751_li0751
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112677
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0752_li0752
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112678
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0753_li0753
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112679
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0754_li0754
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112680
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0755_li0755
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112681
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0756_li0756
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112682
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0757_li0757
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112683
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0758_li0758
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112684
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0759_li0759
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112685
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0760_li0760
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112686
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0761_li0761
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112687
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0762_li0762
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112688
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0763_li0763
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112689
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0764_li0764
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112690
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0765_li0765
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112691
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0766_li0766
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112692
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0767_li0767
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112693
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0768_li0768
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112694
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0769_li0769
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112695
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0770_li0770
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112696
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0771_li0771
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112697
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0772_li0772
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112698
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0773_li0773
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112699
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0774_li0774
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112700
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0775_li0775
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112701
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0776_li0776
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112702
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0777_li0777
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112703
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0778_li0778
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112704
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0779_li0779
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112705
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0780_li0780
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112706
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0781_li0781
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112707
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0782_li0782
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112708
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0783_li0783
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112709
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0784_li0784
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112710
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0785_li0785
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112711
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0786_li0786
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112712
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0787_li0787
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112713
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0788_li0788
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112714
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0789_li0789
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112715
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0790_li0790
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112716
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0791_li0791
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112717
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0792_li0792
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112718
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0793_li0793
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112719
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0794_li0794
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112720
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0795_li0795
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112721
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0796_li0796
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112722
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0797_li0797
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112723
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0798_li0798
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112724
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0799_li0799
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112725
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0800_li0800
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112726
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0801_li0801
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112727
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0802_li0802
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112728
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0803_li0803
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112729
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0804_li0804
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112730
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0805_li0805
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112731
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0806_li0806
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112732
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0807_li0807
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112733
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0808_li0808
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112734
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0809_li0809
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112735
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0810_li0810
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112736
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0811_li0811
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112737
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0812_li0812
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112738
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0813_li0813
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112739
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0814_li0814
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112740
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0815_li0815
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112741
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0816_li0816
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112742
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0817_li0817
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112743
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0818_li0818
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112744
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0819_li0819
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112745
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0820_li0820
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112746
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0821_li0821
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112747
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0822_li0822
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112748
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0823_li0823
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112749
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0824_li0824
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112750
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0825_li0825
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112751
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0826_li0826
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112752
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0827_li0827
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112753
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0828_li0828
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112754
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0829_li0829
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112755
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0830_li0830
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112756
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0831_li0831
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112757
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0832_li0832
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112758
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0833_li0833
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112759
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0834_li0834
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112760
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0835_li0835
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112761
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0836_li0836
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112762
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0837_li0837
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112763
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0838_li0838
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112764
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0839_li0839
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112765
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0840_li0840
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112766
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0841_li0841
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112767
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0842_li0842
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112768
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0843_li0843
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112769
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0844_li0844
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112770
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0845_li0845
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112771
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0846_li0846
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112772
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0847_li0847
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112773
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0848_li0848
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112774
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0849_li0849
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112775
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0850_li0850
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112776
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0851_li0851
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112777
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0852_li0852
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112778
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0853_li0853
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112779
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0854_li0854
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112780
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0855_li0855
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112781
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0856_li0856
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112782
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0857_li0857
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112783
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0858_li0858
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112784
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0859_li0859
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112785
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0860_li0860
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112786
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0861_li0861
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112787
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0862_li0862
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112788
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0863_li0863
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112789
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0864_li0864
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112790
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0865_li0865
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112791
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0866_li0866
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112792
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0867_li0867
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112793
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0868_li0868
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112794
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0869_li0869
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112795
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0870_li0870
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112796
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0871_li0871
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112797
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0872_li0872
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112798
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0873_li0873
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112799
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0874_li0874
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112800
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0875_li0875
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112801
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0876_li0876
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112802
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0877_li0877
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112803
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0878_li0878
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112804
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0879_li0879
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112805
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0880_li0880
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112806
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0881_li0881
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112807
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0882_li0882
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112808
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0883_li0883
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112809
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0884_li0884
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112810
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0885_li0885
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112811
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0886_li0886
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112812
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0887_li0887
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112813
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0888_li0888
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112814
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0889_li0889
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112815
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0890_li0890
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112816
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0891_li0891
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112817
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0892_li0892
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112818
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0893_li0893
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112819
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0894_li0894
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112820
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0895_li0895
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112821
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0896_li0896
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112822
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0897_li0897
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112823
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0898_li0898
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112824
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0899_li0899
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112825
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0900_li0900
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112826
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0901_li0901
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112827
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0902_li0902
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112828
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0903_li0903
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112829
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0904_li0904
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112830
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0905_li0905
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112831
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0906_li0906
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112832
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0907_li0907
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112833
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0908_li0908
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112834
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0909_li0909
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112835
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0910_li0910
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112836
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0911_li0911
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112837
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0912_li0912
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112838
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0913_li0913
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112839
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0914_li0914
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112840
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0915_li0915
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112841
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0916_li0916
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112842
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0917_li0917
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112843
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0918_li0918
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112844
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0919_li0919
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112845
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0920_li0920
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112846
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0921_li0921
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112847
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0922_li0922
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112848
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0923_li0923
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112849
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0924_li0924
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112850
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0925_li0925
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112851
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0926_li0926
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112852
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0927_li0927
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112853
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0928_li0928
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112854
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0929_li0929
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112855
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0930_li0930
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112856
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0931_li0931
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112857
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0932_li0932
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112858
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0933_li0933
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112859
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0934_li0934
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112860
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0935_li0935
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112861
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0936_li0936
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112862
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0937_li0937
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112863
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0938_li0938
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112864
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0939_li0939
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112865
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0940_li0940
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112866
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0941_li0941
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112867
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0942_li0942
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112868
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0943_li0943
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112869
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0944_li0944
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112870
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0945_li0945
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112871
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0946_li0946
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112872
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0947_li0947
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112873
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0948_li0948
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112874
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0949_li0949
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112875
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0950_li0950
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112876
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0951_li0951
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112877
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0952_li0952
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112878
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0953_li0953
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112879
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0954_li0954
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112880
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0955_li0955
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112881
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0956_li0956
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112882
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0957_li0957
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112883
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0958_li0958
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112884
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0959_li0959
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112885
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0960_li0960
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112886
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0961_li0961
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112887
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0962_li0962
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112888
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0963_li0963
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112889
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0964_li0964
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112890
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0965_li0965
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112891
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0966_li0966
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112892
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0967_li0967
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112893
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0968_li0968
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112894
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0969_li0969
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112895
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0970_li0970
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112896
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0971_li0971
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112897
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0972_li0972
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112898
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0973_li0973
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112899
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0974_li0974
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112900
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0975_li0975
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112901
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0976_li0976
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112902
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0977_li0977
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112903
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0978_li0978
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112904
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0979_li0979
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112905
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0980_li0980
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112906
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0981_li0981
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112907
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0982_li0982
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112908
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0983_li0983
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112909
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0984_li0984
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112910
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0985_li0985
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112911
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0986_li0986
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112912
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0987_li0987
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112913
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0988_li0988
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112914
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0989_li0989
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112915
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0990_li0990
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112916
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0991_li0991
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112917
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0992_li0992
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112918
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0993_li0993
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112919
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0994_li0994
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112920
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0995_li0995
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112921
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0996_li0996
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112922
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0997_li0997
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112923
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0998_li0998
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112924
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li0999_li0999
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112925
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1000_li1000
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112926
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1001_li1001
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112927
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1002_li1002
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112928
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1003_li1003
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112929
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1004_li1004
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112930
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1005_li1005
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112931
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1006_li1006
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112932
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1007_li1007
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112933
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1008_li1008
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112934
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1009_li1009
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112935
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1010_li1010
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112936
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1011_li1011
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112937
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1012_li1012
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112938
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1013_li1013
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112939
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1014_li1014
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112940
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1015_li1015
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112941
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1016_li1016
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112942
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1017_li1017
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112943
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1018_li1018
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112944
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1019_li1019
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112945
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1020_li1020
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112946
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1021_li1021
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112947
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1022_li1022
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112948
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1023_li1023
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112949
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1024_li1024
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112950
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1025_li1025
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112951
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1026_li1026
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112952
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1027_li1027
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112953
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1028_li1028
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112954
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1029_li1029
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112955
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1030_li1030
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112956
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1031_li1031
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112957
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1032_li1032
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112958
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1033_li1033
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112959
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1034_li1034
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112960
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1035_li1035
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112961
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1036_li1036
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112962
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1037_li1037
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112963
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1038_li1038
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112964
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1039_li1039
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112965
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1040_li1040
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112966
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1041_li1041
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112967
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1042_li1042
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112968
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1043_li1043
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112969
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1044_li1044
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112970
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1045_li1045
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112971
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1046_li1046
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112972
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1047_li1047
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112973
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1048_li1048
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112974
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1049_li1049
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112975
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1050_li1050
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112976
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1051_li1051
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112977
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1052_li1052
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112978
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1053_li1053
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112979
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1054_li1054
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112980
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1055_li1055
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112981
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1056_li1056
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112982
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1057_li1057
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112983
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1058_li1058
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112984
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1059_li1059
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112985
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1060_li1060
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112986
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1061_li1061
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112987
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1062_li1062
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112988
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1063_li1063
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112989
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1064_li1064
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112990
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1065_li1065
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112991
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1066_li1066
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112992
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1067_li1067
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112993
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1068_li1068
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112994
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1069_li1069
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112995
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1070_li1070
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112996
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1071_li1071
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112997
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1072_li1072
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112998
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1073_li1073
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$112999
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1074_li1074
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113000
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1075_li1075
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113001
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1076_li1076
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113002
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1077_li1077
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113003
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1078_li1078
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113004
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1079_li1079
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113005
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1080_li1080
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113006
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1081_li1081
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113007
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1082_li1082
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113008
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1083_li1083
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113009
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1084_li1084
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113010
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1085_li1085
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113011
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1086_li1086
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113012
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1087_li1087
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113013
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1088_li1088
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113014
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1089_li1089
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113015
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1090_li1090
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113016
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1091_li1091
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113017
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1092_li1092
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113018
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1093_li1093
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113019
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1094_li1094
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113020
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1095_li1095
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113021
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1096_li1096
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113022
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1097_li1097
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113023
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1098_li1098
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113024
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1099_li1099
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113025
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1100_li1100
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113026
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1101_li1101
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113027
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1102_li1102
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113028
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1103_li1103
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113029
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1104_li1104
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113030
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1105_li1105
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113031
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1106_li1106
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113032
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1107_li1107
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113033
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1108_li1108
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113034
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1109_li1109
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113035
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1110_li1110
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113036
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1111_li1111
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113037
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1112_li1112
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113038
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1113_li1113
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113039
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1114_li1114
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113040
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1115_li1115
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113041
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1116_li1116
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113042
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1117_li1117
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113043
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1118_li1118
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113044
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1119_li1119
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113045
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1120_li1120
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113046
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1121_li1121
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113047
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1122_li1122
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113048
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1123_li1123
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113049
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1124_li1124
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113050
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1125_li1125
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113051
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1126_li1126
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113052
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1127_li1127
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113053
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1128_li1128
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113054
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1129_li1129
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113055
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1130_li1130
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113056
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1131_li1131
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113057
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1132_li1132
    connect \E 1'1
    connect \Q \design122_12_5_inst.memory_cntrl_instance10092.state [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113058
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1133_li1133
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113059
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1134_li1134
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113060
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1135_li1135
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113061
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1136_li1136
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113062
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1137_li1137
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113063
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1138_li1138
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113064
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1139_li1139
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113065
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1140_li1140
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113066
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1141_li1141
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113067
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1142_li1142
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113068
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1143_li1143
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113069
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1144_li1144
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113070
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1145_li1145
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113071
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1146_li1146
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113072
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1147_li1147
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113073
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1148_li1148
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance10094.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113074
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1149_li1149
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113075
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1150_li1150
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113076
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1151_li1151
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113077
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1152_li1152
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113078
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1153_li1153
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113079
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1154_li1154
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113080
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1155_li1155
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113081
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1156_li1156
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance101.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113082
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1157_li1157
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113083
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1158_li1158
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113084
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1159_li1159
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113085
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1160_li1160
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113086
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1161_li1161
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113087
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1162_li1162
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113088
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1163_li1163
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113089
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1164_li1164
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113090
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1165_li1165
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113091
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1166_li1166
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113092
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1167_li1167
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113093
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1168_li1168
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113094
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1169_li1169
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113095
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1170_li1170
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113096
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1171_li1171
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113097
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1172_li1172
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance110104.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113098
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1173_li1173
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113099
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1174_li1174
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113100
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1175_li1175
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113101
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1176_li1176
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113102
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1177_li1177
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113103
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1178_li1178
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113104
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1179_li1179
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113105
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1180_li1180
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance120113.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113106
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1181_li1181
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113107
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1182_li1182
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113108
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1183_li1183
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113109
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1184_li1184
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113110
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1185_li1185
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113111
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1186_li1186
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113112
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1187_li1187
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113113
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1188_li1188
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance212.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113114
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1189_li1189
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113115
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1190_li1190
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113116
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1191_li1191
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113117
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1192_li1192
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113118
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1193_li1193
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113119
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1194_li1194
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113120
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1195_li1195
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113121
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1196_li1196
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance323.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113122
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1197_li1197
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113123
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1198_li1198
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113124
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1199_li1199
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113125
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1200_li1200
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113126
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1201_li1201
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113127
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1202_li1202
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113128
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1203_li1203
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113129
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1204_li1204
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113130
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1205_li1205
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113131
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1206_li1206
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113132
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1207_li1207
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113133
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1208_li1208
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113134
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1209_li1209
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113135
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1210_li1210
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113136
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1211_li1211
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113137
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1212_li1212
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113138
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1213_li1213
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113139
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1214_li1214
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113140
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1215_li1215
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113141
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1216_li1216
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113142
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1217_li1217
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113143
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1218_li1218
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113144
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1219_li1219
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113145
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1220_li1220
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance431.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113146
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1221_li1221
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113147
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1222_li1222
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113148
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1223_li1223
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113149
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1224_li1224
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113150
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1225_li1225
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113151
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1226_li1226
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113152
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1227_li1227
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113153
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1228_li1228
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113154
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1229_li1229
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113155
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1230_li1230
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113156
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1231_li1231
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113157
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1232_li1232
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113158
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1233_li1233
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113159
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1234_li1234
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113160
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1235_li1235
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113161
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1236_li1236
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113162
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1237_li1237
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113163
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1238_li1238
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113164
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1239_li1239
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113165
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1240_li1240
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113166
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1241_li1241
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113167
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1242_li1242
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113168
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1243_li1243
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113169
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1244_li1244
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance543.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113170
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1245_li1245
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113171
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1246_li1246
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113172
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1247_li1247
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113173
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1248_li1248
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113174
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1249_li1249
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113175
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1250_li1250
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113176
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1251_li1251
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113177
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1252_li1252
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113178
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1253_li1253
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113179
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1254_li1254
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113180
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1255_li1255
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113181
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1256_li1256
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113182
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1257_li1257
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113183
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1258_li1258
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113184
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1259_li1259
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113185
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1260_li1260
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113186
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1261_li1261
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113187
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1262_li1262
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113188
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1263_li1263
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113189
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1264_li1264
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113190
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1265_li1265
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113191
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1266_li1266
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113192
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1267_li1267
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113193
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1268_li1268
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance651.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113194
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1269_li1269
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113195
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1270_li1270
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113196
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1271_li1271
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113197
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1272_li1272
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113198
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1273_li1273
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113199
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1274_li1274
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113200
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1275_li1275
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113201
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1276_li1276
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113202
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1277_li1277
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113203
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1278_li1278
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113204
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1279_li1279
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113205
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1280_li1280
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113206
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1281_li1281
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113207
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1282_li1282
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113208
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1283_li1283
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113209
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1284_li1284
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113210
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1285_li1285
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113211
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1286_li1286
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113212
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1287_li1287
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113213
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1288_li1288
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113214
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1289_li1289
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113215
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1290_li1290
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113216
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1291_li1291
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113217
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1292_li1292
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance762.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113218
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1293_li1293
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [0]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113219
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1294_li1294
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [1]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113220
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1295_li1295
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113221
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1296_li1296
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113222
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1297_li1297
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113223
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1298_li1298
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [5]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113224
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1299_li1299
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [6]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113225
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1300_li1300
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [7]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113226
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1301_li1301
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [8]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113227
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1302_li1302
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [9]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113228
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1303_li1303
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113229
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1304_li1304
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113230
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1305_li1305
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [12]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113231
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1306_li1306
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [13]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113232
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1307_li1307
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [14]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113233
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1308_li1308
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [15]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113234
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1309_li1309
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [16]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113235
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1310_li1310
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [17]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113236
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1311_li1311
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113237
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1312_li1312
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [19]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113238
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1313_li1313
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [20]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113239
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1314_li1314
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [21]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113240
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1315_li1315
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113241
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1316_li1316
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance870.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113242
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1317_li1317
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [2]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113243
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1318_li1318
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [3]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113244
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1319_li1319
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [4]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113245
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1320_li1320
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [10]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113246
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1321_li1321
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [11]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113247
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1322_li1322
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [23]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113248
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1323_li1323
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [18]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113249
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $abc$111924$li1324_li1324
    connect \E 1'1
    connect \Q \design122_12_5_inst.register_instance982.data_out [22]
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70"
  cell \DFFRE $abc$111924$auto$blifparse.cc:377:parse_blif$113250
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$rst
    connect \E 1'1
    connect \Q \design122_12_5_inst.full_adder_instance10093.cin
    connect \R 1'1
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118294
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [0]
    connect \E 1'1
    connect \Q \tmp [0]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118295
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [1]
    connect \E 1'1
    connect \Q \tmp [1]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118296
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [2]
    connect \E 1'1
    connect \Q \tmp [2]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118297
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [3]
    connect \E 1'1
    connect \Q \tmp [3]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118298
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [4]
    connect \E 1'1
    connect \Q \tmp [4]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118299
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [5]
    connect \E 1'1
    connect \Q \tmp [5]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118300
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [6]
    connect \E 1'1
    connect \Q \tmp [6]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118301
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [7]
    connect \E 1'1
    connect \Q \tmp [7]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118302
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [8]
    connect \E 1'1
    connect \Q \tmp [8]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118303
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [9]
    connect \E 1'1
    connect \Q \tmp [9]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118304
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [10]
    connect \E 1'1
    connect \Q \tmp [10]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118305
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [11]
    connect \E 1'1
    connect \Q \tmp [11]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118306
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [12]
    connect \E 1'1
    connect \Q \tmp [12]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118307
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [13]
    connect \E 1'1
    connect \Q \tmp [13]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118308
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [14]
    connect \E 1'1
    connect \Q \tmp [14]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118309
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [15]
    connect \E 1'1
    connect \Q \tmp [15]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118310
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [16]
    connect \E 1'1
    connect \Q \tmp [16]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118311
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [17]
    connect \E 1'1
    connect \Q \tmp [17]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118312
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [18]
    connect \E 1'1
    connect \Q \tmp [18]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118313
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [19]
    connect \E 1'1
    connect \Q \tmp [19]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118314
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [20]
    connect \E 1'1
    connect \Q \tmp [20]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118315
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [21]
    connect \E 1'1
    connect \Q \tmp [21]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118316
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [22]
    connect \E 1'1
    connect \Q \tmp [22]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118317
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [23]
    connect \E 1'1
    connect \Q \tmp [23]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118318
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [24]
    connect \E 1'1
    connect \Q \tmp [24]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118319
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [25]
    connect \E 1'1
    connect \Q \tmp [25]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118320
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [26]
    connect \E 1'1
    connect \Q \tmp [26]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118321
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [27]
    connect \E 1'1
    connect \Q \tmp [27]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118322
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [28]
    connect \E 1'1
    connect \Q \tmp [28]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118323
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [29]
    connect \E 1'1
    connect \Q \tmp [29]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118324
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [30]
    connect \E 1'1
    connect \Q \tmp [30]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118325
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D $iopadmap$in [31]
    connect \E 1'1
    connect \Q \tmp [31]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118326
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [0]
    connect \E 1'1
    connect \Q \tmp [32]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118327
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [1]
    connect \E 1'1
    connect \Q \tmp [33]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118328
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [2]
    connect \E 1'1
    connect \Q \tmp [34]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118329
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [3]
    connect \E 1'1
    connect \Q \tmp [35]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118330
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [4]
    connect \E 1'1
    connect \Q \tmp [36]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118331
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [5]
    connect \E 1'1
    connect \Q \tmp [37]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118332
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [6]
    connect \E 1'1
    connect \Q \tmp [38]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118333
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [7]
    connect \E 1'1
    connect \Q \tmp [39]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118334
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [8]
    connect \E 1'1
    connect \Q \tmp [40]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118335
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [9]
    connect \E 1'1
    connect \Q \tmp [41]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118336
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [10]
    connect \E 1'1
    connect \Q \tmp [42]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118337
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [11]
    connect \E 1'1
    connect \Q \tmp [43]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118338
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [12]
    connect \E 1'1
    connect \Q \tmp [44]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118339
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [13]
    connect \E 1'1
    connect \Q \tmp [45]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118340
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [14]
    connect \E 1'1
    connect \Q \tmp [46]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118341
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [15]
    connect \E 1'1
    connect \Q \tmp [47]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118342
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [16]
    connect \E 1'1
    connect \Q \tmp [48]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118343
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [17]
    connect \E 1'1
    connect \Q \tmp [49]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118344
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [18]
    connect \E 1'1
    connect \Q \tmp [50]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118345
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [19]
    connect \E 1'1
    connect \Q \tmp [51]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118346
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [20]
    connect \E 1'1
    connect \Q \tmp [52]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118347
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [21]
    connect \E 1'1
    connect \Q \tmp [53]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118348
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [22]
    connect \E 1'1
    connect \Q \tmp [54]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118349
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [23]
    connect \E 1'1
    connect \Q \tmp [55]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118350
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [24]
    connect \E 1'1
    connect \Q \tmp [56]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118351
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [25]
    connect \E 1'1
    connect \Q \tmp [57]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118352
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [26]
    connect \E 1'1
    connect \Q \tmp [58]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118353
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [27]
    connect \E 1'1
    connect \Q \tmp [59]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118354
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [28]
    connect \E 1'1
    connect \Q \tmp [60]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118355
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [29]
    connect \E 1'1
    connect \Q \tmp [61]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118356
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [30]
    connect \E 1'1
    connect \Q \tmp [62]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118357
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [31]
    connect \E 1'1
    connect \Q \tmp [63]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118358
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [32]
    connect \E 1'1
    connect \Q \tmp [64]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118359
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [33]
    connect \E 1'1
    connect \Q \tmp [65]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118360
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [34]
    connect \E 1'1
    connect \Q \tmp [66]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118361
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [35]
    connect \E 1'1
    connect \Q \tmp [67]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118362
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [36]
    connect \E 1'1
    connect \Q \tmp [68]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118363
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [37]
    connect \E 1'1
    connect \Q \tmp [69]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118364
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [38]
    connect \E 1'1
    connect \Q \tmp [70]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118365
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [39]
    connect \E 1'1
    connect \Q \tmp [71]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118366
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [40]
    connect \E 1'1
    connect \Q \tmp [72]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118367
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [41]
    connect \E 1'1
    connect \Q \tmp [73]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118368
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [42]
    connect \E 1'1
    connect \Q \tmp [74]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118369
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [43]
    connect \E 1'1
    connect \Q \tmp [75]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118370
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [44]
    connect \E 1'1
    connect \Q \tmp [76]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118371
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [45]
    connect \E 1'1
    connect \Q \tmp [77]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118372
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [46]
    connect \E 1'1
    connect \Q \tmp [78]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118373
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [47]
    connect \E 1'1
    connect \Q \tmp [79]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118374
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [48]
    connect \E 1'1
    connect \Q \tmp [80]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118375
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [49]
    connect \E 1'1
    connect \Q \tmp [81]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118376
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [50]
    connect \E 1'1
    connect \Q \tmp [82]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118377
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [51]
    connect \E 1'1
    connect \Q \tmp [83]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118378
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [52]
    connect \E 1'1
    connect \Q \tmp [84]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118379
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [53]
    connect \E 1'1
    connect \Q \tmp [85]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118380
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [54]
    connect \E 1'1
    connect \Q \tmp [86]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118381
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [55]
    connect \E 1'1
    connect \Q \tmp [87]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118382
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [56]
    connect \E 1'1
    connect \Q \tmp [88]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118383
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [57]
    connect \E 1'1
    connect \Q \tmp [89]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118384
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [58]
    connect \E 1'1
    connect \Q \tmp [90]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118385
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [59]
    connect \E 1'1
    connect \Q \tmp [91]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118386
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [60]
    connect \E 1'1
    connect \Q \tmp [92]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118387
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [61]
    connect \E 1'1
    connect \Q \tmp [93]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118388
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [62]
    connect \E 1'1
    connect \Q \tmp [94]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118389
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [63]
    connect \E 1'1
    connect \Q \tmp [95]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118390
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [64]
    connect \E 1'1
    connect \Q \tmp [96]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118391
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [65]
    connect \E 1'1
    connect \Q \tmp [97]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118392
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [66]
    connect \E 1'1
    connect \Q \tmp [98]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118393
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [67]
    connect \E 1'1
    connect \Q \tmp [99]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118394
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [68]
    connect \E 1'1
    connect \Q \tmp [100]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118395
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [69]
    connect \E 1'1
    connect \Q \tmp [101]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118396
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [70]
    connect \E 1'1
    connect \Q \tmp [102]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118397
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [71]
    connect \E 1'1
    connect \Q \tmp [103]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118398
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [72]
    connect \E 1'1
    connect \Q \tmp [104]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118399
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [73]
    connect \E 1'1
    connect \Q \tmp [105]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118400
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [74]
    connect \E 1'1
    connect \Q \tmp [106]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118401
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [75]
    connect \E 1'1
    connect \Q \tmp [107]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118402
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [76]
    connect \E 1'1
    connect \Q \tmp [108]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118403
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [77]
    connect \E 1'1
    connect \Q \tmp [109]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118404
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [78]
    connect \E 1'1
    connect \Q \tmp [110]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118405
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [79]
    connect \E 1'1
    connect \Q \tmp [111]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118406
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [80]
    connect \E 1'1
    connect \Q \tmp [112]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118407
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [81]
    connect \E 1'1
    connect \Q \tmp [113]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118408
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [82]
    connect \E 1'1
    connect \Q \tmp [114]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118409
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [83]
    connect \E 1'1
    connect \Q \tmp [115]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118410
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [84]
    connect \E 1'1
    connect \Q \tmp [116]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118411
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [85]
    connect \E 1'1
    connect \Q \tmp [117]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118412
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [86]
    connect \E 1'1
    connect \Q \tmp [118]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118413
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [87]
    connect \E 1'1
    connect \Q \tmp [119]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118414
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [88]
    connect \E 1'1
    connect \Q \tmp [120]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118415
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [89]
    connect \E 1'1
    connect \Q \tmp [121]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118416
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [90]
    connect \E 1'1
    connect \Q \tmp [122]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118417
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [91]
    connect \E 1'1
    connect \Q \tmp [123]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118418
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [92]
    connect \E 1'1
    connect \Q \tmp [124]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118419
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [93]
    connect \E 1'1
    connect \Q \tmp [125]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118420
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [94]
    connect \E 1'1
    connect \Q \tmp [126]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118421
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [95]
    connect \E 1'1
    connect \Q \tmp [127]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118422
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [96]
    connect \E 1'1
    connect \Q \tmp [128]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118423
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [97]
    connect \E 1'1
    connect \Q \tmp [129]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118424
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [98]
    connect \E 1'1
    connect \Q \tmp [130]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118425
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [99]
    connect \E 1'1
    connect \Q \tmp [131]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118426
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [100]
    connect \E 1'1
    connect \Q \tmp [132]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118427
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [101]
    connect \E 1'1
    connect \Q \tmp [133]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118428
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [102]
    connect \E 1'1
    connect \Q \tmp [134]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118429
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [103]
    connect \E 1'1
    connect \Q \tmp [135]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118430
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [104]
    connect \E 1'1
    connect \Q \tmp [136]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118431
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [105]
    connect \E 1'1
    connect \Q \tmp [137]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118432
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [106]
    connect \E 1'1
    connect \Q \tmp [138]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118433
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [107]
    connect \E 1'1
    connect \Q \tmp [139]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118434
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [108]
    connect \E 1'1
    connect \Q \tmp [140]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118435
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [109]
    connect \E 1'1
    connect \Q \tmp [141]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118436
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [110]
    connect \E 1'1
    connect \Q \tmp [142]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118437
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [111]
    connect \E 1'1
    connect \Q \tmp [143]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118438
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [112]
    connect \E 1'1
    connect \Q \tmp [144]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118439
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [113]
    connect \E 1'1
    connect \Q \tmp [145]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118440
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [114]
    connect \E 1'1
    connect \Q \tmp [146]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118441
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [115]
    connect \E 1'1
    connect \Q \tmp [147]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118442
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [116]
    connect \E 1'1
    connect \Q \tmp [148]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118443
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [117]
    connect \E 1'1
    connect \Q \tmp [149]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118444
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [118]
    connect \E 1'1
    connect \Q \tmp [150]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118445
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [119]
    connect \E 1'1
    connect \Q \tmp [151]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118446
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [120]
    connect \E 1'1
    connect \Q \tmp [152]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118447
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [121]
    connect \E 1'1
    connect \Q \tmp [153]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118448
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [122]
    connect \E 1'1
    connect \Q \tmp [154]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118449
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [123]
    connect \E 1'1
    connect \Q \tmp [155]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118450
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [124]
    connect \E 1'1
    connect \Q \tmp [156]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118451
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [125]
    connect \E 1'1
    connect \Q \tmp [157]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118452
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [126]
    connect \E 1'1
    connect \Q \tmp [158]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118453
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [127]
    connect \E 1'1
    connect \Q \tmp [159]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118454
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [128]
    connect \E 1'1
    connect \Q \tmp [160]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118455
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [129]
    connect \E 1'1
    connect \Q \tmp [161]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118456
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [130]
    connect \E 1'1
    connect \Q \tmp [162]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118457
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [131]
    connect \E 1'1
    connect \Q \tmp [163]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118458
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [132]
    connect \E 1'1
    connect \Q \tmp [164]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118459
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [133]
    connect \E 1'1
    connect \Q \tmp [165]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118460
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [134]
    connect \E 1'1
    connect \Q \tmp [166]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118461
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [135]
    connect \E 1'1
    connect \Q \tmp [167]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118462
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [136]
    connect \E 1'1
    connect \Q \tmp [168]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118463
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [137]
    connect \E 1'1
    connect \Q \tmp [169]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118464
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [138]
    connect \E 1'1
    connect \Q \tmp [170]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118465
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [139]
    connect \E 1'1
    connect \Q \tmp [171]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118466
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [140]
    connect \E 1'1
    connect \Q \tmp [172]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118467
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [141]
    connect \E 1'1
    connect \Q \tmp [173]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118468
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [142]
    connect \E 1'1
    connect \Q \tmp [174]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118469
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [143]
    connect \E 1'1
    connect \Q \tmp [175]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118470
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [144]
    connect \E 1'1
    connect \Q \tmp [176]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118471
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [145]
    connect \E 1'1
    connect \Q \tmp [177]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118472
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [146]
    connect \E 1'1
    connect \Q \tmp [178]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118473
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [147]
    connect \E 1'1
    connect \Q \tmp [179]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118474
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [148]
    connect \E 1'1
    connect \Q \tmp [180]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118475
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [149]
    connect \E 1'1
    connect \Q \tmp [181]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118476
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [150]
    connect \E 1'1
    connect \Q \tmp [182]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118477
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [151]
    connect \E 1'1
    connect \Q \tmp [183]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118478
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [152]
    connect \E 1'1
    connect \Q \tmp [184]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118479
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [153]
    connect \E 1'1
    connect \Q \tmp [185]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118480
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [154]
    connect \E 1'1
    connect \Q \tmp [186]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118481
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [155]
    connect \E 1'1
    connect \Q \tmp [187]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118482
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [156]
    connect \E 1'1
    connect \Q \tmp [188]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118483
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [157]
    connect \E 1'1
    connect \Q \tmp [189]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118484
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [158]
    connect \E 1'1
    connect \Q \tmp [190]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118485
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [159]
    connect \E 1'1
    connect \Q \tmp [191]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118486
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [160]
    connect \E 1'1
    connect \Q \tmp [192]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118487
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [161]
    connect \E 1'1
    connect \Q \tmp [193]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118488
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [162]
    connect \E 1'1
    connect \Q \tmp [194]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118489
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [163]
    connect \E 1'1
    connect \Q \tmp [195]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118490
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [164]
    connect \E 1'1
    connect \Q \tmp [196]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118491
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [165]
    connect \E 1'1
    connect \Q \tmp [197]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118492
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [166]
    connect \E 1'1
    connect \Q \tmp [198]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118493
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [167]
    connect \E 1'1
    connect \Q \tmp [199]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118494
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [168]
    connect \E 1'1
    connect \Q \tmp [200]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118495
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [169]
    connect \E 1'1
    connect \Q \tmp [201]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118496
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [170]
    connect \E 1'1
    connect \Q \tmp [202]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118497
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [171]
    connect \E 1'1
    connect \Q \tmp [203]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118498
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [172]
    connect \E 1'1
    connect \Q \tmp [204]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118499
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [173]
    connect \E 1'1
    connect \Q \tmp [205]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118500
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [174]
    connect \E 1'1
    connect \Q \tmp [206]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118501
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [175]
    connect \E 1'1
    connect \Q \tmp [207]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118502
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [176]
    connect \E 1'1
    connect \Q \tmp [208]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118503
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [177]
    connect \E 1'1
    connect \Q \tmp [209]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118504
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [178]
    connect \E 1'1
    connect \Q \tmp [210]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118505
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [179]
    connect \E 1'1
    connect \Q \tmp [211]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118506
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [180]
    connect \E 1'1
    connect \Q \tmp [212]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118507
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [181]
    connect \E 1'1
    connect \Q \tmp [213]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118508
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [182]
    connect \E 1'1
    connect \Q \tmp [214]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118509
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [183]
    connect \E 1'1
    connect \Q \tmp [215]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118510
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [184]
    connect \E 1'1
    connect \Q \tmp [216]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118511
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [185]
    connect \E 1'1
    connect \Q \tmp [217]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118512
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [186]
    connect \E 1'1
    connect \Q \tmp [218]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118513
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [187]
    connect \E 1'1
    connect \Q \tmp [219]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118514
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [188]
    connect \E 1'1
    connect \Q \tmp [220]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118515
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [189]
    connect \E 1'1
    connect \Q \tmp [221]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118516
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [190]
    connect \E 1'1
    connect \Q \tmp [222]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118517
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [191]
    connect \E 1'1
    connect \Q \tmp [223]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118518
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [192]
    connect \E 1'1
    connect \Q \tmp [224]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118519
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [193]
    connect \E 1'1
    connect \Q \tmp [225]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118520
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [194]
    connect \E 1'1
    connect \Q \tmp [226]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118521
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [195]
    connect \E 1'1
    connect \Q \tmp [227]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118522
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [196]
    connect \E 1'1
    connect \Q \tmp [228]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118523
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [197]
    connect \E 1'1
    connect \Q \tmp [229]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118524
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [198]
    connect \E 1'1
    connect \Q \tmp [230]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118525
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [199]
    connect \E 1'1
    connect \Q \tmp [231]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118526
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [200]
    connect \E 1'1
    connect \Q \tmp [232]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118527
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [201]
    connect \E 1'1
    connect \Q \tmp [233]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118528
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [202]
    connect \E 1'1
    connect \Q \tmp [234]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118529
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [203]
    connect \E 1'1
    connect \Q \tmp [235]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118530
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [204]
    connect \E 1'1
    connect \Q \tmp [236]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118531
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [205]
    connect \E 1'1
    connect \Q \tmp [237]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118532
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [206]
    connect \E 1'1
    connect \Q \tmp [238]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118533
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [207]
    connect \E 1'1
    connect \Q \tmp [239]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118534
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [208]
    connect \E 1'1
    connect \Q \tmp [240]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118535
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [209]
    connect \E 1'1
    connect \Q \tmp [241]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118536
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [210]
    connect \E 1'1
    connect \Q \tmp [242]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118537
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [211]
    connect \E 1'1
    connect \Q \tmp [243]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118538
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [212]
    connect \E 1'1
    connect \Q \tmp [244]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118539
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [213]
    connect \E 1'1
    connect \Q \tmp [245]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118540
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [214]
    connect \E 1'1
    connect \Q \tmp [246]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118541
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [215]
    connect \E 1'1
    connect \Q \tmp [247]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118542
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [216]
    connect \E 1'1
    connect \Q \tmp [248]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118543
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [217]
    connect \E 1'1
    connect \Q \tmp [249]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118544
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [218]
    connect \E 1'1
    connect \Q \tmp [250]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118545
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [219]
    connect \E 1'1
    connect \Q \tmp [251]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118546
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [220]
    connect \E 1'1
    connect \Q \tmp [252]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118547
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [221]
    connect \E 1'1
    connect \Q \tmp [253]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118548
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [222]
    connect \E 1'1
    connect \Q \tmp [254]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118549
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [223]
    connect \E 1'1
    connect \Q \tmp [255]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118550
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [224]
    connect \E 1'1
    connect \Q \tmp [256]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118551
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [225]
    connect \E 1'1
    connect \Q \tmp [257]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118552
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [226]
    connect \E 1'1
    connect \Q \tmp [258]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118553
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [227]
    connect \E 1'1
    connect \Q \tmp [259]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118554
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [228]
    connect \E 1'1
    connect \Q \tmp [260]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118555
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [229]
    connect \E 1'1
    connect \Q \tmp [261]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118556
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [230]
    connect \E 1'1
    connect \Q \tmp [262]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118557
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [231]
    connect \E 1'1
    connect \Q \tmp [263]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118558
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [232]
    connect \E 1'1
    connect \Q \tmp [264]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118559
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [233]
    connect \E 1'1
    connect \Q \tmp [265]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118560
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [234]
    connect \E 1'1
    connect \Q \tmp [266]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118561
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [235]
    connect \E 1'1
    connect \Q \tmp [267]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118562
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [236]
    connect \E 1'1
    connect \Q \tmp [268]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118563
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [237]
    connect \E 1'1
    connect \Q \tmp [269]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118564
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [238]
    connect \E 1'1
    connect \Q \tmp [270]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118565
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [239]
    connect \E 1'1
    connect \Q \tmp [271]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118566
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [240]
    connect \E 1'1
    connect \Q \tmp [272]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118567
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [241]
    connect \E 1'1
    connect \Q \tmp [273]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118568
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [242]
    connect \E 1'1
    connect \Q \tmp [274]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118569
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [243]
    connect \E 1'1
    connect \Q \tmp [275]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118570
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [244]
    connect \E 1'1
    connect \Q \tmp [276]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118571
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [245]
    connect \E 1'1
    connect \Q \tmp [277]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118572
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [246]
    connect \E 1'1
    connect \Q \tmp [278]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118573
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [247]
    connect \E 1'1
    connect \Q \tmp [279]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118574
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [248]
    connect \E 1'1
    connect \Q \tmp [280]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118575
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [249]
    connect \E 1'1
    connect \Q \tmp [281]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118576
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [250]
    connect \E 1'1
    connect \Q \tmp [282]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118577
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [251]
    connect \E 1'1
    connect \Q \tmp [283]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118578
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [252]
    connect \E 1'1
    connect \Q \tmp [284]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118579
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [253]
    connect \E 1'1
    connect \Q \tmp [285]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118580
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [254]
    connect \E 1'1
    connect \Q \tmp [286]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118581
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [255]
    connect \E 1'1
    connect \Q \tmp [287]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118582
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [256]
    connect \E 1'1
    connect \Q \tmp [288]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118583
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [257]
    connect \E 1'1
    connect \Q \tmp [289]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118584
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [258]
    connect \E 1'1
    connect \Q \tmp [290]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118585
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [259]
    connect \E 1'1
    connect \Q \tmp [291]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118586
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [260]
    connect \E 1'1
    connect \Q \tmp [292]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118587
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [261]
    connect \E 1'1
    connect \Q \tmp [293]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118588
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [262]
    connect \E 1'1
    connect \Q \tmp [294]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118589
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [263]
    connect \E 1'1
    connect \Q \tmp [295]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118590
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [264]
    connect \E 1'1
    connect \Q \tmp [296]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118591
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [265]
    connect \E 1'1
    connect \Q \tmp [297]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118592
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [266]
    connect \E 1'1
    connect \Q \tmp [298]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118593
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [267]
    connect \E 1'1
    connect \Q \tmp [299]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118594
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [268]
    connect \E 1'1
    connect \Q \tmp [300]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118595
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [269]
    connect \E 1'1
    connect \Q \tmp [301]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118596
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [270]
    connect \E 1'1
    connect \Q \tmp [302]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118597
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [271]
    connect \E 1'1
    connect \Q \tmp [303]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118598
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [272]
    connect \E 1'1
    connect \Q \tmp [304]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118599
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [273]
    connect \E 1'1
    connect \Q \tmp [305]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118600
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [274]
    connect \E 1'1
    connect \Q \tmp [306]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118601
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [275]
    connect \E 1'1
    connect \Q \tmp [307]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118602
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [276]
    connect \E 1'1
    connect \Q \tmp [308]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118603
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [277]
    connect \E 1'1
    connect \Q \tmp [309]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118604
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [278]
    connect \E 1'1
    connect \Q \tmp [310]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118605
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [279]
    connect \E 1'1
    connect \Q \tmp [311]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118606
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [280]
    connect \E 1'1
    connect \Q \tmp [312]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118607
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [281]
    connect \E 1'1
    connect \Q \tmp [313]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118608
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [282]
    connect \E 1'1
    connect \Q \tmp [314]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118609
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [283]
    connect \E 1'1
    connect \Q \tmp [315]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118610
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [284]
    connect \E 1'1
    connect \Q \tmp [316]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118611
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [285]
    connect \E 1'1
    connect \Q \tmp [317]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118612
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [286]
    connect \E 1'1
    connect \Q \tmp [318]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118613
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [287]
    connect \E 1'1
    connect \Q \tmp [319]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118614
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [288]
    connect \E 1'1
    connect \Q \tmp [320]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118615
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [289]
    connect \E 1'1
    connect \Q \tmp [321]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118616
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [290]
    connect \E 1'1
    connect \Q \tmp [322]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118617
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [291]
    connect \E 1'1
    connect \Q \tmp [323]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118618
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [292]
    connect \E 1'1
    connect \Q \tmp [324]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118619
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [293]
    connect \E 1'1
    connect \Q \tmp [325]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118620
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [294]
    connect \E 1'1
    connect \Q \tmp [326]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118621
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [295]
    connect \E 1'1
    connect \Q \tmp [327]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118622
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [296]
    connect \E 1'1
    connect \Q \tmp [328]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118623
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [297]
    connect \E 1'1
    connect \Q \tmp [329]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118624
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [298]
    connect \E 1'1
    connect \Q \tmp [330]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118625
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [299]
    connect \E 1'1
    connect \Q \tmp [331]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118626
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [300]
    connect \E 1'1
    connect \Q \tmp [332]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118627
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [301]
    connect \E 1'1
    connect \Q \tmp [333]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118628
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [302]
    connect \E 1'1
    connect \Q \tmp [334]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118629
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [303]
    connect \E 1'1
    connect \Q \tmp [335]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118630
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [304]
    connect \E 1'1
    connect \Q \tmp [336]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118631
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [305]
    connect \E 1'1
    connect \Q \tmp [337]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118632
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [306]
    connect \E 1'1
    connect \Q \tmp [338]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118633
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [307]
    connect \E 1'1
    connect \Q \tmp [339]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118634
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [308]
    connect \E 1'1
    connect \Q \tmp [340]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118635
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [309]
    connect \E 1'1
    connect \Q \tmp [341]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118636
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [310]
    connect \E 1'1
    connect \Q \tmp [342]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118637
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [311]
    connect \E 1'1
    connect \Q \tmp [343]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118638
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [312]
    connect \E 1'1
    connect \Q \tmp [344]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118639
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [313]
    connect \E 1'1
    connect \Q \tmp [345]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118640
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [314]
    connect \E 1'1
    connect \Q \tmp [346]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118641
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [315]
    connect \E 1'1
    connect \Q \tmp [347]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118642
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [316]
    connect \E 1'1
    connect \Q \tmp [348]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118643
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [317]
    connect \E 1'1
    connect \Q \tmp [349]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118644
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [318]
    connect \E 1'1
    connect \Q \tmp [350]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118645
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [319]
    connect \E 1'1
    connect \Q \tmp [351]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118646
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [320]
    connect \E 1'1
    connect \Q \tmp [352]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118647
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [321]
    connect \E 1'1
    connect \Q \tmp [353]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118648
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [322]
    connect \E 1'1
    connect \Q \tmp [354]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118649
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [323]
    connect \E 1'1
    connect \Q \tmp [355]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118650
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [324]
    connect \E 1'1
    connect \Q \tmp [356]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118651
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [325]
    connect \E 1'1
    connect \Q \tmp [357]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118652
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [326]
    connect \E 1'1
    connect \Q \tmp [358]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118653
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [327]
    connect \E 1'1
    connect \Q \tmp [359]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118654
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [328]
    connect \E 1'1
    connect \Q \tmp [360]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118655
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [329]
    connect \E 1'1
    connect \Q \tmp [361]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118656
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [330]
    connect \E 1'1
    connect \Q \tmp [362]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118657
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [331]
    connect \E 1'1
    connect \Q \tmp [363]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118658
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [332]
    connect \E 1'1
    connect \Q \tmp [364]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118659
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [333]
    connect \E 1'1
    connect \Q \tmp [365]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118660
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [334]
    connect \E 1'1
    connect \Q \tmp [366]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118661
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [335]
    connect \E 1'1
    connect \Q \tmp [367]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118662
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [336]
    connect \E 1'1
    connect \Q \tmp [368]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118663
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [337]
    connect \E 1'1
    connect \Q \tmp [369]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118664
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [338]
    connect \E 1'1
    connect \Q \tmp [370]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118665
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [339]
    connect \E 1'1
    connect \Q \tmp [371]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118666
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [340]
    connect \E 1'1
    connect \Q \tmp [372]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118667
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [341]
    connect \E 1'1
    connect \Q \tmp [373]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118668
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [342]
    connect \E 1'1
    connect \Q \tmp [374]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118669
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [343]
    connect \E 1'1
    connect \Q \tmp [375]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118670
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [344]
    connect \E 1'1
    connect \Q \tmp [376]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118671
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [345]
    connect \E 1'1
    connect \Q \tmp [377]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118672
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [346]
    connect \E 1'1
    connect \Q \tmp [378]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118673
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [347]
    connect \E 1'1
    connect \Q \tmp [379]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118674
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [348]
    connect \E 1'1
    connect \Q \tmp [380]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118675
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [349]
    connect \E 1'1
    connect \Q \tmp [381]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118676
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [350]
    connect \E 1'1
    connect \Q \tmp [382]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68"
  cell \DFFRE $abc$118293$auto$blifparse.cc:377:parse_blif$118677
    connect \C $auto$clkbufmap.cc:298:execute$158936
    connect \D \tmp [351]
    connect \E 1'1
    connect \Q \tmp [383]
    connect \R $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157567
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.register_instance870.data_out [3:2]
    connect \Y $abc$157566$new_new_n2637__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157568
    parameter \INIT_VALUE 65524
    connect \A { $iopadmap$rst \design122_12_5_inst.register_instance870.data_out [2] \design122_12_5_inst.register_instance870.data_out [3] \design122_12_5_inst.register_instance870.data_out [1:0] }
    connect \Y $abc$157566$new_new_n2638__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157569
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.register_instance870.data_out [11:10]
    connect \Y $abc$157566$new_new_n2639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157570
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.register_instance870.data_out [11:10] \design122_12_5_inst.register_instance870.data_out [8] \design122_12_5_inst.register_instance870.data_out [9] }
    connect \Y $abc$157566$new_new_n2640__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157571
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [12] \design122_12_5_inst.register_instance870.data_out [13] \design122_12_5_inst.register_instance870.data_out [15:14] \design122_12_5_inst.register_instance870.data_out [10] \design122_12_5_inst.register_instance870.data_out [11] }
    connect \Y $abc$157566$new_new_n2641__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157572
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.register_instance870.data_out [7:6]
    connect \Y $abc$157566$new_new_n2642__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157573
    parameter \INIT_VALUE 64'0000000100000000000000010000000000000001000000001111111111111111
    connect \A { \design122_12_5_inst.register_instance870.data_out [3:2] \design122_12_5_inst.register_instance870.data_out [4] \design122_12_5_inst.register_instance870.data_out [6:5] \design122_12_5_inst.register_instance870.data_out [7] }
    connect \Y $abc$157566$new_new_n2643__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157574
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [20] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1090_li1090
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157575
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [21] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1091_li1091
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157576
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [22] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1092_li1092
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157577
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [23] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1093_li1093
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157578
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1121_li1121
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157579
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [3] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1123_li1123
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157580
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li1122_li1122
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157581
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li1127_li1127
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157582
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li1126_li1126
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157583
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li1130_li1130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157584
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [31] $iopadmap$rst }
    connect \Y $abc$111924$li0957_li0957
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157585
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [0] $iopadmap$rst }
    connect \Y $abc$111924$li0958_li0958
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157586
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [11] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [11] $iopadmap$rst }
    connect \Y $abc$111924$li0763_li0763
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157587
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [12] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li0764_li0764
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157588
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [13] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [13] $iopadmap$rst }
    connect \Y $abc$111924$li0765_li0765
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157589
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [14] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li0766_li0766
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157590
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li0767_li0767
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157591
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [11] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [11] }
    connect \Y $abc$111924$li0715_li0715
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157592
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [10] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [10] }
    connect \Y $abc$111924$li0714_li0714
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157593
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [12] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [12] }
    connect \Y $abc$111924$li0716_li0716
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157594
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [9] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [9] }
    connect \Y $abc$111924$li0713_li0713
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157595
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [13] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [13] }
    connect \Y $abc$111924$li0717_li0717
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157596
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [8] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [8] }
    connect \Y $abc$111924$li0712_li0712
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157597
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [14] }
    connect \Y $abc$111924$li0718_li0718
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157598
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [7] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [7] }
    connect \Y $abc$111924$li0711_li0711
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157599
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [15] }
    connect \Y $abc$111924$li0719_li0719
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157600
    parameter \INIT_VALUE 4'0100
    connect \A { \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$157566$new_new_n2670__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157601
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [0] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0720_li0720
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157602
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [1] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0721_li0721
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157603
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [2] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0722_li0722
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157604
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [3] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0723_li0723
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157605
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [4] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0724_li0724
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157606
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [5] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0725_li0725
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157607
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [6] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0726_li0726
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157608
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [7] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0727_li0727
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157609
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [8] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0728_li0728
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157610
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [9] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0729_li0729
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157611
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [10] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0730_li0730
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157612
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [11] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0731_li0731
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157613
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [12] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0732_li0732
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157614
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [13] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0733_li0733
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157615
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [14] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0734_li0734
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157616
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [15] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0735_li0735
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157617
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [16] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0736_li0736
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157618
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [15] }
    connect \Y $abc$111924$li0815_li0815
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157619
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [4] \design122_12_5_inst.register_instance212.data_out [11] \design122_12_5_inst.register_instance212.data_out [2] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li0816_li0816
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157620
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [3] \design122_12_5_inst.register_instance212.data_out [4] \design122_12_5_inst.register_instance212.data_out [11] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li0817_li0817
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157621
    parameter \INIT_VALUE 8'00000001
    connect \A { \design122_12_5_inst.register_instance870.data_out [12] \design122_12_5_inst.register_instance870.data_out [15:14] }
    connect \Y $abc$157566$new_new_n2691__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157622
    parameter \INIT_VALUE 64'1111111111111111111111111111000011101110111011101110111011100010
    connect \A { \design122_12_5_inst.register_instance870.data_out [3] \design122_12_5_inst.register_instance870.data_out [7:5] \design122_12_5_inst.register_instance870.data_out [2:1] }
    connect \Y $abc$157566$new_new_n2692__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157623
    parameter \INIT_VALUE 16'1011111100000000
    connect \A { $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [13] $abc$157566$new_new_n2691__ $abc$157566$new_new_n2639__ }
    connect \Y $abc$157566$new_new_n2693__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157624
    parameter \INIT_VALUE 64'1111111111111111111111110011001111111111111111111111000010100000
    connect \A { $abc$157566$new_new_n2637__ $iopadmap$rst $abc$157566$new_new_n2692__ $abc$157566$new_new_n2642__ \design122_12_5_inst.register_instance870.data_out [0] \design122_12_5_inst.register_instance870.data_out [4] }
    connect \Y $abc$157566$new_new_n2694__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157625
    parameter \INIT_VALUE 9371648
    connect \A { \design122_12_5_inst.register_instance870.data_out [8] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2693__ \design122_12_5_inst.register_instance870.data_out [9] $abc$157566$new_new_n2639__ }
    connect \Y $abc$111924$li1078_li1078
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157626
    parameter \INIT_VALUE 4'0001
    connect \A \d_in11 [15:14]
    connect \Y $abc$157566$new_new_n2696__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157627
    parameter \INIT_VALUE 4'0001
    connect \A \d_in11 [11:10]
    connect \Y $abc$157566$new_new_n2697__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157628
    parameter \INIT_VALUE 64'1111111111111111000000001111111110111111101111111011111110111111
    connect \A { $abc$157566$new_new_n2697__ \d_in11 [8] \d_in11 [9] $abc$157566$new_new_n2696__ \d_in11 [12] \d_in11 [13] }
    connect \Y $abc$157566$new_new_n2698__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157629
    parameter \INIT_VALUE 4'0001
    connect \A \d_in11 [3:2]
    connect \Y $abc$157566$new_new_n2699__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157630
    parameter \INIT_VALUE 4'0001
    connect \A \d_in11 [7:6]
    connect \Y $abc$157566$new_new_n2700__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157631
    parameter \INIT_VALUE 65521
    connect \A { $iopadmap$rst \d_in11 [2] \d_in11 [3] \d_in11 [1:0] }
    connect \Y $abc$157566$new_new_n2701__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157632
    parameter \INIT_VALUE 64'1111110011110101000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2701__ \d_in11 [4] $abc$157566$new_new_n2700__ $abc$157566$new_new_n2699__ \d_in11 [5] $abc$157566$new_new_n2698__ }
    connect \Y $abc$111924$li0772_li0772
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157633
    parameter \INIT_VALUE 64'0000000000001111000000000000111100000000000011110111011101111111
    connect \A { \d_in11 [7:6] \d_in11 [2] \d_in11 [3] \d_in11 [5:4] }
    connect \Y $abc$157566$new_new_n2703__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157634
    parameter \INIT_VALUE 720896
    connect \A { \d_in11 [0] $abc$157566$new_new_n2703__ $iopadmap$rst $abc$157566$new_new_n2698__ $abc$157566$new_new_n2700__ }
    connect \Y $abc$111924$li0768_li0768
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157635
    parameter \INIT_VALUE 64'1111110011110101000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2701__ \d_in11 [5] $abc$157566$new_new_n2700__ $abc$157566$new_new_n2699__ \d_in11 [4] $abc$157566$new_new_n2698__ }
    connect \Y $abc$111924$li0773_li0773
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157636
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n2701__ \d_in11 [6] $abc$157566$new_new_n2698__ $abc$157566$new_new_n2699__ }
    connect \Y $abc$111924$li0774_li0774
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157637
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n2701__ \d_in11 [7] $abc$157566$new_new_n2698__ $abc$157566$new_new_n2699__ }
    connect \Y $abc$111924$li0775_li0775
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157638
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [18] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0641_li0641
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157639
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [19] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0642_li0642
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157640
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [20] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0643_li0643
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157641
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [21] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0644_li0644
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157642
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [22] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0645_li0645
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157643
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [23] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0646_li0646
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157644
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [24] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0647_li0647
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157645
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [25] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0648_li0648
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157646
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [26] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0649_li0649
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157647
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [27] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0650_li0650
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157648
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [28] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0651_li0651
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157649
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [0] $iopadmap$rst }
    connect \Y $abc$111924$li0656_li0656
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157650
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [15] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0638_li0638
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157651
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [16] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0639_li0639
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157652
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [17] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0640_li0640
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157653
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [20] $iopadmap$rst }
    connect \Y $abc$111924$li0906_li0906
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157654
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [13] $iopadmap$rst }
    connect \Y $abc$111924$li0939_li0939
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157655
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [21] $iopadmap$rst }
    connect \Y $abc$111924$li0907_li0907
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157656
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li0908_li0908
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157657
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li0909_li0909
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157658
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst }
    connect \Y $abc$111924$li0910_li0910
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157659
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [1] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [1] $iopadmap$rst }
    connect \Y $abc$111924$li0911_li0911
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157660
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li0912_li0912
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157661
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [3] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [3] $iopadmap$rst }
    connect \Y $abc$111924$li0913_li0913
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157662
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [10] $iopadmap$rst }
    connect \Y $abc$111924$li1032_li1032
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157663
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [11] $iopadmap$rst }
    connect \Y $abc$111924$li1033_li1033
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157664
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst }
    connect \Y $abc$111924$li0752_li0752
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157665
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [1] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [1] $iopadmap$rst }
    connect \Y $abc$111924$li0753_li0753
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157666
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li0754_li0754
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157667
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [3] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [3] $iopadmap$rst }
    connect \Y $abc$111924$li0755_li0755
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157668
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [4] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [4] $iopadmap$rst }
    connect \Y $abc$111924$li0756_li0756
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157669
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [5] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [5] $iopadmap$rst }
    connect \Y $abc$111924$li0757_li0757
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157670
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [6] $iopadmap$rst }
    connect \Y $abc$111924$li0758_li0758
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157671
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [7] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [7] $iopadmap$rst }
    connect \Y $abc$111924$li0759_li0759
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157672
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [8] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li0760_li0760
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157673
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [9] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [9] $iopadmap$rst }
    connect \Y $abc$111924$li0761_li0761
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157674
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [10] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li0762_li0762
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157675
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111110010101000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [15:14] \emulate_reset_emu_srst_new_data_1542 [7] \emulate_reset_emu_srst_new_data_1542 [10] \emulate_reset_emu_srst_new_data_1542 [11] \emulate_reset_emu_srst_new_data_1542 [6] }
    connect \Y $abc$157566$new_new_n2745__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157676
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000001110
    connect \A { \emulate_reset_emu_srst_new_data_1542 [9] \emulate_reset_emu_srst_new_data_1542 [10] \emulate_reset_emu_srst_new_data_1542 [11] \emulate_reset_emu_srst_new_data_1542 [8] \emulate_reset_emu_srst_new_data_1542 [6] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2746__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157677
    parameter \INIT_VALUE 64'0000000100000000000000010000000000000001000000001111111111111111
    connect \A { \emulate_reset_emu_srst_new_data_1542 [3:2] \emulate_reset_emu_srst_new_data_1542 [4] \emulate_reset_emu_srst_new_data_1542 [6:5] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2747__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157678
    parameter \INIT_VALUE 64'0000000000000000111111111111010000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_sel_1523 $iopadmap$rst \emulate_reset_emu_srst_new_data_1542 [2] \emulate_reset_emu_srst_new_data_1542 [3] \emulate_reset_emu_srst_new_data_1542 [1:0] }
    connect \Y $abc$157566$new_new_n2748__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157679
    parameter \INIT_VALUE 64'1111111111111111111111111000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2748__ $abc$157566$new_new_n2746__ $abc$157566$new_new_n2747__ \emulate_reset_emu_srst_new_data_1542 [13:12] $abc$157566$new_new_n2745__ }
    connect \Y $abc$157566$new_new_n2749__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157680
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [18] }
    connect \Y $abc$111924$li0690_li0690
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157681
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [17] }
    connect \Y $abc$111924$li0689_li0689
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157682
    parameter \INIT_VALUE 64'0000000100000000000000010000000000000001000000001111111111111111
    connect \A { \emulate_reset_emu_srst_new_data_1542 [3:2] \emulate_reset_emu_srst_new_data_1542 [5:4] \emulate_reset_emu_srst_new_data_1542 [6] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2752__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157683
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [8] \emulate_reset_emu_srst_new_data_1542 [9] \emulate_reset_emu_srst_new_data_1542 [10] \emulate_reset_emu_srst_new_data_1542 [11] \emulate_reset_emu_srst_new_data_1542 [6] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2753__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157684
    parameter \INIT_VALUE 64'0000000000000000111111111111100000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_sel_1523 $iopadmap$rst \emulate_reset_emu_srst_new_data_1542 [2] \emulate_reset_emu_srst_new_data_1542 [3] \emulate_reset_emu_srst_new_data_1542 [1:0] }
    connect \Y $abc$157566$new_new_n2754__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157685
    parameter \INIT_VALUE 64'1111111111111111111111110001000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2754__ $abc$157566$new_new_n2752__ $abc$157566$new_new_n2753__ $abc$157566$new_new_n2745__ \emulate_reset_emu_srst_new_data_1542 [13:12] }
    connect \Y $abc$157566$new_new_n2755__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157686
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [24] }
    connect \Y $abc$111924$li0696_li0696
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157687
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [25] }
    connect \Y $abc$111924$li0697_li0697
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157688
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [26] }
    connect \Y $abc$111924$li0698_li0698
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157689
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [27] }
    connect \Y $abc$111924$li0699_li0699
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157690
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [28] }
    connect \Y $abc$111924$li0700_li0700
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157691
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [29] }
    connect \Y $abc$111924$li0701_li0701
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157692
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [30] }
    connect \Y $abc$111924$li0702_li0702
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157693
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2755__ \emulate_reset_emu_srst_new_data_1542 [31] }
    connect \Y $abc$111924$li0703_li0703
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157694
    parameter \INIT_VALUE 16'0000000100001110
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [0] }
    connect \Y $abc$111924$li0704_li0704
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157695
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [1] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [1] }
    connect \Y $abc$111924$li0705_li0705
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157696
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [2] }
    connect \Y $abc$111924$li0706_li0706
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157697
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [3] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [3] }
    connect \Y $abc$111924$li0707_li0707
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157698
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [4] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [4] }
    connect \Y $abc$111924$li0708_li0708
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157699
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [5] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [5] }
    connect \Y $abc$111924$li0709_li0709
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157700
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [6] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [6] }
    connect \Y $abc$111924$li0710_li0710
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157701
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [25] $iopadmap$rst }
    connect \Y $abc$111924$li1047_li1047
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157702
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [26] $iopadmap$rst }
    connect \Y $abc$111924$li1048_li1048
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157703
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [27] $iopadmap$rst }
    connect \Y $abc$111924$li1049_li1049
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157704
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [28] $iopadmap$rst }
    connect \Y $abc$111924$li1050_li1050
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157705
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [29] $iopadmap$rst }
    connect \Y $abc$111924$li1051_li1051
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157706
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [30] $iopadmap$rst }
    connect \Y $abc$111924$li1052_li1052
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157707
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [31] $iopadmap$rst }
    connect \Y $abc$111924$li1053_li1053
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157708
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst }
    connect \Y $abc$111924$li1054_li1054
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157709
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [1] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [1] $iopadmap$rst }
    connect \Y $abc$111924$li1055_li1055
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157710
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li1056_li1056
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157711
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [3] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [3] $iopadmap$rst }
    connect \Y $abc$111924$li1057_li1057
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157712
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [4] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [4] $iopadmap$rst }
    connect \Y $abc$111924$li1058_li1058
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157713
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [5] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [5] $iopadmap$rst }
    connect \Y $abc$111924$li1059_li1059
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157714
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [6] $iopadmap$rst }
    connect \Y $abc$111924$li1060_li1060
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157715
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [20] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0740_li0740
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157716
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [19] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0739_li0739
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157717
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [21] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0741_li0741
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157718
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [18] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0738_li0738
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157719
    parameter \INIT_VALUE 720896
    connect \A { \d_in11 [1] $abc$157566$new_new_n2703__ $iopadmap$rst $abc$157566$new_new_n2698__ $abc$157566$new_new_n2700__ }
    connect \Y $abc$111924$li0769_li0769
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157720
    parameter \INIT_VALUE 64'0000000010001000000000000000111100000000000000000000000000000000
    connect \A { \d_in11 [2] $abc$157566$new_new_n2700__ $iopadmap$rst $abc$157566$new_new_n2698__ \d_in11 [4] \d_in11 [5] }
    connect \Y $abc$111924$li0770_li0770
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157721
    parameter \INIT_VALUE 64'0000000010001000000000000000111100000000000000000000000000000000
    connect \A { \d_in11 [3] $abc$157566$new_new_n2700__ $iopadmap$rst $abc$157566$new_new_n2698__ \d_in11 [4] \d_in11 [5] }
    connect \Y $abc$111924$li0771_li0771
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157722
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [9] \design122_12_5_inst.register_instance543.data_out [10] \design122_12_5_inst.register_instance543.data_out [8] \design122_12_5_inst.register_instance543.data_out [11] }
    connect \Y $abc$157566$new_new_n2792__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157723
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [12] \design122_12_5_inst.register_instance543.data_out [13] \design122_12_5_inst.register_instance543.data_out [15:14] \design122_12_5_inst.register_instance543.data_out [11:10] }
    connect \Y $abc$157566$new_new_n2793__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157724
    parameter \INIT_VALUE 64'1111111111110000111111111111000011111111111100001000100010001000
    connect \A { \design122_12_5_inst.register_instance543.data_out [7:6] $abc$157566$new_new_n2793__ $abc$157566$new_new_n2792__ \design122_12_5_inst.register_instance543.data_out [4] \design122_12_5_inst.register_instance543.data_out [5] }
    connect \Y $abc$157566$new_new_n2794__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157725
    parameter \INIT_VALUE 64'1001011001101001011010011001011001101001100101101001011001101001
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [3] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [3] \design122_12_5_inst.encoder_instance434.data_out [3] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [3] \design122_12_5_inst.register_instance110104.data_out [3] \design122_12_5_inst.register_instance10094.data_out [3] }
    connect \Y $abc$157566$new_new_n2795__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157726
    parameter \INIT_VALUE 8'01000000
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5:4] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n2796__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157727
    parameter \INIT_VALUE 1066767679
    connect \A { \emulate_reset_emu_srst_new_data_1610 [3] \emulate_reset_emu_srst_new_data_1576 [3] $abc$157566$new_new_n2796__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n2797__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157728
    parameter \INIT_VALUE 2022147960
    connect \A { $abc$157566$new_new_n2797__ $abc$157566$new_new_n2795__ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [3] $abc$157566$new_new_n2794__ \design122_12_5_inst.register_instance543.data_out [3] }
    connect \Y $iopadmap$out [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157729
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.register_instance543.data_out [3:2]
    connect \Y $abc$157566$new_new_n2799__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157730
    parameter \INIT_VALUE 32'11111111111100000001000100010001
    connect \A { $abc$157566$new_new_n2799__ \design122_12_5_inst.register_instance543.data_out [0] \design122_12_5_inst.register_instance543.data_out [1] $abc$157566$new_new_n2793__ $abc$157566$new_new_n2792__ }
    connect \Y $abc$157566$new_new_n2800__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157731
    parameter \INIT_VALUE 4'1001
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [22] }
    connect \Y $abc$157566$new_new_n2801__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157732
    parameter \INIT_VALUE 64'1101011100101000001010001101011100101000110101111101011100101000
    connect \A { $abc$157566$new_new_n2801__ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [6] \emulate_reset_emu_srst_new_data_1576 [6] \emulate_reset_emu_srst_new_data_1610 [6] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n2802__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157733
    parameter \INIT_VALUE 64'1011010001001011010010111011010001001011101101001011010001001011
    connect \A { $abc$157566$new_new_n2802__ \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [6] \design122_12_5_inst.register_instance110104.data_out [6] \design122_12_5_inst.register_instance10094.data_out [6] \design122_12_5_inst.register_instance543.data_out [6] $abc$157566$new_new_n2800__ }
    connect \Y $iopadmap$out [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157734
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [13:12] \design122_12_5_inst.register_instance543.data_out [15:14] \design122_12_5_inst.register_instance543.data_out [11:10] }
    connect \Y $abc$157566$new_new_n2804__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157735
    parameter \INIT_VALUE 64'0000000000000001000000000000000100000000000000011111111111111111
    connect \A { \design122_12_5_inst.register_instance543.data_out [7:6] \design122_12_5_inst.register_instance543.data_out [10] \design122_12_5_inst.register_instance543.data_out [8] \design122_12_5_inst.register_instance543.data_out [9] \design122_12_5_inst.register_instance543.data_out [11] }
    connect \Y $abc$157566$new_new_n2805__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157736
    parameter \INIT_VALUE 64'0000000000001111000000000000111100000000000011111011101110111111
    connect \A { \design122_12_5_inst.register_instance543.data_out [7:6] \design122_12_5_inst.register_instance543.data_out [2] \design122_12_5_inst.register_instance543.data_out [3] \design122_12_5_inst.register_instance543.data_out [4] \design122_12_5_inst.register_instance543.data_out [5] }
    connect \Y $abc$157566$new_new_n2806__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157737
    parameter \INIT_VALUE 64'0100000001000000010000000100000011111111111111111111111101000000
    connect \A { $abc$157566$new_new_n2806__ $abc$157566$new_new_n2804__ $abc$157566$new_new_n2805__ \design122_12_5_inst.register_instance543.data_out [1] $abc$157566$new_new_n2799__ \design122_12_5_inst.register_instance543.data_out [0] }
    connect \Y $abc$157566$new_new_n2807__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157738
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2801__ \emulate_reset_emu_srst_new_data_1576 [16] \emulate_reset_emu_srst_new_data_1610 [16] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [16] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157739
    parameter \INIT_VALUE 32'11110000111100001111000010111011
    connect \A { \design122_12_5_inst.register_instance543.data_out [3:2] \design122_12_5_inst.register_instance543.data_out [5] \design122_12_5_inst.register_instance543.data_out [0] \design122_12_5_inst.register_instance543.data_out [1] }
    connect \Y $abc$157566$new_new_n2809__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157740
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [9:8] \design122_12_5_inst.register_instance543.data_out [10] \design122_12_5_inst.register_instance543.data_out [11] \design122_12_5_inst.register_instance543.data_out [6] \design122_12_5_inst.register_instance543.data_out [7] }
    connect \Y $abc$157566$new_new_n2810__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157741
    parameter \INIT_VALUE 8'11000101
    connect \A { $abc$157566$new_new_n2806__ $abc$157566$new_new_n2809__ $abc$157566$new_new_n2810__ }
    connect \Y $abc$157566$new_new_n2811__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157742
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [13] \design122_12_5_inst.register_instance543.data_out [15] \design122_12_5_inst.register_instance543.data_out [11:10] }
    connect \Y $abc$157566$new_new_n2812__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157743
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111110010101000
    connect \A { \design122_12_5_inst.register_instance543.data_out [14] \design122_12_5_inst.register_instance543.data_out [12] \design122_12_5_inst.register_instance543.data_out [7] \design122_12_5_inst.register_instance543.data_out [3:2] \design122_12_5_inst.register_instance543.data_out [6] }
    connect \Y $abc$157566$new_new_n2813__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157744
    parameter \INIT_VALUE 1996490503
    connect \A { $abc$157566$new_new_n2806__ $abc$157566$new_new_n2809__ $abc$157566$new_new_n2810__ $abc$157566$new_new_n2813__ $abc$157566$new_new_n2812__ }
    connect \Y $abc$157566$new_new_n2814__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157745
    parameter \INIT_VALUE 64'0000000000001110000000000000000011111111111100011111111111111111
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [10] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] }
    connect \Y $abc$157566$new_new_n2815__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157746
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [0] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2:1] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] }
    connect \Y $abc$157566$new_new_n2816__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157747
    parameter \INIT_VALUE 14
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [4:2] }
    connect \Y $abc$157566$new_new_n2817__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157748
    parameter \INIT_VALUE 64'0000000111111101111111100000001011111111000000000000000011111111
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10] \design122_12_5_inst.encoder_instance434.data_out [10] \design122_12_5_inst.encoder_instance874.data_out [10] $abc$157566$new_new_n2817__ $abc$157566$new_new_n2816__ $abc$157566$new_new_n2815__ }
    connect \Y $abc$157566$new_new_n2818__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157749
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.register_instance110104.data_out [8] \design122_12_5_inst.register_instance10094.data_out [8] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [8] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [8] }
    connect \Y $abc$157566$new_new_n2819__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157750
    parameter \INIT_VALUE 16'1101011100101000
    connect \A { $abc$157566$new_new_n2819__ \emulate_reset_emu_srst_new_data_1610 [8] \emulate_reset_emu_srst_new_data_1576 [8] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n2820__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157751
    parameter \INIT_VALUE 16'0100101110110100
    connect \A { $abc$157566$new_new_n2820__ $abc$157566$new_new_n2818__ \design122_12_5_inst.register_instance543.data_out [8] $abc$157566$new_new_n2814__ }
    connect \Y $iopadmap$out [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157752
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2801__ \emulate_reset_emu_srst_new_data_1576 [17] \emulate_reset_emu_srst_new_data_1610 [17] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [17] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157753
    parameter \INIT_VALUE 234881024
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5:4] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3:2] }
    connect \Y $abc$157566$new_new_n2823__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157754
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2:0] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] }
    connect \Y $abc$157566$new_new_n2824__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157755
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [4] \design122_12_5_inst.encoder_instance434.data_out [4] \design122_12_5_inst.register_instance110104.data_out [4] \design122_12_5_inst.register_instance10094.data_out [4] }
    connect \Y $abc$157566$new_new_n2825__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157756
    parameter \INIT_VALUE 64'0010100011010111110101110010100011010111001010000010100011010111
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [4] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [4] \design122_12_5_inst.encoder_instance874.data_out [4] \emulate_reset_emu_srst_new_data_1610 [4] \emulate_reset_emu_srst_new_data_1576 [4] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n2826__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157757
    parameter \INIT_VALUE 534831135
    connect \A { $abc$157566$new_new_n2826__ $abc$157566$new_new_n2825__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [4] $abc$157566$new_new_n2824__ $abc$157566$new_new_n2823__ }
    connect \Y $abc$157566$new_new_n2827__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157758
    parameter \INIT_VALUE 64'0000001100000000101010100000000011111100111111110101010111111111
    connect \A { $abc$157566$new_new_n2827__ $abc$157566$new_new_n2799__ \design122_12_5_inst.register_instance543.data_out [4] \design122_12_5_inst.register_instance543.data_out [1:0] $abc$157566$new_new_n2794__ }
    connect \Y $iopadmap$out [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157759
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.register_instance110104.data_out [14] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [14] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [14] \design122_12_5_inst.register_instance10094.data_out [14] }
    connect \Y $abc$157566$new_new_n2829__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157760
    parameter \INIT_VALUE 16'1101011100101000
    connect \A { $abc$157566$new_new_n2829__ \emulate_reset_emu_srst_new_data_1610 [14] \emulate_reset_emu_srst_new_data_1576 [14] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n2830__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157761
    parameter \INIT_VALUE 4'1001
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] }
    connect \Y $abc$157566$new_new_n2831__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157762
    parameter \INIT_VALUE 64'0101010100111111111010101100000011101010110000000101010100111111
    connect \A { $abc$157566$new_new_n2831__ \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [14] $abc$157566$new_new_n2816__ $abc$157566$new_new_n2817__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [14] }
    connect \Y $abc$157566$new_new_n2832__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157763
    parameter \INIT_VALUE 16'1011010001001011
    connect \A { $abc$157566$new_new_n2832__ $abc$157566$new_new_n2830__ \design122_12_5_inst.register_instance543.data_out [14] $abc$157566$new_new_n2811__ }
    connect \Y $iopadmap$out [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157764
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3:2] }
    connect \Y $abc$157566$new_new_n2834__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157765
    parameter \INIT_VALUE 8'01101001
    connect \A { \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15] \design122_12_5_inst.encoder_instance874.data_out [11] \design122_12_5_inst.encoder_instance434.data_out [11] }
    connect \Y $abc$157566$new_new_n2835__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157766
    parameter \INIT_VALUE 33553920
    connect \A { $abc$157566$new_new_n2835__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11] $abc$157566$new_new_n2834__ $abc$157566$new_new_n2817__ $abc$157566$new_new_n2816__ }
    connect \Y $abc$157566$new_new_n2836__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157767
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [9] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [9] \design122_12_5_inst.register_instance110104.data_out [9] \design122_12_5_inst.register_instance10094.data_out [9] }
    connect \Y $abc$157566$new_new_n2837__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157768
    parameter \INIT_VALUE 16'1101011100101000
    connect \A { $abc$157566$new_new_n2837__ \emulate_reset_emu_srst_new_data_1610 [9] \emulate_reset_emu_srst_new_data_1576 [9] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n2838__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157769
    parameter \INIT_VALUE 16'0100101110110100
    connect \A { $abc$157566$new_new_n2838__ $abc$157566$new_new_n2836__ \design122_12_5_inst.register_instance543.data_out [9] $abc$157566$new_new_n2814__ }
    connect \Y $iopadmap$out [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157770
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li1154_li1154
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157771
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li1155_li1155
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157772
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li1156_li1156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157773
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3:2]
    connect \Y $abc$157566$new_new_n2843__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157774
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6]
    connect \Y $abc$157566$new_new_n2844__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157775
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11:10] }
    connect \Y $abc$157566$new_new_n2845__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157776
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [12] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11] }
    connect \Y $abc$157566$new_new_n2846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157777
    parameter \INIT_VALUE 65528
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5:4] }
    connect \Y $abc$157566$new_new_n2847__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157778
    parameter \INIT_VALUE 64'0000000011111110000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2847__ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0] $abc$157566$new_new_n2843__ $abc$157566$new_new_n2844__ $abc$157566$new_new_n2845__ $abc$157566$new_new_n2846__ }
    connect \Y $abc$111924$li1157_li1157
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157779
    parameter \INIT_VALUE 64'0000000011111110000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2847__ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1] $abc$157566$new_new_n2843__ $abc$157566$new_new_n2844__ $abc$157566$new_new_n2845__ $abc$157566$new_new_n2846__ }
    connect \Y $abc$111924$li1158_li1158
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157780
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1174_li1174
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157781
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1175_li1175
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157782
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1176_li1176
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157783
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1177_li1177
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157784
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li1178_li1178
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157785
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li1179_li1179
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157786
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li1180_li1180
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157787
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1181_li1181
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157788
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1182_li1182
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157789
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1183_li1183
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157790
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1184_li1184
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157791
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1185_li1185
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157792
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li1186_li1186
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157793
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li1187_li1187
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157794
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [1] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [1] $iopadmap$rst }
    connect \Y $abc$111924$li0657_li0657
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157795
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [31] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0654_li0654
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157796
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li0658_li0658
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157797
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [30] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0653_li0653
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157798
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [3] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [3] $iopadmap$rst }
    connect \Y $abc$111924$li0659_li0659
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157799
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [29] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0652_li0652
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157800
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [4] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [4] $iopadmap$rst }
    connect \Y $abc$111924$li0660_li0660
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157801
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [5] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [5] $iopadmap$rst }
    connect \Y $abc$111924$li0661_li0661
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157802
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [6] $iopadmap$rst }
    connect \Y $abc$111924$li0662_li0662
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157803
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [7] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [7] $iopadmap$rst }
    connect \Y $abc$111924$li0663_li0663
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157804
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [8] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li0664_li0664
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157805
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [9] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [9] $iopadmap$rst }
    connect \Y $abc$111924$li0665_li0665
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157806
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [10] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li0666_li0666
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157807
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [11] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [11] $iopadmap$rst }
    connect \Y $abc$111924$li0667_li0667
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157808
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [12] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li0668_li0668
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157809
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [13] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [13] $iopadmap$rst }
    connect \Y $abc$111924$li0669_li0669
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157810
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [14] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li0670_li0670
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157811
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li0671_li0671
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157812
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [12] \emulate_reset_emu_srst_new_data_1542 [13] \emulate_reset_emu_srst_new_data_1542 [14] \emulate_reset_emu_srst_new_data_1542 [15] \emulate_reset_emu_srst_new_data_1542 [11:10] }
    connect \Y $abc$157566$new_new_n2882__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157813
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [9] \emulate_reset_emu_srst_new_data_1542 [10] \emulate_reset_emu_srst_new_data_1542 [11] \emulate_reset_emu_srst_new_data_1542 [8] }
    connect \Y $abc$157566$new_new_n2883__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157814
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$157566$new_new_n2883__ $abc$157566$new_new_n2882__ }
    connect \Y $abc$157566$new_new_n2884__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157815
    parameter \INIT_VALUE 64'1111111111110000111111111111000011111111111100001000100010001000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [7:6] $abc$157566$new_new_n2883__ $abc$157566$new_new_n2882__ \emulate_reset_emu_srst_new_data_1542 [4] \emulate_reset_emu_srst_new_data_1542 [5] }
    connect \Y $abc$157566$new_new_n2885__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157816
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n2885__ $abc$157566$new_new_n2670__ \emulate_reset_emu_srst_new_data_1542 [2] }
    connect \Y $abc$111924$li0674_li0674
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157817
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n2885__ $abc$157566$new_new_n2670__ \emulate_reset_emu_srst_new_data_1542 [3] }
    connect \Y $abc$111924$li0675_li0675
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157818
    parameter \INIT_VALUE 4'0001
    connect \A \emulate_reset_emu_srst_new_data_1542 [3:2]
    connect \Y $abc$157566$new_new_n2888__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157819
    parameter \INIT_VALUE 64'0001000111110000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2670__ \emulate_reset_emu_srst_new_data_1542 [5] $abc$157566$new_new_n2888__ $abc$157566$new_new_n2885__ \emulate_reset_emu_srst_new_data_1542 [1:0] }
    connect \Y $abc$111924$li0677_li0677
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157820
    parameter \INIT_VALUE 64'0001000100001111000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2670__ \emulate_reset_emu_srst_new_data_1542 [6] $abc$157566$new_new_n2888__ $abc$157566$new_new_n2884__ \emulate_reset_emu_srst_new_data_1542 [1:0] }
    connect \Y $abc$111924$li0678_li0678
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157821
    parameter \INIT_VALUE 64'0001000111110000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2670__ \emulate_reset_emu_srst_new_data_1542 [4] $abc$157566$new_new_n2888__ $abc$157566$new_new_n2885__ \emulate_reset_emu_srst_new_data_1542 [1:0] }
    connect \Y $abc$111924$li0676_li0676
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157822
    parameter \INIT_VALUE 64'0001000100001111000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2670__ \emulate_reset_emu_srst_new_data_1542 [7] $abc$157566$new_new_n2888__ $abc$157566$new_new_n2884__ \emulate_reset_emu_srst_new_data_1542 [1:0] }
    connect \Y $abc$111924$li0679_li0679
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157823
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [1] $abc$157566$new_new_n2885__ $abc$157566$new_new_n2670__ $abc$157566$new_new_n2888__ }
    connect \Y $abc$111924$li0673_li0673
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157824
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [0] $abc$157566$new_new_n2885__ $abc$157566$new_new_n2670__ $abc$157566$new_new_n2888__ }
    connect \Y $abc$111924$li0672_li0672
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157825
    parameter \INIT_VALUE 64'0000000000000000111111111111010000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_sel_1523 $iopadmap$rst \emulate_reset_emu_srst_new_data_1542 [2] \emulate_reset_emu_srst_new_data_1542 [3] \emulate_reset_emu_srst_new_data_1542 [0] \emulate_reset_emu_srst_new_data_1542 [1] }
    connect \Y $abc$157566$new_new_n2895__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157826
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [13] \emulate_reset_emu_srst_new_data_1542 [14] \emulate_reset_emu_srst_new_data_1542 [15] \emulate_reset_emu_srst_new_data_1542 [12] \emulate_reset_emu_srst_new_data_1542 [6] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2896__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157827
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1542 [9:8] \emulate_reset_emu_srst_new_data_1542 [10] \emulate_reset_emu_srst_new_data_1542 [11] \emulate_reset_emu_srst_new_data_1542 [6] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2897__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157828
    parameter \INIT_VALUE 64'0000000000000001000000000000000100000000000000011111111111111111
    connect \A { \emulate_reset_emu_srst_new_data_1542 [3:2] \emulate_reset_emu_srst_new_data_1542 [4] \emulate_reset_emu_srst_new_data_1542 [6:5] \emulate_reset_emu_srst_new_data_1542 [7] }
    connect \Y $abc$157566$new_new_n2898__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157829
    parameter \INIT_VALUE 64'0000000011111111000000001111111100000000111111110001111111111111
    connect \A { $abc$157566$new_new_n2898__ $abc$157566$new_new_n2897__ $abc$157566$new_new_n2895__ $abc$157566$new_new_n2896__ \emulate_reset_emu_srst_new_data_1542 [10] \emulate_reset_emu_srst_new_data_1542 [11] }
    connect \Y $abc$157566$new_new_n2899__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157830
    parameter \INIT_VALUE 4'0100
    connect \A { \emulate_reset_emu_srst_new_data_1542 [8] $abc$157566$new_new_n2899__ }
    connect \Y $abc$111924$li0680_li0680
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157831
    parameter \INIT_VALUE 4'0100
    connect \A { \emulate_reset_emu_srst_new_data_1542 [9] $abc$157566$new_new_n2899__ }
    connect \Y $abc$111924$li0681_li0681
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157832
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n2895__ \emulate_reset_emu_srst_new_data_1542 [10] $abc$157566$new_new_n2896__ $abc$157566$new_new_n2898__ }
    connect \Y $abc$111924$li0682_li0682
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157833
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n2895__ \emulate_reset_emu_srst_new_data_1542 [11] $abc$157566$new_new_n2896__ $abc$157566$new_new_n2898__ }
    connect \Y $abc$111924$li0683_li0683
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157834
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n2895__ \emulate_reset_emu_srst_new_data_1542 [12] $abc$157566$new_new_n2897__ $abc$157566$new_new_n2898__ }
    connect \Y $abc$111924$li0684_li0684
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157835
    parameter \INIT_VALUE 4'0100
    connect \A { \emulate_reset_emu_srst_new_data_1542 [13] $abc$157566$new_new_n2899__ }
    connect \Y $abc$111924$li0685_li0685
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157836
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n2895__ \emulate_reset_emu_srst_new_data_1542 [14] $abc$157566$new_new_n2897__ $abc$157566$new_new_n2898__ }
    connect \Y $abc$111924$li0686_li0686
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157837
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n2895__ \emulate_reset_emu_srst_new_data_1542 [15] $abc$157566$new_new_n2897__ $abc$157566$new_new_n2898__ }
    connect \Y $abc$111924$li0687_li0687
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157838
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [16] }
    connect \Y $abc$111924$li0688_li0688
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157839
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [21] }
    connect \Y $abc$111924$li0693_li0693
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157840
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [20] }
    connect \Y $abc$111924$li0692_li0692
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157841
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [22] }
    connect \Y $abc$111924$li0694_li0694
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157842
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [19] }
    connect \Y $abc$111924$li0691_li0691
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157843
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2749__ \emulate_reset_emu_srst_new_data_1542 [23] }
    connect \Y $abc$111924$li0695_li0695
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157844
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [22] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0742_li0742
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157845
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [17] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0737_li0737
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157846
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [23] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0743_li0743
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157847
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [24] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0744_li0744
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157848
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [25] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0745_li0745
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157849
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [26] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0746_li0746
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157850
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [27] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0747_li0747
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157851
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [28] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0748_li0748
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157852
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [29] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0749_li0749
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157853
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [30] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0750_li0750
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157854
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1559 [31] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0751_li0751
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157855
    parameter \INIT_VALUE 4'0001
    connect \A \d_in3 [3:2]
    connect \Y $abc$157566$new_new_n2925__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157856
    parameter \INIT_VALUE 65524
    connect \A { $iopadmap$rst \d_in3 [2] \d_in3 [3] \d_in3 [1:0] }
    connect \Y $abc$157566$new_new_n2926__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157857
    parameter \INIT_VALUE 16'0000000000000001
    connect \A \d_in3 [11:8]
    connect \Y $abc$157566$new_new_n2927__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157858
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \d_in3 [13:12] \d_in3 [15:14] \d_in3 [10] \d_in3 [11] }
    connect \Y $abc$157566$new_new_n2928__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157859
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in3 [4] \d_in3 [5] }
    connect \Y $abc$157566$new_new_n2929__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157860
    parameter \INIT_VALUE 4'0001
    connect \A \d_in3 [7:6]
    connect \Y $abc$157566$new_new_n2930__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157861
    parameter \INIT_VALUE 64'1111111100000000111100000000000011111111000000001110111000000000
    connect \A { $abc$157566$new_new_n2930__ $abc$157566$new_new_n2925__ $abc$157566$new_new_n2926__ $abc$157566$new_new_n2929__ $abc$157566$new_new_n2928__ $abc$157566$new_new_n2927__ }
    connect \Y $abc$157566$new_new_n2931__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157862
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [16] }
    connect \Y $abc$111924$li1213_li1213
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157863
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [17] }
    connect \Y $abc$111924$li1214_li1214
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157864
    parameter \INIT_VALUE 64'1111000011111111111100001111111111110000111111111011101110111011
    connect \A { \d_in11 [3:2] \d_in11 [4] \d_in11 [5] \d_in11 [1:0] }
    connect \Y $abc$157566$new_new_n2934__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157865
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in11 [8] \d_in11 [9] \d_in11 [11:10] }
    connect \Y $abc$157566$new_new_n2935__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157866
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \d_in11 [12] \d_in11 [13] \d_in11 [15:14] \d_in11 [10] \d_in11 [11] }
    connect \Y $abc$157566$new_new_n2936__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157867
    parameter \INIT_VALUE 16'0001000100011111
    connect \A { \d_in11 [3:2] \d_in11 [7:6] }
    connect \Y $abc$157566$new_new_n2937__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157868
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [22] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0790_li0790
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157869
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [23] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0791_li0791
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157870
    parameter \INIT_VALUE 65528
    connect \A { $iopadmap$rst \d_in11 [2] \d_in11 [3] \d_in11 [1:0] }
    connect \Y $abc$157566$new_new_n2940__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157871
    parameter \INIT_VALUE 64'0000000100000000000000010000000000000001000000001111111111111111
    connect \A { \d_in11 [3:2] \d_in11 [5] \d_in11 [7:6] \d_in11 [4] }
    connect \Y $abc$157566$new_new_n2941__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157872
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in11 [15:14] \d_in11 [12] \d_in11 [13] }
    connect \Y $abc$157566$new_new_n2942__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157873
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in11 [8] \d_in11 [9] }
    connect \Y $abc$157566$new_new_n2943__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157874
    parameter \INIT_VALUE 64'1111000011111100111100001111101000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2940__ $abc$157566$new_new_n2697__ $abc$157566$new_new_n2937__ $abc$157566$new_new_n2941__ $abc$157566$new_new_n2943__ $abc$157566$new_new_n2942__ }
    connect \Y $abc$157566$new_new_n2944__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157875
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [24] }
    connect \Y $abc$111924$li0792_li0792
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157876
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [25] }
    connect \Y $abc$111924$li0793_li0793
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157877
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [26] }
    connect \Y $abc$111924$li0794_li0794
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157878
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [27] }
    connect \Y $abc$111924$li0795_li0795
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157879
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [28] }
    connect \Y $abc$111924$li0796_li0796
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157880
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [29] }
    connect \Y $abc$111924$li0797_li0797
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157881
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [30] }
    connect \Y $abc$111924$li0798_li0798
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157882
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2944__ \d_in11 [31] }
    connect \Y $abc$111924$li0799_li0799
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157883
    parameter \INIT_VALUE 16'0000000100001110
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [0] }
    connect \Y $abc$111924$li0800_li0800
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157884
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [1] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [1] }
    connect \Y $abc$111924$li0801_li0801
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157885
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [2] }
    connect \Y $abc$111924$li0802_li0802
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157886
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [3] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [3] }
    connect \Y $abc$111924$li0803_li0803
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157887
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [4] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [4] }
    connect \Y $abc$111924$li0804_li0804
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157888
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [5] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [5] }
    connect \Y $abc$111924$li0805_li0805
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157889
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [6] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [6] }
    connect \Y $abc$111924$li0806_li0806
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157890
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [7] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [7] }
    connect \Y $abc$111924$li0807_li0807
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157891
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [8] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [8] }
    connect \Y $abc$111924$li0808_li0808
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157892
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [9] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [9] }
    connect \Y $abc$111924$li0809_li0809
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157893
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [10] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [10] }
    connect \Y $abc$111924$li0810_li0810
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157894
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [11] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [11] }
    connect \Y $abc$111924$li0811_li0811
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157895
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [12] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [12] }
    connect \Y $abc$111924$li0812_li0812
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157896
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [13] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [13] }
    connect \Y $abc$111924$li0813_li0813
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157897
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [14] }
    connect \Y $abc$111924$li0814_li0814
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157898
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [14] $iopadmap$rst }
    connect \Y $abc$111924$li0940_li0940
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157899
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [15] $iopadmap$rst }
    connect \Y $abc$111924$li0941_li0941
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157900
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [16] $iopadmap$rst }
    connect \Y $abc$111924$li0942_li0942
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157901
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [17] $iopadmap$rst }
    connect \Y $abc$111924$li0943_li0943
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157902
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [18] $iopadmap$rst }
    connect \Y $abc$111924$li0944_li0944
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157903
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [19] $iopadmap$rst }
    connect \Y $abc$111924$li0945_li0945
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157904
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [20] $iopadmap$rst }
    connect \Y $abc$111924$li0946_li0946
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157905
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [7] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [7] $iopadmap$rst }
    connect \Y $abc$111924$li1013_li1013
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157906
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [8] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li1014_li1014
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157907
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [9] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [9] $iopadmap$rst }
    connect \Y $abc$111924$li1015_li1015
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157908
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [10] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li1016_li1016
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157909
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [11] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [11] $iopadmap$rst }
    connect \Y $abc$111924$li1017_li1017
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157910
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [12] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li1018_li1018
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157911
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [13] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [13] $iopadmap$rst }
    connect \Y $abc$111924$li1019_li1019
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157912
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [14] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li1020_li1020
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157913
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1021_li1021
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157914
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [24] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0998_li0998
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157915
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [25] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0999_li0999
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157916
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [7] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [7] $iopadmap$rst }
    connect \Y $abc$111924$li1061_li1061
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157917
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [8] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li1062_li1062
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157918
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [9] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [9] $iopadmap$rst }
    connect \Y $abc$111924$li1063_li1063
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157919
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [10] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li1064_li1064
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157920
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [11] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [11] $iopadmap$rst }
    connect \Y $abc$111924$li1065_li1065
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157921
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [12] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li1066_li1066
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157922
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [13] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [13] $iopadmap$rst }
    connect \Y $abc$111924$li1067_li1067
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157923
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [12] \design122_12_5_inst.register_instance870.data_out [15:13] \design122_12_5_inst.register_instance870.data_out [10] \design122_12_5_inst.register_instance870.data_out [11] }
    connect \Y $abc$157566$new_new_n2993__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157924
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [9] \design122_12_5_inst.register_instance870.data_out [11:10] \design122_12_5_inst.register_instance870.data_out [8] }
    connect \Y $abc$157566$new_new_n2994__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157925
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$157566$new_new_n2994__ $abc$157566$new_new_n2993__ }
    connect \Y $abc$157566$new_new_n2995__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157926
    parameter \INIT_VALUE 64'1111111111111111011101110111011111111111111111110000000000001111
    connect \A { $abc$157566$new_new_n2642__ $iopadmap$rst $abc$157566$new_new_n2993__ $abc$157566$new_new_n2994__ \design122_12_5_inst.register_instance870.data_out [4] \design122_12_5_inst.register_instance870.data_out [5] }
    connect \Y $abc$157566$new_new_n2996__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157927
    parameter \INIT_VALUE 8'00010000
    connect \A { \design122_12_5_inst.register_instance870.data_out [0] $abc$157566$new_new_n2996__ $abc$157566$new_new_n2637__ }
    connect \Y $abc$111924$li1070_li1070
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157928
    parameter \INIT_VALUE 8'00010000
    connect \A { \design122_12_5_inst.register_instance870.data_out [1] $abc$157566$new_new_n2996__ $abc$157566$new_new_n2637__ }
    connect \Y $abc$111924$li1071_li1071
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157929
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance870.data_out [2] $abc$157566$new_new_n2996__ }
    connect \Y $abc$111924$li1072_li1072
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157930
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance870.data_out [3] $abc$157566$new_new_n2996__ }
    connect \Y $abc$111924$li1073_li1073
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157931
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1069_li1069
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157932
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [14] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li1068_li1068
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157933
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [19] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1089_li1089
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157934
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001111111011111111
    connect \A { $abc$157566$new_new_n2637__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2691__ \design122_12_5_inst.full_adder_instance10093.cin $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [13] }
    connect \Y $abc$157566$new_new_n3004__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157935
    parameter \INIT_VALUE 64'0000000011110000000000000111011100000000000000000000000000000000
    connect \A { $abc$157566$new_new_n2692__ $abc$157566$new_new_n2637__ $iopadmap$rst \design122_12_5_inst.register_instance870.data_out [0] \design122_12_5_inst.register_instance870.data_out [4] $abc$157566$new_new_n2642__ }
    connect \Y $abc$157566$new_new_n3005__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157936
    parameter \INIT_VALUE 1090453504
    connect \A { $abc$157566$new_new_n3005__ $abc$157566$new_new_n3004__ \design122_12_5_inst.register_instance870.data_out [8] $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [9] }
    connect \Y $abc$111924$li1094_li1094
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157937
    parameter \INIT_VALUE 16'0000000100001110
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [0] }
    connect \Y $abc$111924$li1095_li1095
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157938
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1125_li1125
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157939
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [4] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1124_li1124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157940
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [8] \design122_12_5_inst.register_instance543.data_out [10:9] \design122_12_5_inst.register_instance543.data_out [11] \design122_12_5_inst.register_instance543.data_out [6] \design122_12_5_inst.register_instance543.data_out [7] }
    connect \Y $abc$157566$new_new_n3010__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157941
    parameter \INIT_VALUE 64'0000000100000000000000010000000000000001000000001111111111111111
    connect \A { \design122_12_5_inst.register_instance543.data_out [3:2] \design122_12_5_inst.register_instance543.data_out [5:4] \design122_12_5_inst.register_instance543.data_out [7:6] }
    connect \Y $abc$157566$new_new_n3011__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157942
    parameter \INIT_VALUE 64'0001111111111111000100010001000111100000000000001110111011101110
    connect \A { $abc$157566$new_new_n2831__ $abc$157566$new_new_n2799__ \design122_12_5_inst.register_instance543.data_out [1:0] $abc$157566$new_new_n3011__ $abc$157566$new_new_n3010__ }
    connect \Y $abc$157566$new_new_n3012__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157943
    parameter \INIT_VALUE 8'01101001
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.full_adder_instance10093.cin }
    connect \Y $abc$157566$new_new_n3013__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157944
    parameter \INIT_VALUE 917504
    connect \A { $abc$157566$new_new_n2813__ \design122_12_5_inst.register_instance543.data_out [13] \design122_12_5_inst.register_instance543.data_out [15] \design122_12_5_inst.register_instance543.data_out [11:10] }
    connect \Y $abc$157566$new_new_n3014__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157945
    parameter \INIT_VALUE 64'1100110000111100001111001100110001010101101001011010010101010101
    connect \A { $abc$157566$new_new_n3014__ \emulate_reset_emu_srst_new_data_1576 [25] \emulate_reset_emu_srst_new_data_1610 [25] \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3013__ $abc$157566$new_new_n3012__ }
    connect \Y $iopadmap$out [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157946
    parameter \INIT_VALUE 64'1100110000111100001111001100110001010101101001011010010101010101
    connect \A { $abc$157566$new_new_n3014__ \emulate_reset_emu_srst_new_data_1576 [27] \emulate_reset_emu_srst_new_data_1610 [27] \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3013__ $abc$157566$new_new_n3012__ }
    connect \Y $iopadmap$out [27]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157947
    parameter \INIT_VALUE 32'11010111001010000010100011010111
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [18] \design122_12_5_inst.encoder_instance434.data_out [18] \emulate_reset_emu_srst_new_data_1576 [18] \emulate_reset_emu_srst_new_data_1610 [18] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3017__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157948
    parameter \INIT_VALUE 8'10000111
    connect \A { $abc$157566$new_new_n3017__ $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [18] }
    connect \Y $iopadmap$out [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157949
    parameter \INIT_VALUE 64'1100110000111100001111001100110001010101101001011010010101010101
    connect \A { $abc$157566$new_new_n3014__ \emulate_reset_emu_srst_new_data_1576 [29] \emulate_reset_emu_srst_new_data_1610 [29] \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3013__ $abc$157566$new_new_n3012__ }
    connect \Y $iopadmap$out [29]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157950
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2801__ \emulate_reset_emu_srst_new_data_1576 [19] \emulate_reset_emu_srst_new_data_1610 [19] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [19] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157951
    parameter \INIT_VALUE 64'1100110000111100001111001100110001010101101001011010010101010101
    connect \A { $abc$157566$new_new_n3014__ \emulate_reset_emu_srst_new_data_1576 [31] \emulate_reset_emu_srst_new_data_1610 [31] \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3013__ $abc$157566$new_new_n3012__ }
    connect \Y $iopadmap$out [31]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157952
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2801__ \emulate_reset_emu_srst_new_data_1576 [20] \emulate_reset_emu_srst_new_data_1610 [20] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [20] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157953
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2801__ \emulate_reset_emu_srst_new_data_1576 [21] \emulate_reset_emu_srst_new_data_1610 [21] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [21] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157954
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2801__ \emulate_reset_emu_srst_new_data_1576 [22] \emulate_reset_emu_srst_new_data_1610 [22] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [22] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157955
    parameter \INIT_VALUE 64'1100000001101010011010101100000000111111100101011001010100111111
    connect \A { $abc$157566$new_new_n2831__ \emulate_reset_emu_srst_new_data_1576 [23] \emulate_reset_emu_srst_new_data_1610 [23] $abc$157566$new_new_n2807__ \design122_12_5_inst.register_instance543.data_out [23] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157956
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [11] \design122_12_5_inst.encoder_instance434.data_out [11] \design122_12_5_inst.register_instance10094.data_out [5] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [5] }
    connect \Y $abc$157566$new_new_n3026__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157957
    parameter \INIT_VALUE 64'0010100011010111110101110010100011010111001010000010100011010111
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [5] \design122_12_5_inst.register_instance110104.data_out [5] \emulate_reset_emu_srst_new_data_1576 [5] \emulate_reset_emu_srst_new_data_1610 [5] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3027__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157958
    parameter \INIT_VALUE 32'11101100010100110101001111101100
    connect \A { $abc$157566$new_new_n3027__ $abc$157566$new_new_n3026__ $abc$157566$new_new_n2824__ $abc$157566$new_new_n2823__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5] }
    connect \Y $abc$157566$new_new_n3028__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157959
    parameter \INIT_VALUE 64'1111110011111111010101011111111100000011000000001010101000000000
    connect \A { $abc$157566$new_new_n3028__ $abc$157566$new_new_n2799__ \design122_12_5_inst.register_instance543.data_out [5] \design122_12_5_inst.register_instance543.data_out [1:0] $abc$157566$new_new_n2794__ }
    connect \Y $iopadmap$out [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157960
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [18] }
    connect \Y $abc$111924$li1215_li1215
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157961
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [19] }
    connect \Y $abc$111924$li1216_li1216
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157962
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [20] }
    connect \Y $abc$111924$li1217_li1217
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157963
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [21] }
    connect \Y $abc$111924$li1218_li1218
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157964
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [22] }
    connect \Y $abc$111924$li1219_li1219
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157965
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \d_in3 [9:8] \d_in3 [11:10] \d_in3 [6] \d_in3 [7] }
    connect \Y $abc$157566$new_new_n3035__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157966
    parameter \INIT_VALUE 16'0000000000001101
    connect \A { $abc$157566$new_new_n3035__ $abc$157566$new_new_n2925__ \d_in3 [4] $abc$157566$new_new_n2930__ }
    connect \Y $abc$157566$new_new_n3036__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157967
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in3 [13] \d_in3 [15:14] \d_in3 [12] \d_in3 [6] \d_in3 [7] }
    connect \Y $abc$157566$new_new_n3037__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157968
    parameter \INIT_VALUE 64'1111111111111111101110111011101111111111111111111111000000000000
    connect \A { $abc$157566$new_new_n2925__ $iopadmap$rst \d_in3 [5] $abc$157566$new_new_n2930__ \d_in3 [0] \d_in3 [1] }
    connect \Y $abc$157566$new_new_n3038__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157969
    parameter \INIT_VALUE 64'0000000000000000111011110000111100000000000000000000000000000000
    connect \A { \d_in3 [8] $abc$157566$new_new_n3038__ $abc$157566$new_new_n3037__ $abc$157566$new_new_n3036__ \d_in3 [10] \d_in3 [11] }
    connect \Y $abc$111924$li1205_li1205
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157970
    parameter \INIT_VALUE 64'0000000000000000111011110000111100000000000000000000000000000000
    connect \A { \d_in3 [9] $abc$157566$new_new_n3038__ $abc$157566$new_new_n3037__ $abc$157566$new_new_n3036__ \d_in3 [10] \d_in3 [11] }
    connect \Y $abc$111924$li1206_li1206
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157971
    parameter \INIT_VALUE 64'0000000000000000111111111111010000000000000000000000000000000000
    connect \A { \d_in3 [10] $abc$157566$new_new_n3038__ $abc$157566$new_new_n2925__ $abc$157566$new_new_n3037__ $abc$157566$new_new_n2930__ \d_in3 [4] }
    connect \Y $abc$111924$li1207_li1207
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157972
    parameter \INIT_VALUE 64'0000000000000000111111111111010000000000000000000000000000000000
    connect \A { \d_in3 [11] $abc$157566$new_new_n3038__ $abc$157566$new_new_n2925__ $abc$157566$new_new_n3037__ $abc$157566$new_new_n2930__ \d_in3 [4] }
    connect \Y $abc$111924$li1208_li1208
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157973
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in3 [12] $abc$157566$new_new_n3038__ $abc$157566$new_new_n3036__ }
    connect \Y $abc$111924$li1209_li1209
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157974
    parameter \INIT_VALUE 64'0000000000000000111011110000111100000000000000000000000000000000
    connect \A { \d_in3 [13] $abc$157566$new_new_n3038__ $abc$157566$new_new_n3037__ $abc$157566$new_new_n3036__ \d_in3 [10] \d_in3 [11] }
    connect \Y $abc$111924$li1210_li1210
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157975
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in3 [14] $abc$157566$new_new_n3038__ $abc$157566$new_new_n3036__ }
    connect \Y $abc$111924$li1211_li1211
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157976
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in3 [15] $abc$157566$new_new_n3038__ $abc$157566$new_new_n3036__ }
    connect \Y $abc$111924$li1212_li1212
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157977
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [15] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1236_li1236
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157978
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [16] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1237_li1237
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157979
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [17] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1238_li1238
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157980
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [18] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1239_li1239
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157981
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [19] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1240_li1240
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157982
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [20] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1241_li1241
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157983
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [21] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1242_li1242
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157984
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [22] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1243_li1243
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$157985
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [23] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1244_li1244
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157986
    parameter \INIT_VALUE 16843263
    connect \A { \d_in5 [2] \d_in5 [3] \d_in5 [4] \d_in5 [7:6] }
    connect \Y $abc$157566$new_new_n3056__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157987
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in5 [9] \d_in5 [11:10] \d_in5 [8] }
    connect \Y $abc$157566$new_new_n3057__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157988
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in5 [12] \d_in5 [15:13] \d_in5 [10] \d_in5 [11] }
    connect \Y $abc$157566$new_new_n3058__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157989
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$157566$new_new_n3058__ $abc$157566$new_new_n3057__ }
    connect \Y $abc$157566$new_new_n3059__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157990
    parameter \INIT_VALUE 4'0001
    connect \A { \d_in5 [6] \d_in5 [7] }
    connect \Y $abc$157566$new_new_n3060__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157991
    parameter \INIT_VALUE 16'1111000011101110
    connect \A { $abc$157566$new_new_n3060__ \d_in5 [5] $abc$157566$new_new_n3058__ $abc$157566$new_new_n3057__ }
    connect \Y $abc$157566$new_new_n3061__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157992
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$157566$new_new_n3061__ \d_in5 [0] $abc$157566$new_new_n3056__ $iopadmap$rst }
    connect \Y $abc$111924$li1245_li1245
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157993
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$157566$new_new_n3061__ \d_in5 [1] $abc$157566$new_new_n3056__ $iopadmap$rst }
    connect \Y $abc$111924$li1246_li1246
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157994
    parameter \INIT_VALUE 218103808
    connect \A { $abc$157566$new_new_n3061__ \d_in5 [2] $iopadmap$rst \d_in5 [4] $abc$157566$new_new_n3060__ }
    connect \Y $abc$111924$li1247_li1247
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$157995
    parameter \INIT_VALUE 218103808
    connect \A { $abc$157566$new_new_n3061__ \d_in5 [3] $iopadmap$rst \d_in5 [4] $abc$157566$new_new_n3060__ }
    connect \Y $abc$111924$li1248_li1248
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$157996
    parameter \INIT_VALUE 4'0001
    connect \A \d_in5 [3:2]
    connect \Y $abc$157566$new_new_n3066__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157997
    parameter \INIT_VALUE 64'0000000000010001000000001111000000000000000000000000000000000000
    connect \A { \d_in5 [4] $abc$157566$new_new_n3066__ $iopadmap$rst $abc$157566$new_new_n3061__ \d_in5 [1:0] }
    connect \Y $abc$111924$li1249_li1249
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$157998
    parameter \INIT_VALUE 64'0000000000000000111111111111000100000000000000000000000000000000
    connect \A { \d_in5 [5] $iopadmap$rst \d_in5 [2] \d_in5 [3] \d_in5 [1:0] }
    connect \Y $abc$157566$new_new_n3068__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$157999
    parameter \INIT_VALUE 16'1111010000000000
    connect \A { $abc$157566$new_new_n3068__ $abc$157566$new_new_n3066__ $abc$157566$new_new_n3061__ $abc$157566$new_new_n3056__ }
    connect \Y $abc$111924$li1250_li1250
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158000
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in5 [6] $abc$157566$new_new_n3066__ $iopadmap$rst $abc$157566$new_new_n3059__ \d_in5 [1:0] }
    connect \Y $abc$111924$li1251_li1251
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158001
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in5 [7] $abc$157566$new_new_n3066__ $iopadmap$rst $abc$157566$new_new_n3059__ \d_in5 [1:0] }
    connect \Y $abc$111924$li1252_li1252
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158002
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n2931__ \d_in3 [23] }
    connect \Y $abc$111924$li1220_li1220
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158003
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [0] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1221_li1221
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158004
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [1] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1222_li1222
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158005
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [2] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1223_li1223
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158006
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [3] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1224_li1224
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158007
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [4] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1225_li1225
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158008
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [5] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1226_li1226
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158009
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [6] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1227_li1227
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158010
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [7] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1228_li1228
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158011
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [8] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1229_li1229
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158012
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [9] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1230_li1230
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158013
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [10] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1231_li1231
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158014
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [11] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1232_li1232
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158015
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [12] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1233_li1233
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158016
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [13] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1234_li1234
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158017
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1644 [14] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1235_li1235
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158018
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \d_in5 [12] \d_in5 [13] \d_in5 [15:14] \d_in5 [10] \d_in5 [11] }
    connect \Y $abc$157566$new_new_n3088__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158019
    parameter \INIT_VALUE 65524
    connect \A { $iopadmap$rst \d_in5 [2] \d_in5 [3] \d_in5 [1:0] }
    connect \Y $abc$157566$new_new_n3089__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158020
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000001110
    connect \A { \d_in5 [9] \d_in5 [11:10] \d_in5 [8:6] }
    connect \Y $abc$157566$new_new_n3090__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158021
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [4] \d_in5 [5] }
    connect \Y $abc$157566$new_new_n3091__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158022
    parameter \INIT_VALUE 64'0000111100001111000011110011111100001111000011110000111101011111
    connect \A { $abc$157566$new_new_n3060__ $abc$157566$new_new_n3066__ $abc$157566$new_new_n3090__ $abc$157566$new_new_n3089__ $abc$157566$new_new_n3091__ $abc$157566$new_new_n3088__ }
    connect \Y $abc$157566$new_new_n3092__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158023
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [16] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1261_li1261
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158024
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [17] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1262_li1262
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158025
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [18] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1263_li1263
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158026
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [19] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1264_li1264
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158027
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [20] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1265_li1265
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158028
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [21] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1266_li1266
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158029
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [22] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1267_li1267
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158030
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in5 [23] $abc$157566$new_new_n3092__ }
    connect \Y $abc$111924$li1268_li1268
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158031
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [0] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1269_li1269
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158032
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [1] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1270_li1270
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158033
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [2] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1271_li1271
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158034
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [3] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1272_li1272
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158035
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [4] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1273_li1273
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158036
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [5] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1274_li1274
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158037
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [6] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1275_li1275
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158038
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [7] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1276_li1276
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158039
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [8] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1277_li1277
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158040
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [9] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1278_li1278
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158041
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [10] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1279_li1279
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158042
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [11] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1280_li1280
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158043
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [12] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1281_li1281
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158044
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [13] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1282_li1282
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158045
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [14] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1283_li1283
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158046
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [15] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1284_li1284
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158047
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [16] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1285_li1285
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158048
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [17] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1286_li1286
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158049
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [18] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1287_li1287
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158050
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [19] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1288_li1288
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158051
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [20] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1289_li1289
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158052
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [21] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1290_li1290
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158053
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [22] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1291_li1291
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158054
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1678 [23] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1292_li1292
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158055
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111110111111111111111111111111
    connect \A { $abc$157566$new_new_n3056__ \d_in5 [9:8] $abc$157566$new_new_n3060__ \d_in5 [11:10] }
    connect \Y $abc$157566$new_new_n3125__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158056
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in5 [13] \d_in5 [15:14] \d_in5 [12] \d_in5 [7:6] }
    connect \Y $abc$157566$new_new_n3126__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158057
    parameter \INIT_VALUE 64'1111111111111111101110111011101111111111111111111111000000000000
    connect \A { $abc$157566$new_new_n3066__ $iopadmap$rst \d_in5 [5] $abc$157566$new_new_n3060__ \d_in5 [0] \d_in5 [1] }
    connect \Y $abc$157566$new_new_n3127__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158058
    parameter \INIT_VALUE 64'0000000000000000111011110000111100000000000000000000000000000000
    connect \A { \d_in5 [8] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3126__ $abc$157566$new_new_n3125__ \d_in5 [10] \d_in5 [11] }
    connect \Y $abc$111924$li1253_li1253
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158059
    parameter \INIT_VALUE 64'0000000000000000111011110000111100000000000000000000000000000000
    connect \A { \d_in5 [9] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3126__ $abc$157566$new_new_n3125__ \d_in5 [10] \d_in5 [11] }
    connect \Y $abc$111924$li1254_li1254
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158060
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { \d_in5 [10] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3056__ $abc$157566$new_new_n3126__ }
    connect \Y $abc$111924$li1255_li1255
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158061
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { \d_in5 [11] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3056__ $abc$157566$new_new_n3126__ }
    connect \Y $abc$111924$li1256_li1256
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158062
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in5 [12] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3125__ }
    connect \Y $abc$111924$li1257_li1257
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158063
    parameter \INIT_VALUE 64'0000000000000000111011110000111100000000000000000000000000000000
    connect \A { \d_in5 [13] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3126__ $abc$157566$new_new_n3125__ \d_in5 [10] \d_in5 [11] }
    connect \Y $abc$111924$li1258_li1258
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158064
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in5 [14] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3125__ }
    connect \Y $abc$111924$li1259_li1259
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158065
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in5 [15] $abc$157566$new_new_n3127__ $abc$157566$new_new_n3125__ }
    connect \Y $abc$111924$li1260_li1260
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158066
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [16] $iopadmap$rst }
    connect \Y $abc$111924$li1309_li1309
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158067
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [17] $iopadmap$rst }
    connect \Y $abc$111924$li1310_li1310
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158068
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [18] $iopadmap$rst }
    connect \Y $abc$111924$li1311_li1311
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158069
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [19] $iopadmap$rst }
    connect \Y $abc$111924$li1312_li1312
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158070
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [20] $iopadmap$rst }
    connect \Y $abc$111924$li1313_li1313
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158071
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [21] $iopadmap$rst }
    connect \Y $abc$111924$li1314_li1314
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158072
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [22] $iopadmap$rst }
    connect \Y $abc$111924$li1315_li1315
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158073
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [23] $iopadmap$rst }
    connect \Y $abc$111924$li1316_li1316
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158074
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1317_li1317
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158075
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1318_li1318
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158076
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1319_li1319
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158077
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1320_li1320
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158078
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1321_li1321
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158079
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li1322_li1322
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158080
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li1323_li1323
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158081
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance981.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li1324_li1324
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158082
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [0] $iopadmap$rst }
    connect \Y $abc$111924$li1293_li1293
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158083
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [1] $iopadmap$rst }
    connect \Y $abc$111924$li1294_li1294
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158084
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [2] $iopadmap$rst }
    connect \Y $abc$111924$li1295_li1295
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158085
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [3] $iopadmap$rst }
    connect \Y $abc$111924$li1296_li1296
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158086
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [4] $iopadmap$rst }
    connect \Y $abc$111924$li1297_li1297
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158087
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [5] $iopadmap$rst }
    connect \Y $abc$111924$li1298_li1298
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158088
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [6] $iopadmap$rst }
    connect \Y $abc$111924$li1299_li1299
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158089
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [7] $iopadmap$rst }
    connect \Y $abc$111924$li1300_li1300
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158090
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [8] $iopadmap$rst }
    connect \Y $abc$111924$li1301_li1301
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158091
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [9] $iopadmap$rst }
    connect \Y $abc$111924$li1302_li1302
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158092
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [10] $iopadmap$rst }
    connect \Y $abc$111924$li1303_li1303
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158093
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [11] $iopadmap$rst }
    connect \Y $abc$111924$li1304_li1304
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158094
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [12] $iopadmap$rst }
    connect \Y $abc$111924$li1305_li1305
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158095
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [13] $iopadmap$rst }
    connect \Y $abc$111924$li1306_li1306
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158096
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [14] $iopadmap$rst }
    connect \Y $abc$111924$li1307_li1307
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158097
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in7 [15] $iopadmap$rst }
    connect \Y $abc$111924$li1308_li1308
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158098
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [11] }
    connect \Y $abc$111924$li1106_li1106
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158099
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li1107_li1107
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158100
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li0924_li0924
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158101
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li0925_li0925
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158102
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [5] $iopadmap$rst }
    connect \Y $abc$111924$li0891_li0891
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158103
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [6] $iopadmap$rst }
    connect \Y $abc$111924$li0892_li0892
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158104
    parameter \INIT_VALUE 64'1111111111110000111011101110001011111111111111111110111011101110
    connect \A { \d_in2 [12:11] \d_in2 [15:14] \d_in2 [10] \d_in2 [8] }
    connect \Y $abc$157566$new_new_n3174__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158105
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in2 [9:8] \d_in2 [11:10] }
    connect \Y $abc$157566$new_new_n3175__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158106
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in2 [12] \d_in2 [13] \d_in2 [15:14] \d_in2 [10] \d_in2 [11] }
    connect \Y $abc$157566$new_new_n3176__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158107
    parameter \INIT_VALUE 4'0001
    connect \A \d_in2 [3:2]
    connect \Y $abc$157566$new_new_n3177__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158108
    parameter \INIT_VALUE 4'0001
    connect \A \d_in2 [7:6]
    connect \Y $abc$157566$new_new_n3178__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158109
    parameter \INIT_VALUE 64'1111111111111111000000001111111111111111111111110000000100000001
    connect \A { $abc$157566$new_new_n3178__ $abc$157566$new_new_n3177__ \d_in2 [5] $abc$157566$new_new_n3174__ $abc$157566$new_new_n3176__ $abc$157566$new_new_n3175__ }
    connect \Y $abc$157566$new_new_n3179__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158110
    parameter \INIT_VALUE 64'1111111111111111101110111011101111111111111111110000000011110000
    connect \A { $abc$157566$new_new_n3177__ $iopadmap$rst \d_in2 [4] $abc$157566$new_new_n3178__ \d_in2 [1:0] }
    connect \Y $abc$157566$new_new_n3180__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158111
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [16] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0854_li0854
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158112
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [6] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0629_li0629
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158113
    parameter \INIT_VALUE 4'0001
    connect \A \design122_12_5_inst.register_instance212.data_out [3:2]
    connect \Y $abc$157566$new_new_n3183__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158114
    parameter \INIT_VALUE 64'1111111111111111111111111111000011111111111111111111111110111011
    connect \A { \design122_12_5_inst.register_instance212.data_out [10] $iopadmap$rst \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [23] \design122_12_5_inst.register_instance212.data_out [11] \design122_12_5_inst.register_instance212.data_out [4] }
    connect \Y $abc$157566$new_new_n3184__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158115
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$157566$new_new_n3184__ $abc$157566$new_new_n3183__ }
    connect \Y $abc$111924$li0826_li0826
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158116
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] }
    connect \Y $abc$111924$li0828_li0828
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158117
    parameter \INIT_VALUE 16'0000000100001110
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] }
    connect \Y $abc$111924$li0827_li0827
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158118
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [7] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0630_li0630
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158119
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [8] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0631_li0631
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158120
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [9] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0632_li0632
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158121
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [10] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0633_li0633
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158122
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [11] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0634_li0634
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158123
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [12] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0635_li0635
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158124
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [13] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0636_li0636
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158125
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [14] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0637_li0637
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158126
    parameter \INIT_VALUE 61439
    connect \A { $abc$157566$new_new_n2937__ \d_in11 [13] $abc$157566$new_new_n2696__ $abc$157566$new_new_n2697__ \d_in11 [12] }
    connect \Y $abc$157566$new_new_n3196__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158127
    parameter \INIT_VALUE 65521
    connect \A { $iopadmap$rst \d_in11 [6] \d_in11 [7] \d_in11 [5:4] }
    connect \Y $abc$157566$new_new_n3197__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158128
    parameter \INIT_VALUE 32'11101111111011110000000011111111
    connect \A { $abc$157566$new_new_n2699__ $abc$157566$new_new_n3197__ \d_in11 [0] $iopadmap$rst \d_in11 [1] }
    connect \Y $abc$157566$new_new_n3198__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158129
    parameter \INIT_VALUE 9371648
    connect \A { \d_in11 [8] $abc$157566$new_new_n3198__ $abc$157566$new_new_n3196__ \d_in11 [9] $abc$157566$new_new_n2697__ }
    connect \Y $abc$111924$li0776_li0776
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158130
    parameter \INIT_VALUE 9371648
    connect \A { \d_in11 [9] $abc$157566$new_new_n3198__ $abc$157566$new_new_n3196__ $abc$157566$new_new_n2697__ \d_in11 [8] }
    connect \Y $abc$111924$li0777_li0777
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158131
    parameter \INIT_VALUE 64'0000000000000000111111110100000000000000000000000000000000000000
    connect \A { \d_in11 [10] $abc$157566$new_new_n3198__ $abc$157566$new_new_n2937__ $abc$157566$new_new_n2696__ \d_in11 [13:12] }
    connect \Y $abc$111924$li0778_li0778
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158132
    parameter \INIT_VALUE 64'0000000000000000111111110100000000000000000000000000000000000000
    connect \A { \d_in11 [11] $abc$157566$new_new_n3198__ $abc$157566$new_new_n2937__ $abc$157566$new_new_n2696__ \d_in11 [13:12] }
    connect \Y $abc$111924$li0779_li0779
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158133
    parameter \INIT_VALUE 64'0000000000000000111111111000000000000000000000000000000000000000
    connect \A { \d_in11 [12] $abc$157566$new_new_n3198__ $abc$157566$new_new_n2937__ $abc$157566$new_new_n2697__ \d_in11 [8] \d_in11 [9] }
    connect \Y $abc$111924$li0780_li0780
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158134
    parameter \INIT_VALUE 64'0000000000000000100000001111111100000000000000000000000000000000
    connect \A { \d_in11 [13] $abc$157566$new_new_n3198__ $abc$157566$new_new_n3196__ $abc$157566$new_new_n2697__ \d_in11 [8] \d_in11 [9] }
    connect \Y $abc$111924$li0781_li0781
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158135
    parameter \INIT_VALUE 64'0000000000000000111111111000000000000000000000000000000000000000
    connect \A { \d_in11 [14] $abc$157566$new_new_n3198__ $abc$157566$new_new_n2937__ \d_in11 [9] $abc$157566$new_new_n2697__ \d_in11 [8] }
    connect \Y $abc$111924$li0782_li0782
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158136
    parameter \INIT_VALUE 64'0000000000000000111111111000000000000000000000000000000000000000
    connect \A { \d_in11 [15] $abc$157566$new_new_n3198__ $abc$157566$new_new_n2937__ \d_in11 [9] $abc$157566$new_new_n2697__ \d_in11 [8] }
    connect \Y $abc$111924$li0783_li0783
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158137
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [16] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0784_li0784
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158138
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [17] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0785_li0785
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158139
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [18] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0786_li0786
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158140
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [19] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0787_li0787
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158141
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [20] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0788_li0788
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158142
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [6] $iopadmap$rst }
    connect \Y $abc$111924$li1139_li1139
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158143
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [7] $iopadmap$rst }
    connect \Y $abc$111924$li1140_li1140
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158144
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [5:3] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }
    connect \Y $abc$157566$new_new_n3214__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158145
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3214__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9:8] }
    connect \Y $abc$157566$new_new_n3215__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158146
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.reset_mem $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3216__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158147
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [10] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0046_li0046
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158148
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [0] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [0] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0047_li0047
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158149
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [9] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [9] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0048_li0048
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158150
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [8] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [8] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0049_li0049
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158151
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [7] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [7] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0050_li0050
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158152
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [6] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [6] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0051_li0051
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158153
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [5] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [5] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0052_li0052
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158154
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [4] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0053_li0053
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158155
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [3] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0054_li0054
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158156
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [2] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0055_li0055
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158157
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [1] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [1] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0056_li0056
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158158
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [15] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0057_li0057
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158159
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [14] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [14] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0058_li0058
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158160
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [13] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [13] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0059_li0059
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158161
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [12] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [12] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0060_li0060
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158162
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [11] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0061_li0061
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158163
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [10] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0062_li0062
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158164
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [0] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [0] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0063_li0063
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158165
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0064_li0064
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158166
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4] \design122_12_5_inst.encoder_instance541.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0065_li0065
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158167
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [3] \design122_12_5_inst.encoder_instance541.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0066_li0066
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158168
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.encoder_instance541.data_out [31] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0067_li0067
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158169
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] \design122_12_5_inst.encoder_instance541.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0068_li0068
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158170
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.encoder_instance541.data_out [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0069_li0069
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158171
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18] \design122_12_5_inst.encoder_instance541.data_out [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0070_li0070
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158172
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11] \design122_12_5_inst.encoder_instance541.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0071_li0071
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158173
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10] \design122_12_5_inst.encoder_instance541.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0072_li0072
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158174
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [9] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [9] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0073_li0073
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158175
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [8] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [8] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0074_li0074
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158176
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [7] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [7] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0075_li0075
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158177
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [6] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [6] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0076_li0076
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158178
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [5] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [5] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0077_li0077
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158179
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [4] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0078_li0078
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158180
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [3] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0079_li0079
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158181
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [2] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0080_li0080
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158182
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [1] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [1] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0081_li0081
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158183
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [15] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0082_li0082
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158184
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [14] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [14] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0083_li0083
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158185
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [13] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [13] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0084_li0084
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158186
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [12] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [12] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0085_li0085
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158187
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [11] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0086_li0086
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158188
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [10] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0087_li0087
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158189
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [0] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [0] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0088_li0088
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158190
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4] \design122_12_5_inst.register_instance323.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0089_li0089
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158191
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [3] \design122_12_5_inst.register_instance323.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0090_li0090
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158192
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] \design122_12_5_inst.register_instance323.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0091_li0091
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158193
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.register_instance323.data_out [23] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0092_li0092
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158194
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.register_instance323.data_out [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0093_li0093
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158195
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18] \design122_12_5_inst.register_instance323.data_out [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0094_li0094
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158196
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11] \design122_12_5_inst.register_instance323.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0095_li0095
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158197
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10] \design122_12_5_inst.register_instance323.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0096_li0096
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158198
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [9] \d_in1 [9] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0097_li0097
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158199
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [8] \d_in1 [8] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0098_li0098
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158200
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [7] \d_in1 [7] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0099_li0099
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158201
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [6] \d_in1 [6] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0100_li0100
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158202
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [5] \d_in1 [5] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0101_li0101
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158203
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [4] \d_in1 [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0102_li0102
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158204
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [3] \d_in1 [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0103_li0103
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158205
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [31] \d_in1 [31] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0104_li0104
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158206
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [30] \d_in1 [30] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0105_li0105
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158207
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [2] \d_in1 [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0106_li0106
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158208
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [29] \d_in1 [29] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0107_li0107
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158209
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [28] \d_in1 [28] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0108_li0108
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158210
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [27] \d_in1 [27] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0109_li0109
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158211
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [26] \d_in1 [26] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0110_li0110
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158212
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [25] \d_in1 [25] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0111_li0111
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158213
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [24] \d_in1 [24] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0112_li0112
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158214
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [23] \d_in1 [23] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0113_li0113
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158215
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [22] \d_in1 [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0114_li0114
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158216
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [21] \d_in1 [21] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0115_li0115
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158217
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [20] \d_in1 [20] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0116_li0116
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158218
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [1] \d_in1 [1] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0117_li0117
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158219
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [19] \d_in1 [19] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0118_li0118
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158220
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [18] \d_in1 [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0119_li0119
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158221
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [17] \d_in1 [17] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0120_li0120
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158222
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [16] \d_in1 [16] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0121_li0121
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158223
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [15] \d_in1 [15] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0122_li0122
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158224
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [14] \d_in1 [14] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0123_li0123
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158225
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [13] \d_in1 [13] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0124_li0124
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158226
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [12] \d_in1 [12] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0125_li0125
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158227
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [11] \d_in1 [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0126_li0126
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158228
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [10] \d_in1 [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0127_li0127
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158229
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [0] \d_in1 [0] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0128_li0128
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158230
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4] \design122_12_5_inst.register_instance120113.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0129_li0129
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158231
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [3] \design122_12_5_inst.register_instance120113.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0130_li0130
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158232
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] \design122_12_5_inst.register_instance120113.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0131_li0131
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158233
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.register_instance120113.data_out [23] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0132_li0132
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158234
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.register_instance120113.data_out [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0133_li0133
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158235
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18] \design122_12_5_inst.register_instance120113.data_out [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0134_li0134
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158236
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11] \design122_12_5_inst.register_instance120113.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0135_li0135
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158237
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10] \design122_12_5_inst.register_instance120113.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0136_li0136
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158238
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4] \design122_12_5_inst.encoder_instance110100.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0137_li0137
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158239
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [3] \design122_12_5_inst.encoder_instance110100.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0138_li0138
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158240
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.encoder_instance110100.data_out [31] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0139_li0139
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158241
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] \design122_12_5_inst.encoder_instance110100.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0140_li0140
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158242
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.encoder_instance110100.data_out [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0141_li0141
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158243
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18] \design122_12_5_inst.encoder_instance110100.data_out [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0142_li0142
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158244
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11] \design122_12_5_inst.encoder_instance110100.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0143_li0143
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158245
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10] \design122_12_5_inst.encoder_instance110100.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0144_li0144
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158246
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4] \design122_12_5_inst.register_instance101.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0145_li0145
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158247
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [3] \design122_12_5_inst.register_instance101.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0146_li0146
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158248
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] \design122_12_5_inst.register_instance101.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0147_li0147
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158249
    parameter \INIT_VALUE 16'0001000111110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] $abc$157566$new_new_n3215__ \design122_12_5_inst.full_adder_instance10093.cin }
    connect \Y $abc$111924$li0148_li0148
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158250
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.register_instance101.data_out [23] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0149_li0149
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158251
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.register_instance101.data_out [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0150_li0150
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158252
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18] \design122_12_5_inst.register_instance101.data_out [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0151_li0151
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158253
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11] \design122_12_5_inst.register_instance101.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0152_li0152
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158254
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10] \design122_12_5_inst.register_instance101.data_out [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0153_li0153
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158255
    parameter \INIT_VALUE 269549312
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6] \design122_12_5_inst.encoder_instance10090.data_out [22] $abc$157566$new_new_n3215__ \design122_12_5_inst.encoder_instance10090.data_out [2] }
    connect \Y $abc$111924$li0154_li0154
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158256
    parameter \INIT_VALUE 269549312
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23] \design122_12_5_inst.encoder_instance10090.data_out [4] $abc$157566$new_new_n3215__ \design122_12_5_inst.encoder_instance10090.data_out [11] }
    connect \Y $abc$111924$li0155_li0155
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158257
    parameter \INIT_VALUE 64'0000000100000000000000010000000011111111111111110000000000000000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.encoder_instance10090.data_out [22] $abc$157566$new_new_n3215__ \design122_12_5_inst.encoder_instance10090.data_out [10] \design122_12_5_inst.encoder_instance10090.data_out [11] }
    connect \Y $abc$111924$li0156_li0156
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158258
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.state [1] $iopadmap$rst }
    connect \Y $abc$111924$li0157_li0157
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158259
    parameter \INIT_VALUE 8'11110100
    connect \A { $iopadmap$rst \design122_12_5_inst.memory_cntrl_instance10092.reset_mem $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0159_li0159
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158260
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [4:2] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [5] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }
    connect \Y $abc$157566$new_new_n3330__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158261
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$111924$li0157_li0157 \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [9] $abc$157566$new_new_n3330__ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [8:7] }
    connect \Y $abc$111924$li0160_li0160
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158262
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$111924$li0157_li0157 \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [8] $abc$157566$new_new_n3330__ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [7] }
    connect \Y $abc$111924$li0161_li0161
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158263
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$111924$li0157_li0157 \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [7] $abc$157566$new_new_n3330__ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6] }
    connect \Y $abc$111924$li0162_li0162
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158264
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$111924$li0157_li0157 $abc$157566$new_new_n3330__ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6] }
    connect \Y $abc$111924$li0163_li0163
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158265
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [5:2] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }
    connect \Y $abc$157566$new_new_n3335__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158266
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$111924$li0157_li0157 $abc$157566$new_new_n3335__ }
    connect \Y $abc$111924$li0164_li0164
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158267
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$111924$li0157_li0157 \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [4:2] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }
    connect \Y $abc$111924$li0165_li0165
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158268
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [3] $iopadmap$rst \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [2] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }
    connect \Y $abc$111924$li0166_li0166
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158269
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [2] $iopadmap$rst \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }
    connect \Y $abc$111924$li0167_li0167
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158270
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] $iopadmap$rst }
    connect \Y $abc$111924$li0168_li0168
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158271
    parameter \INIT_VALUE 8'00010000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0] $iopadmap$rst }
    connect \Y $abc$111924$li0169_li0169
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158272
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9] $abc$157566$new_new_n3214__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8] }
    connect \Y $abc$111924$li0171_li0171
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158273
    parameter \INIT_VALUE 2139095040
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8] $abc$157566$new_new_n3214__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7] }
    connect \Y $abc$111924$li0172_li0172
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158274
    parameter \INIT_VALUE 16'0111100000000000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7] $abc$157566$new_new_n3214__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] }
    connect \Y $abc$111924$li0173_li0173
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158275
    parameter \INIT_VALUE 8'01100000
    connect \A { $abc$157566$new_new_n3216__ $abc$157566$new_new_n3214__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] }
    connect \Y $abc$111924$li0174_li0174
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158276
    parameter \INIT_VALUE 64'1000000000000000000000000000000001111111111111111111111111111111
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [5] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [4:3] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }
    connect \Y $abc$157566$new_new_n3346__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158277
    parameter \INIT_VALUE 4'0100
    connect \A { $abc$157566$new_new_n3216__ $abc$157566$new_new_n3346__ }
    connect \Y $abc$111924$li0175_li0175
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158278
    parameter \INIT_VALUE 64'0111111111111111100000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [4] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [3] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }
    connect \Y $abc$111924$li0176_li0176
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158279
    parameter \INIT_VALUE 64'0000000001111111000000001000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [3] $iopadmap$rst \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }
    connect \Y $abc$111924$li0177_li0177
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158280
    parameter \INIT_VALUE 16'0000011100001000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2] $iopadmap$rst \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }
    connect \Y $abc$111924$li0178_li0178
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158281
    parameter \INIT_VALUE 16'0001010000000000
    connect \A { \design122_12_5_inst.memory_cntrl_instance10092.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] $iopadmap$rst }
    connect \Y $abc$111924$li0179_li0179
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158282
    parameter \INIT_VALUE 16'1111111110110000
    connect \A { $abc$111924$li0157_li0157 $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0180_li0180
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158283
    parameter \INIT_VALUE 8'00000001
    connect \A { \d_in0 [21:20] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3353__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158284
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in0 [19:16] \d_in0 [23:22] }
    connect \Y $abc$157566$new_new_n3354__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158285
    parameter \INIT_VALUE 16'0000000000000001
    connect \A \d_in0 [31:28]
    connect \Y $abc$157566$new_new_n3355__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158286
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in0 [27] \d_in0 [24] \d_in0 [26:25] }
    connect \Y $abc$157566$new_new_n3356__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158287
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in0 [14] \d_in0 [15] \d_in0 [10] \d_in0 [13] }
    connect \Y $abc$157566$new_new_n3357__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158288
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in0 [11] \d_in0 [12] \d_in0 [9:8] }
    connect \Y $abc$157566$new_new_n3358__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158289
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3358__ $abc$157566$new_new_n3357__ $abc$157566$new_new_n3356__ $abc$157566$new_new_n3355__ $abc$157566$new_new_n3354__ $abc$157566$new_new_n3353__ }
    connect \Y $abc$157566$new_new_n3359__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158290
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in0 [5] \d_in0 [1:0] \d_in0 [2] }
    connect \Y $abc$157566$new_new_n3360__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158291
    parameter \INIT_VALUE 65536
    connect \A { $abc$157566$new_new_n3360__ \d_in0 [6] \d_in0 [4:3] \d_in0 [7] }
    connect \Y $abc$157566$new_new_n3361__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158292
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3356__ $abc$157566$new_new_n3355__ $abc$157566$new_new_n3354__ $abc$157566$new_new_n3353__ \d_in0 [9:8] }
    connect \Y $abc$157566$new_new_n3362__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158293
    parameter \INIT_VALUE 65536
    connect \A { \d_in0 [13] \d_in0 [6] \d_in0 [4:3] \d_in0 [7] }
    connect \Y $abc$157566$new_new_n3363__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158294
    parameter \INIT_VALUE 65536
    connect \A { \d_in0 [2] \d_in0 [14] \d_in0 [11] \d_in0 [12] \d_in0 [15] }
    connect \Y $abc$157566$new_new_n3364__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158295
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3364__ $abc$157566$new_new_n3363__ \d_in0 [5] \d_in0 [1:0] \d_in0 [10] }
    connect \Y $abc$157566$new_new_n3365__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158296
    parameter \INIT_VALUE 16'1111100010001000
    connect \A { $abc$157566$new_new_n3361__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3365__ $abc$157566$new_new_n3362__ }
    connect \Y $abc$111924$li0543_li0543
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158297
    parameter \INIT_VALUE 64'1111111111111110111111111111111111111111111111110111111111111111
    connect \A { \d_in0 [13] \d_in0 [10] \d_in0 [6] \d_in0 [4:3] \d_in0 [7] }
    connect \Y $abc$157566$new_new_n3367__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158298
    parameter \INIT_VALUE 1073741824
    connect \A { \d_in0 [0] $abc$157566$new_new_n3364__ \d_in0 [5] \d_in0 [1] $abc$157566$new_new_n3367__ }
    connect \Y $abc$157566$new_new_n3368__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158299
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \d_in0 [6] \d_in0 [4:3] \d_in0 [7] }
    connect \Y $abc$157566$new_new_n3369__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158300
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3369__ $abc$157566$new_new_n3360__ $abc$157566$new_new_n3357__ \d_in0 [11] \d_in0 [12] }
    connect \Y $abc$157566$new_new_n3370__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158301
    parameter \INIT_VALUE 32'11111110111011101111000000000000
    connect \A { $abc$157566$new_new_n3362__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3361__ $abc$157566$new_new_n3368__ $abc$157566$new_new_n3370__ }
    connect \Y $abc$111924$li0541_li0541
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158302
    parameter \INIT_VALUE 16'1111100010001000
    connect \A { $abc$157566$new_new_n3361__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3370__ $abc$157566$new_new_n3362__ }
    connect \Y $abc$111924$li0542_li0542
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158303
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$157566$new_new_n3369__ \d_in0 [5] \d_in0 [1:0] \d_in0 [2] }
    connect \Y $abc$157566$new_new_n3373__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158304
    parameter \INIT_VALUE 64'1111111111110100111101001111010011111111000000000000000000000000
    connect \A { $abc$157566$new_new_n3362__ $abc$157566$new_new_n3373__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3370__ $abc$157566$new_new_n3368__ \d_in0 [13] }
    connect \Y $abc$111924$li0546_li0546
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158305
    parameter \INIT_VALUE 32'11111110111011101111000000000000
    connect \A { $abc$157566$new_new_n3362__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3373__ $abc$157566$new_new_n3368__ $abc$157566$new_new_n3370__ }
    connect \Y $abc$111924$li0544_li0544
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158306
    parameter \INIT_VALUE 16'1111100010001000
    connect \A { $abc$157566$new_new_n3373__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3362__ $abc$157566$new_new_n3365__ }
    connect \Y $abc$111924$li0545_li0545
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158307
    parameter \INIT_VALUE 16'1111100010001000
    connect \A { $abc$157566$new_new_n3373__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3362__ $abc$157566$new_new_n3370__ }
    connect \Y $abc$111924$li0547_li0547
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158308
    parameter \INIT_VALUE 32'11111110111011101111000000000000
    connect \A { $abc$157566$new_new_n3362__ $abc$157566$new_new_n3359__ $abc$157566$new_new_n3373__ $abc$157566$new_new_n3365__ $abc$157566$new_new_n3370__ }
    connect \Y $abc$111924$li0548_li0548
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158309
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in9 [14] \d_in9 [10] \d_in9 [13] \d_in9 [5] \d_in9 [1:0] }
    connect \Y $abc$157566$new_new_n3379__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158310
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in9 [9:8] \d_in9 [12:11] }
    connect \Y $abc$157566$new_new_n3380__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158311
    parameter \INIT_VALUE 8'00000001
    connect \A { \d_in9 [15] \d_in9 [7] \d_in9 [2] }
    connect \Y $abc$157566$new_new_n3381__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158312
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \d_in9 [0] \d_in9 [5] \d_in9 [1] \d_in9 [14] }
    connect \Y $abc$157566$new_new_n3382__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158313
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in9 [2] \d_in9 [15] \d_in9 [12:11] }
    connect \Y $abc$157566$new_new_n3383__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158314
    parameter \INIT_VALUE 1073741824
    connect \A { \d_in9 [10:8] \d_in9 [13] \d_in9 [7] }
    connect \Y $abc$157566$new_new_n3384__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158315
    parameter \INIT_VALUE 64'1111111110000000100000001000000010000000100000001000000010000000
    connect \A { $abc$157566$new_new_n3381__ $abc$157566$new_new_n3380__ $abc$157566$new_new_n3379__ $abc$157566$new_new_n3384__ $abc$157566$new_new_n3383__ $abc$157566$new_new_n3382__ }
    connect \Y $abc$157566$new_new_n3385__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158316
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in9 [18] \d_in9 [23] \d_in9 [20] \d_in9 [22:21] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3386__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158317
    parameter \INIT_VALUE 1
    connect \A { \d_in9 [27] \d_in9 [25] \d_in9 [31:30] \d_in9 [28] }
    connect \Y $abc$157566$new_new_n3387__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158318
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in9 [26] \d_in9 [24] \d_in9 [29] \d_in9 [19] \d_in9 [17:16] }
    connect \Y $abc$157566$new_new_n3388__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158319
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n3388__ $abc$157566$new_new_n3387__ $abc$157566$new_new_n3386__ }
    connect \Y $abc$157566$new_new_n3389__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158320
    parameter \INIT_VALUE 16777216
    connect \A { $abc$157566$new_new_n3389__ $abc$157566$new_new_n3385__ \d_in9 [3] \d_in9 [4] \d_in9 [6] }
    connect \Y $abc$111924$li0551_li0551
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158321
    parameter \INIT_VALUE 4'1000
    connect \A { \d_in9 [3] \d_in9 [6] }
    connect \Y $abc$157566$new_new_n3391__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158322
    parameter \INIT_VALUE 8'00111110
    connect \A { \d_in9 [3] \d_in9 [6] \d_in9 [4] }
    connect \Y $abc$157566$new_new_n3392__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158323
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \d_in9 [4] \d_in9 [9:8] \d_in9 [12] }
    connect \Y $abc$157566$new_new_n3393__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158324
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3393__ $abc$157566$new_new_n3381__ $abc$157566$new_new_n3379__ \d_in9 [11] }
    connect \Y $abc$157566$new_new_n3394__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158325
    parameter \INIT_VALUE 8'00010000
    connect \A { \d_in9 [4] \d_in9 [10] \d_in9 [13] }
    connect \Y $abc$157566$new_new_n3395__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158326
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3395__ $abc$157566$new_new_n3383__ $abc$157566$new_new_n3382__ \d_in9 [9:7] }
    connect \Y $abc$157566$new_new_n3396__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158327
    parameter \INIT_VALUE 64'0000000011111100000000001010101000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3389__ \d_in9 [3] $abc$157566$new_new_n3392__ $abc$157566$new_new_n3394__ $abc$157566$new_new_n3396__ $abc$157566$new_new_n3385__ }
    connect \Y $abc$111924$li0549_li0549
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158328
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$157566$new_new_n3379__ $abc$157566$new_new_n3381__ $abc$157566$new_new_n3380__ $abc$157566$new_new_n3392__ }
    connect \Y $abc$157566$new_new_n3398__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158329
    parameter \INIT_VALUE 1156579328
    connect \A { $abc$157566$new_new_n3389__ \d_in9 [3] $abc$157566$new_new_n3398__ $abc$157566$new_new_n3394__ $abc$157566$new_new_n3392__ }
    connect \Y $abc$111924$li0550_li0550
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158330
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3395__ $abc$157566$new_new_n3382__ $abc$157566$new_new_n3381__ $abc$157566$new_new_n3380__ }
    connect \Y $abc$157566$new_new_n3400__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158331
    parameter \INIT_VALUE 16'0001111111111111
    connect \A { $abc$157566$new_new_n3391__ $abc$157566$new_new_n3389__ $abc$157566$new_new_n3394__ $abc$157566$new_new_n3400__ }
    connect \Y $abc$111924$new_n7195_
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158332
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3384__ $abc$157566$new_new_n3383__ $abc$157566$new_new_n3382__ \d_in9 [3] \d_in9 [4] \d_in9 [6] }
    connect \Y $abc$157566$new_new_n3402__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158333
    parameter \INIT_VALUE 32'11111110111100000000000000000000
    connect \A { $abc$157566$new_new_n3389__ $abc$157566$new_new_n3391__ $abc$157566$new_new_n3402__ $abc$157566$new_new_n3394__ $abc$157566$new_new_n3400__ }
    connect \Y $abc$111924$li0555_li0555
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158334
    parameter \INIT_VALUE 64'1111111111111111000000000000000011111110000000000000000000000000
    connect \A { $abc$157566$new_new_n3402__ $abc$157566$new_new_n3389__ $abc$157566$new_new_n3391__ $abc$157566$new_new_n3400__ $abc$157566$new_new_n3396__ $abc$157566$new_new_n3394__ }
    connect \Y $abc$111924$li0552_li0552
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158335
    parameter \INIT_VALUE 16'1111100000000000
    connect \A { $abc$157566$new_new_n3389__ $abc$157566$new_new_n3402__ $abc$157566$new_new_n3400__ $abc$157566$new_new_n3391__ }
    connect \Y $abc$111924$li0553_li0553
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158336
    parameter \INIT_VALUE 32'11111110000000000000000000000000
    connect \A { $abc$157566$new_new_n3389__ $abc$157566$new_new_n3391__ $abc$157566$new_new_n3394__ $abc$157566$new_new_n3396__ $abc$157566$new_new_n3400__ }
    connect \Y $abc$111924$li0556_li0556
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158337
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in10 [2] \d_in10 [9:8] \d_in10 [11] \d_in10 [12] \d_in10 [10] }
    connect \Y $abc$157566$new_new_n3407__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158338
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in10 [5] \d_in10 [1:0] \d_in10 [15:13] }
    connect \Y $abc$157566$new_new_n3408__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158339
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in10 [7:6] \d_in10 [4:3] }
    connect \Y $abc$157566$new_new_n3409__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158340
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \d_in10 [10] \d_in10 [13] \d_in10 [7:6] \d_in10 [4:3] }
    connect \Y $abc$157566$new_new_n3410__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158341
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \d_in10 [5] \d_in10 [1:0] \d_in10 [12] \d_in10 [15:14] }
    connect \Y $abc$157566$new_new_n3411__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158342
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$157566$new_new_n3411__ \d_in10 [2] \d_in10 [9:8] \d_in10 [11] }
    connect \Y $abc$157566$new_new_n3412__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158343
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in10 [16] \d_in10 [23:20] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3413__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158344
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \d_in10 [27:26] \d_in10 [24] \d_in10 [19:17] }
    connect \Y $abc$157566$new_new_n3414__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158345
    parameter \INIT_VALUE 1
    connect \A { \d_in10 [25] \d_in10 [31:28] }
    connect \Y $abc$157566$new_new_n3415__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158346
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n3415__ $abc$157566$new_new_n3414__ $abc$157566$new_new_n3413__ }
    connect \Y $abc$157566$new_new_n3416__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158347
    parameter \INIT_VALUE 64'1111100010001000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3416__ $abc$157566$new_new_n3409__ $abc$157566$new_new_n3408__ $abc$157566$new_new_n3407__ $abc$157566$new_new_n3412__ $abc$157566$new_new_n3410__ }
    connect \Y $abc$111924$li0559_li0559
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158348
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \d_in10 [2] \d_in10 [10] \d_in10 [13] \d_in10 [7] }
    connect \Y $abc$157566$new_new_n3418__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158349
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \d_in10 [9:8] \d_in10 [11] \d_in10 [12] }
    connect \Y $abc$157566$new_new_n3419__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158350
    parameter \INIT_VALUE 8'10000000
    connect \A { \d_in10 [6] \d_in10 [4:3] }
    connect \Y $abc$157566$new_new_n3420__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158351
    parameter \INIT_VALUE 64'1111111110000000100000001000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3408__ $abc$157566$new_new_n3407__ $abc$157566$new_new_n3409__ $abc$157566$new_new_n3420__ $abc$157566$new_new_n3419__ $abc$157566$new_new_n3418__ }
    connect \Y $abc$157566$new_new_n3421__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158352
    parameter \INIT_VALUE 1073741824
    connect \A { \d_in10 [3] \d_in10 [7:6] \d_in10 [4] \d_in10 [10] }
    connect \Y $abc$157566$new_new_n3422__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158353
    parameter \INIT_VALUE 64'1111000011111110110000001100110000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3416__ $abc$157566$new_new_n3412__ \d_in10 [13] $abc$157566$new_new_n3410__ $abc$157566$new_new_n3421__ $abc$157566$new_new_n3422__ }
    connect \Y $abc$111924$li0557_li0557
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158354
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3421__ $abc$157566$new_new_n3416__ }
    connect \Y $abc$111924$li0558_li0558
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158355
    parameter \INIT_VALUE 64'1111100010001000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3420__ $abc$157566$new_new_n3418__ $abc$157566$new_new_n3411__ $abc$157566$new_new_n3407__ $abc$157566$new_new_n3419__ $abc$157566$new_new_n3408__ }
    connect \Y $abc$157566$new_new_n3425__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158356
    parameter \INIT_VALUE 16252928
    connect \A { $abc$157566$new_new_n3416__ \d_in10 [13] $abc$157566$new_new_n3425__ $abc$157566$new_new_n3422__ $abc$157566$new_new_n3412__ }
    connect \Y $abc$111924$li0564_li0564
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158357
    parameter \INIT_VALUE 64'1111000011111110110000001100110000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3416__ $abc$157566$new_new_n3412__ \d_in10 [13] $abc$157566$new_new_n3410__ $abc$157566$new_new_n3425__ $abc$157566$new_new_n3422__ }
    connect \Y $abc$111924$li0560_li0560
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158358
    parameter \INIT_VALUE 16'1111100000000000
    connect \A { $abc$157566$new_new_n3416__ $abc$157566$new_new_n3425__ $abc$157566$new_new_n3410__ $abc$157566$new_new_n3412__ }
    connect \Y $abc$111924$li0563_li0563
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158359
    parameter \INIT_VALUE 32'11111000000000000000000000000000
    connect \A { $abc$157566$new_new_n3411__ $abc$157566$new_new_n3416__ $abc$157566$new_new_n3425__ $abc$157566$new_new_n3410__ $abc$157566$new_new_n3412__ }
    connect \Y $abc$111924$li0561_li0561
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158360
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3425__ $abc$157566$new_new_n3416__ }
    connect \Y $abc$111924$li0562_li0562
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158361
    parameter \INIT_VALUE 268435456
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12] }
    connect \Y $abc$157566$new_new_n3431__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158362
    parameter \INIT_VALUE 8'10000000
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1:0] }
    connect \Y $abc$157566$new_new_n3432__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158363
    parameter \INIT_VALUE 16'0000000010001111
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] $abc$157566$new_new_n3432__ $abc$157566$new_new_n3431__ }
    connect \Y $abc$157566$new_new_n3433__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158364
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3431__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1:0] }
    connect \Y $abc$157566$new_new_n3434__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158365
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1:0] }
    connect \Y $abc$157566$new_new_n3435__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158366
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12] }
    connect \Y $abc$157566$new_new_n3436__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158367
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4:3] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [14] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n3437__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158368
    parameter \INIT_VALUE 32'11111000000000000000000000000000
    connect \A { $abc$157566$new_new_n3433__ $abc$157566$new_new_n3437__ $abc$157566$new_new_n3434__ $abc$157566$new_new_n3436__ $abc$157566$new_new_n3435__ }
    connect \Y $abc$111924$li0567_li0567
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158369
    parameter \INIT_VALUE 32767
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11] }
    connect \Y $abc$157566$new_new_n3439__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158370
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13] }
    connect \Y $abc$157566$new_new_n3440__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158371
    parameter \INIT_VALUE 8'10000000
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4:3] }
    connect \Y $abc$157566$new_new_n3441__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158372
    parameter \INIT_VALUE 234881024
    connect \A { $abc$157566$new_new_n3441__ $abc$157566$new_new_n3440__ $abc$157566$new_new_n3439__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] $abc$157566$new_new_n3435__ }
    connect \Y $abc$157566$new_new_n3442__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158373
    parameter \INIT_VALUE 64'1111111111111000111111110000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3433__ $abc$157566$new_new_n3437__ $abc$157566$new_new_n3442__ $abc$157566$new_new_n3434__ $abc$157566$new_new_n3436__ $abc$157566$new_new_n3435__ }
    connect \Y $abc$111924$li0565_li0565
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158374
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [3] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n3444__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158375
    parameter \INIT_VALUE 65536
    connect \A { $abc$157566$new_new_n3444__ $abc$157566$new_new_n3439__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3445__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158376
    parameter \INIT_VALUE 32'11111000000000000000000000000000
    connect \A { $abc$157566$new_new_n3433__ $abc$157566$new_new_n3435__ $abc$157566$new_new_n3445__ $abc$157566$new_new_n3437__ $abc$157566$new_new_n3436__ }
    connect \Y $abc$111924$li0566_li0566
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158377
    parameter \INIT_VALUE 64'0100000001000000010000000100000011111111111111111111111101000000
    connect \A { $abc$157566$new_new_n3439__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] $abc$157566$new_new_n3435__ $abc$157566$new_new_n3436__ $abc$157566$new_new_n3432__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2] }
    connect \Y $abc$157566$new_new_n3447__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158378
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3447__ $abc$157566$new_new_n3441__ $abc$157566$new_new_n3440__ $abc$157566$new_new_n3433__ }
    connect \Y $abc$111924$li0570_li0570
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158379
    parameter \INIT_VALUE 64'0100000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3444__ $abc$157566$new_new_n3436__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [0] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2] }
    connect \Y $abc$157566$new_new_n3449__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158380
    parameter \INIT_VALUE 32'11111111111110000000000000000000
    connect \A { $abc$157566$new_new_n3433__ $abc$157566$new_new_n3442__ $abc$157566$new_new_n3449__ $abc$157566$new_new_n3437__ $abc$157566$new_new_n3434__ }
    connect \Y $abc$111924$li0568_li0568
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158381
    parameter \INIT_VALUE 16'0000000011111000
    connect \A { $iopadmap$rst $abc$157566$new_new_n3449__ $abc$157566$new_new_n3434__ $abc$157566$new_new_n3437__ }
    connect \Y $abc$111924$li0569_li0569
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158382
    parameter \INIT_VALUE 16777216
    connect \A { $abc$157566$new_new_n3447__ $abc$157566$new_new_n3444__ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13] $iopadmap$rst }
    connect \Y $abc$111924$li0571_li0571
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158383
    parameter \INIT_VALUE 64'1111000000000000111100000000000011111111111111111111100010001000
    connect \A { $iopadmap$rst $abc$157566$new_new_n3449__ $abc$157566$new_new_n3445__ $abc$157566$new_new_n3435__ $abc$157566$new_new_n3437__ $abc$157566$new_new_n3434__ }
    connect \Y $abc$111924$li0572_li0572
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158384
    parameter \INIT_VALUE 4'0001
    connect \A { \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3454__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158385
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1593 [15] \emulate_reset_emu_srst_new_data_1593 [24] \emulate_reset_emu_srst_new_data_1593 [31:28] }
    connect \Y $abc$157566$new_new_n3455__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158386
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1593 [19:16] \emulate_reset_emu_srst_new_data_1593 [22] \emulate_reset_emu_srst_new_data_1593 [20] }
    connect \Y $abc$157566$new_new_n3456__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158387
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1593 [14] \emulate_reset_emu_srst_new_data_1593 [27:25] \emulate_reset_emu_srst_new_data_1593 [21] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3457__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158388
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$157566$new_new_n3457__ $abc$157566$new_new_n3456__ $abc$157566$new_new_n3455__ \emulate_reset_emu_srst_new_data_1593 [23] }
    connect \Y $abc$157566$new_new_n3458__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158389
    parameter \INIT_VALUE 1
    connect \A { \emulate_reset_emu_srst_new_data_1593 [9:8] \emulate_reset_emu_srst_new_data_1593 [11] \emulate_reset_emu_srst_new_data_1593 [12] \emulate_reset_emu_srst_new_data_1593 [10] }
    connect \Y $abc$157566$new_new_n3459__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158390
    parameter \INIT_VALUE 1
    connect \A { \emulate_reset_emu_srst_new_data_1593 [6] \emulate_reset_emu_srst_new_data_1593 [4:2] \emulate_reset_emu_srst_new_data_1593 [7] }
    connect \Y $abc$157566$new_new_n3460__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158391
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1593 [6] \emulate_reset_emu_srst_new_data_1593 [4:2] \emulate_reset_emu_srst_new_data_1593 [7] \emulate_reset_emu_srst_new_data_1593 [13] }
    connect \Y $abc$157566$new_new_n3461__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158392
    parameter \INIT_VALUE 1073741824
    connect \A { \emulate_reset_emu_srst_new_data_1593 [9:8] \emulate_reset_emu_srst_new_data_1593 [11] \emulate_reset_emu_srst_new_data_1593 [12] \emulate_reset_emu_srst_new_data_1593 [10] }
    connect \Y $abc$157566$new_new_n3462__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158393
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1593 [5] \emulate_reset_emu_srst_new_data_1593 [1:0] \emulate_reset_emu_srst_new_data_1593 [13] }
    connect \Y $abc$157566$new_new_n3463__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158394
    parameter \INIT_VALUE 64'1111100010001000111111111111111100000000000000001111111111111111
    connect \A { $abc$157566$new_new_n3463__ \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3459__ $abc$157566$new_new_n3460__ $abc$157566$new_new_n3462__ $abc$157566$new_new_n3461__ }
    connect \Y $abc$157566$new_new_n3464__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158395
    parameter \INIT_VALUE 8'11100000
    connect \A { $abc$157566$new_new_n3464__ $abc$157566$new_new_n3454__ $abc$157566$new_new_n3458__ }
    connect \Y $abc$111924$li0574_li0574
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158396
    parameter \INIT_VALUE 268435456
    connect \A { \emulate_reset_emu_srst_new_data_1593 [9:8] \emulate_reset_emu_srst_new_data_1593 [2] \emulate_reset_emu_srst_new_data_1593 [11] \emulate_reset_emu_srst_new_data_1593 [12] }
    connect \Y $abc$157566$new_new_n3466__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158397
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1593 [10] \emulate_reset_emu_srst_new_data_1593 [13] \emulate_reset_emu_srst_new_data_1593 [6] \emulate_reset_emu_srst_new_data_1593 [4:3] \emulate_reset_emu_srst_new_data_1593 [7] }
    connect \Y $abc$157566$new_new_n3467__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158398
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1593 [5] \emulate_reset_emu_srst_new_data_1593 [1:0] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3468__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158399
    parameter \INIT_VALUE 32'11111000100010000000000000000000
    connect \A { $abc$157566$new_new_n3468__ $abc$157566$new_new_n3461__ $abc$157566$new_new_n3459__ $abc$157566$new_new_n3467__ $abc$157566$new_new_n3466__ }
    connect \Y $abc$157566$new_new_n3469__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158400
    parameter \INIT_VALUE 64'1111110011001100110011001100111011001100110011001100110011001100
    connect \A { $abc$157566$new_new_n3458__ $abc$157566$new_new_n3463__ $abc$157566$new_new_n3460__ $abc$157566$new_new_n3459__ $abc$157566$new_new_n3454__ $abc$157566$new_new_n3469__ }
    connect \Y $abc$111924$li0575_li0575
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158401
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111110111
    connect \A { \emulate_reset_emu_srst_new_data_1593 [7:6] \emulate_reset_emu_srst_new_data_1593 [4:3] \emulate_reset_emu_srst_new_data_1593 [10] \emulate_reset_emu_srst_new_data_1593 [13] }
    connect \Y $abc$157566$new_new_n3471__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158402
    parameter \INIT_VALUE 8'01000000
    connect \A { $abc$157566$new_new_n3466__ $abc$157566$new_new_n3468__ $abc$157566$new_new_n3471__ }
    connect \Y $abc$157566$new_new_n3472__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158403
    parameter \INIT_VALUE 16'1110111011100000
    connect \A { $abc$157566$new_new_n3458__ $abc$157566$new_new_n3454__ $abc$157566$new_new_n3472__ $abc$157566$new_new_n3464__ }
    connect \Y $abc$111924$li0573_li0573
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158404
    parameter \INIT_VALUE 64'1111111110000000100000001000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3461__ $abc$157566$new_new_n3459__ $abc$157566$new_new_n3468__ \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3463__ $abc$157566$new_new_n3462__ }
    connect \Y $abc$157566$new_new_n3474__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158405
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$157566$new_new_n3458__ \emulate_reset_emu_srst_new_data_1593 [13] $abc$157566$new_new_n3472__ $abc$157566$new_new_n3474__ }
    connect \Y $abc$111924$li0578_li0578
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158406
    parameter \INIT_VALUE 8'11100000
    connect \A { $abc$157566$new_new_n3458__ $abc$157566$new_new_n3472__ $abc$157566$new_new_n3474__ }
    connect \Y $abc$111924$li0576_li0576
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158407
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3469__ $abc$157566$new_new_n3458__ }
    connect \Y $abc$111924$li0577_li0577
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158408
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3474__ $abc$157566$new_new_n3458__ }
    connect \Y $abc$111924$li0579_li0579
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158409
    parameter \INIT_VALUE 8'11100000
    connect \A { $abc$157566$new_new_n3458__ $abc$157566$new_new_n3469__ $abc$157566$new_new_n3474__ }
    connect \Y $abc$111924$li0580_li0580
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158410
    parameter \INIT_VALUE 1073741824
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1:0] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3480__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158411
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12:11] }
    connect \Y $abc$157566$new_new_n3481__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158412
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [8] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [14] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15] }
    connect \Y $abc$157566$new_new_n3482__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158413
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [7:6] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4:3] }
    connect \Y $abc$157566$new_new_n3483__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158414
    parameter \INIT_VALUE 1
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1:0] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3484__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158415
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [14] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12:11] }
    connect \Y $abc$157566$new_new_n3485__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158416
    parameter \INIT_VALUE 268435456
    connect \A { $abc$157566$new_new_n3485__ $abc$157566$new_new_n3484__ $abc$157566$new_new_n3483__ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9:8] }
    connect \Y $abc$157566$new_new_n3486__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158417
    parameter \INIT_VALUE 32'11111111111111111000000000000000
    connect \A { $abc$157566$new_new_n3486__ $abc$157566$new_new_n3480__ $abc$157566$new_new_n3483__ $abc$157566$new_new_n3482__ $abc$157566$new_new_n3481__ }
    connect \Y $abc$111924$li0583_li0583
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158418
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [3] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n3488__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158419
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12:11] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10] }
    connect \Y $abc$157566$new_new_n3489__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158420
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3489__ $abc$157566$new_new_n3488__ $abc$157566$new_new_n3484__ $abc$157566$new_new_n3482__ }
    connect \Y $abc$157566$new_new_n3490__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158421
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$157566$new_new_n3490__ $abc$157566$new_new_n3486__ }
    connect \Y $abc$111924$li0582_li0582
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158422
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9:6] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4:3] }
    connect \Y $abc$157566$new_new_n3492__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158423
    parameter \INIT_VALUE 64'1111111110000000100000001000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3480__ $abc$157566$new_new_n3485__ $abc$157566$new_new_n3492__ $abc$157566$new_new_n3481__ $abc$157566$new_new_n3483__ $abc$157566$new_new_n3482__ }
    connect \Y $abc$157566$new_new_n3493__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158424
    parameter \INIT_VALUE 8'11111110
    connect \A { $abc$157566$new_new_n3493__ $abc$157566$new_new_n3490__ $abc$157566$new_new_n3486__ }
    connect \Y $abc$111924$li0581_li0581
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158425
    parameter \INIT_VALUE 268435456
    connect \A { \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [0] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3495__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158426
    parameter \INIT_VALUE 268435456
    connect \A { $abc$157566$new_new_n3495__ $abc$157566$new_new_n3488__ $abc$157566$new_new_n3485__ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9:8] }
    connect \Y $abc$157566$new_new_n3496__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158427
    parameter \INIT_VALUE 32'11111111111111111000000000000000
    connect \A { $abc$157566$new_new_n3496__ $abc$157566$new_new_n3480__ $abc$157566$new_new_n3483__ $abc$157566$new_new_n3482__ $abc$157566$new_new_n3481__ }
    connect \Y $abc$111924$li0585_li0585
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158428
    parameter \INIT_VALUE 8'11111110
    connect \A { $abc$157566$new_new_n3496__ $abc$157566$new_new_n3493__ $abc$157566$new_new_n3490__ }
    connect \Y $abc$111924$li0584_li0584
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158429
    parameter \INIT_VALUE 32'11111111111111111111111110000000
    connect \A { $abc$157566$new_new_n3490__ $abc$157566$new_new_n3496__ $abc$157566$new_new_n3485__ $abc$157566$new_new_n3492__ $abc$157566$new_new_n3480__ }
    connect \Y $abc$111924$li0586_li0586
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158430
    parameter \INIT_VALUE 4'1110
    connect \A { $abc$157566$new_new_n3496__ $abc$157566$new_new_n3490__ }
    connect \Y $abc$111924$li0587_li0587
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158431
    parameter \INIT_VALUE 64'1111111111111111111111111111111111111111111111111000000000000000
    connect \A { $abc$157566$new_new_n3490__ $abc$157566$new_new_n3496__ $abc$157566$new_new_n3481__ $abc$157566$new_new_n3480__ $abc$157566$new_new_n3483__ $abc$157566$new_new_n3482__ }
    connect \Y $abc$111924$li0588_li0588
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158432
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1627 [16] \emulate_reset_emu_srst_new_data_1627 [23:20] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3502__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158433
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1627 [27] \emulate_reset_emu_srst_new_data_1627 [25:24] \emulate_reset_emu_srst_new_data_1627 [31:29] }
    connect \Y $abc$157566$new_new_n3503__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158434
    parameter \INIT_VALUE 1
    connect \A { \emulate_reset_emu_srst_new_data_1627 [26] \emulate_reset_emu_srst_new_data_1627 [28] \emulate_reset_emu_srst_new_data_1627 [19:17] }
    connect \Y $abc$157566$new_new_n3504__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158435
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n3504__ $abc$157566$new_new_n3503__ $abc$157566$new_new_n3502__ }
    connect \Y $abc$157566$new_new_n3505__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158436
    parameter \INIT_VALUE 1
    connect \A { \emulate_reset_emu_srst_new_data_1627 [13] \emulate_reset_emu_srst_new_data_1627 [5] \emulate_reset_emu_srst_new_data_1627 [1:0] \emulate_reset_emu_srst_new_data_1627 [10] }
    connect \Y $abc$157566$new_new_n3506__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158437
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1627 [11] \emulate_reset_emu_srst_new_data_1627 [12] \emulate_reset_emu_srst_new_data_1627 [7] \emulate_reset_emu_srst_new_data_1627 [2] }
    connect \Y $abc$157566$new_new_n3507__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158438
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1627 [6] \emulate_reset_emu_srst_new_data_1627 [4:3] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3508__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158439
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1627 [8] \emulate_reset_emu_srst_new_data_1627 [9] \emulate_reset_emu_srst_new_data_1627 [15:14] }
    connect \Y $abc$157566$new_new_n3509__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158440
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3509__ $abc$157566$new_new_n3508__ $abc$157566$new_new_n3507__ $abc$157566$new_new_n3506__ }
    connect \Y $abc$157566$new_new_n3510__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158441
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1627 [15] \emulate_reset_emu_srst_new_data_1627 [9:8] \emulate_reset_emu_srst_new_data_1627 [14] \emulate_reset_emu_srst_new_data_1627 [11] \emulate_reset_emu_srst_new_data_1627 [12] }
    connect \Y $abc$157566$new_new_n3511__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158442
    parameter \INIT_VALUE 1
    connect \A { \emulate_reset_emu_srst_new_data_1627 [6] \emulate_reset_emu_srst_new_data_1627 [4:3] \emulate_reset_emu_srst_new_data_1627 [7] \emulate_reset_emu_srst_new_data_1627 [2] }
    connect \Y $abc$157566$new_new_n3512__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158443
    parameter \INIT_VALUE 16'0111111100000000
    connect \A { \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3512__ $abc$157566$new_new_n3511__ $abc$157566$new_new_n3506__ }
    connect \Y $abc$157566$new_new_n3513__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158444
    parameter \INIT_VALUE 16'1011101110110000
    connect \A { $abc$157566$new_new_n3505__ $abc$157566$new_new_n3454__ $abc$157566$new_new_n3513__ $abc$157566$new_new_n3510__ }
    connect \Y $abc$111924$li0590_li0590
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158445
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1627 [13] \emulate_reset_emu_srst_new_data_1627 [10] \emulate_reset_emu_srst_new_data_1627 [6] \emulate_reset_emu_srst_new_data_1627 [4:3] \emulate_reset_emu_srst_new_data_1627 [7] }
    connect \Y $abc$157566$new_new_n3515__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158446
    parameter \INIT_VALUE 8'00010000
    connect \A { \emulate_reset_emu_srst_new_data_1627 [2] \emulate_reset_emu_srst_new_data_1627 [11] \emulate_reset_emu_srst_new_data_1627 [12] }
    connect \Y $abc$157566$new_new_n3516__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158447
    parameter \INIT_VALUE 8'10000000
    connect \A { \emulate_reset_emu_srst_new_data_1627 [5] \emulate_reset_emu_srst_new_data_1627 [1:0] }
    connect \Y $abc$157566$new_new_n3517__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158448
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3517__ $abc$157566$new_new_n3516__ $abc$157566$new_new_n3515__ $abc$157566$new_new_n3509__ }
    connect \Y $abc$157566$new_new_n3518__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158449
    parameter \INIT_VALUE 16'1011101110110000
    connect \A { $abc$157566$new_new_n3505__ $abc$157566$new_new_n3454__ $abc$157566$new_new_n3513__ $abc$157566$new_new_n3518__ }
    connect \Y $abc$111924$li0591_li0591
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158450
    parameter \INIT_VALUE 32'11111111111111100000000011111111
    connect \A { \emulate_reset_emu_srst_new_data_1627 [13] \emulate_reset_emu_srst_new_data_1627 [7:6] \emulate_reset_emu_srst_new_data_1627 [4:3] }
    connect \Y $abc$157566$new_new_n3520__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158451
    parameter \INIT_VALUE 64'0000000000000000111111111111111111111111111111110111111111111111
    connect \A { \emulate_reset_emu_srst_new_data_1627 [13] \emulate_reset_emu_srst_new_data_1627 [10] \emulate_reset_emu_srst_new_data_1627 [6] \emulate_reset_emu_srst_new_data_1627 [4:3] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3521__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158452
    parameter \INIT_VALUE 268435456
    connect \A { $abc$157566$new_new_n3516__ $abc$157566$new_new_n3509__ $abc$157566$new_new_n3517__ $abc$157566$new_new_n3521__ $abc$157566$new_new_n3520__ }
    connect \Y $abc$157566$new_new_n3522__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158453
    parameter \INIT_VALUE 32'11101111111011111110111100000000
    connect \A { $abc$157566$new_new_n3454__ $abc$157566$new_new_n3505__ $abc$157566$new_new_n3513__ $abc$157566$new_new_n3522__ $abc$157566$new_new_n3510__ }
    connect \Y $abc$111924$li0589_li0589
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158454
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3511__ $abc$157566$new_new_n3517__ $abc$157566$new_new_n3521__ \emulate_reset_emu_srst_new_data_1627 [13] \emulate_reset_emu_srst_new_data_1627 [7] \emulate_reset_emu_srst_new_data_1627 [2] }
    connect \Y $abc$157566$new_new_n3524__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158455
    parameter \INIT_VALUE 32'11111111111110000000000000000000
    connect \A { $abc$157566$new_new_n3505__ $abc$157566$new_new_n3510__ $abc$157566$new_new_n3524__ $abc$157566$new_new_n3522__ \emulate_reset_emu_srst_new_data_1627 [7] }
    connect \Y $abc$111924$li0596_li0596
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158456
    parameter \INIT_VALUE 32'11111110000000000000000000000000
    connect \A { \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3505__ $abc$157566$new_new_n3510__ $abc$157566$new_new_n3522__ $abc$157566$new_new_n3524__ }
    connect \Y $abc$111924$li0592_li0592
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158457
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n3505__ \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3518__ $abc$157566$new_new_n3524__ }
    connect \Y $abc$111924$li0593_li0593
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158458
    parameter \INIT_VALUE 8'11100000
    connect \A { $abc$157566$new_new_n3505__ $abc$157566$new_new_n3510__ $abc$157566$new_new_n3524__ }
    connect \Y $abc$111924$li0594_li0594
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158459
    parameter \INIT_VALUE 32'11111110000000000000000000000000
    connect \A { \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3505__ $abc$157566$new_new_n3510__ $abc$157566$new_new_n3518__ $abc$157566$new_new_n3524__ }
    connect \Y $abc$111924$li0595_li0595
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158460
    parameter \INIT_VALUE 1
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9:7] }
    connect \Y $abc$157566$new_new_n3530__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158461
    parameter \INIT_VALUE 8'00000001
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10] }
    connect \Y $abc$157566$new_new_n3531__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158462
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [4:3] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3532__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158463
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n3533__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158464
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [4:3] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [6] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3534__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158465
    parameter \INIT_VALUE 1
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [1:0] }
    connect \Y $abc$157566$new_new_n3535__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158466
    parameter \INIT_VALUE 64'1111111110000000100000001000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3535__ $abc$157566$new_new_n3533__ $abc$157566$new_new_n3534__ $abc$157566$new_new_n3531__ $abc$157566$new_new_n3530__ $abc$157566$new_new_n3532__ }
    connect \Y $abc$111924$li0598_li0598
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158467
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$157566$new_new_n3532__ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n3537__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158468
    parameter \INIT_VALUE 64'0000000100000000000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [1:0] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [5] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12] }
    connect \Y $abc$157566$new_new_n3538__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158469
    parameter \INIT_VALUE 1073741824
    connect \A { $abc$157566$new_new_n3538__ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [8] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11] }
    connect \Y $abc$157566$new_new_n3539__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158470
    parameter \INIT_VALUE 16'1111100010001000
    connect \A { $abc$111924$li0598_li0598 $abc$157566$new_new_n3530__ $abc$157566$new_new_n3539__ $abc$157566$new_new_n3537__ }
    connect \Y $abc$111924$li0599_li0599
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158471
    parameter \INIT_VALUE 32'11111111111110001111111100000000
    connect \A { $abc$157566$new_new_n3539__ $abc$111924$li0598_li0598 $abc$157566$new_new_n3537__ $abc$157566$new_new_n3534__ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] }
    connect \Y $abc$111924$li0597_li0597
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158472
    parameter \INIT_VALUE 32'11111000100010000000000000000000
    connect \A { $abc$157566$new_new_n3538__ $abc$157566$new_new_n3534__ $abc$157566$new_new_n3530__ $abc$157566$new_new_n3539__ $abc$157566$new_new_n3537__ }
    connect \Y $abc$111924$li0601_li0601
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158473
    parameter \INIT_VALUE 32'11111000100010000000000000000000
    connect \A { $abc$157566$new_new_n3534__ $abc$157566$new_new_n3538__ $abc$157566$new_new_n3530__ $abc$157566$new_new_n3533__ $abc$157566$new_new_n3535__ }
    connect \Y $abc$111924$li0602_li0602
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158474
    parameter \INIT_VALUE 32'11111111111110001111111100000000
    connect \A { $abc$157566$new_new_n3539__ $abc$111924$li0602_li0602 $abc$157566$new_new_n3537__ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] $abc$157566$new_new_n3534__ }
    connect \Y $abc$111924$li0600_li0600
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158475
    parameter \INIT_VALUE 8'11111000
    connect \A { $abc$111924$li0602_li0602 $abc$157566$new_new_n3537__ $abc$157566$new_new_n3539__ }
    connect \Y $abc$111924$li0603_li0603
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158476
    parameter \INIT_VALUE 16'1111111110000000
    connect \A { $abc$111924$li0602_li0602 \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] $abc$157566$new_new_n3539__ $abc$157566$new_new_n3534__ }
    connect \Y $abc$111924$li0604_li0604
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158477
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.cin $iopadmap$rst }
    connect \Y $abc$111924$li0605_li0605
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158478
    parameter \INIT_VALUE 1
    connect \A { \emulate_reset_emu_srst_new_data_1695 [2] \emulate_reset_emu_srst_new_data_1695 [10] \emulate_reset_emu_srst_new_data_1695 [13] \emulate_reset_emu_srst_new_data_1695 [15:14] }
    connect \Y $abc$157566$new_new_n3548__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158479
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1695 [3] \emulate_reset_emu_srst_new_data_1695 [4] \emulate_reset_emu_srst_new_data_1695 [6] \emulate_reset_emu_srst_new_data_1695 [7] }
    connect \Y $abc$157566$new_new_n3549__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158480
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3549__ $abc$157566$new_new_n3548__ }
    connect \Y $abc$157566$new_new_n3550__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158481
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1695 [9:8] \emulate_reset_emu_srst_new_data_1695 [11] \emulate_reset_emu_srst_new_data_1695 [12] }
    connect \Y $abc$157566$new_new_n3551__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158482
    parameter \INIT_VALUE 8'00000001
    connect \A { \emulate_reset_emu_srst_new_data_1695 [1:0] \emulate_reset_emu_srst_new_data_1695 [5] }
    connect \Y $abc$157566$new_new_n3552__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158483
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1695 [3] \emulate_reset_emu_srst_new_data_1695 [4] \emulate_reset_emu_srst_new_data_1695 [6] \emulate_reset_emu_srst_new_data_1695 [7] }
    connect \Y $abc$157566$new_new_n3553__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158484
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1695 [9:8] \emulate_reset_emu_srst_new_data_1695 [11] \emulate_reset_emu_srst_new_data_1695 [12] }
    connect \Y $abc$157566$new_new_n3554__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158485
    parameter \INIT_VALUE 2147418112
    connect \A { \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3554__ $abc$157566$new_new_n3553__ $abc$157566$new_new_n3552__ $abc$157566$new_new_n3548__ }
    connect \Y $abc$157566$new_new_n3555__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158486
    parameter \INIT_VALUE 16'0000000000000001
    connect \A \emulate_reset_emu_srst_new_data_1695 [31:28]
    connect \Y $abc$157566$new_new_n3556__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158487
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1695 [27] \emulate_reset_emu_srst_new_data_1695 [19] \emulate_reset_emu_srst_new_data_1695 [17:16] }
    connect \Y $abc$157566$new_new_n3557__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158488
    parameter \INIT_VALUE 8'00000001
    connect \A \emulate_reset_emu_srst_new_data_1695 [26:24]
    connect \Y $abc$157566$new_new_n3558__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158489
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1695 [18] \emulate_reset_emu_srst_new_data_1695 [23:20] $iopadmap$rst }
    connect \Y $abc$157566$new_new_n3559__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158490
    parameter \INIT_VALUE 32767
    connect \A { $abc$157566$new_new_n3454__ $abc$157566$new_new_n3559__ $abc$157566$new_new_n3558__ $abc$157566$new_new_n3557__ $abc$157566$new_new_n3556__ }
    connect \Y $abc$157566$new_new_n3560__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158491
    parameter \INIT_VALUE 33023
    connect \A { $abc$157566$new_new_n3560__ $abc$157566$new_new_n3555__ $abc$157566$new_new_n3550__ $abc$157566$new_new_n3552__ $abc$157566$new_new_n3551__ }
    connect \Y $abc$111924$li0607_li0607
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158492
    parameter \INIT_VALUE 8'00010000
    connect \A { \emulate_reset_emu_srst_new_data_1695 [2] \emulate_reset_emu_srst_new_data_1695 [15:14] }
    connect \Y $abc$157566$new_new_n3562__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158493
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1695 [9:8] \emulate_reset_emu_srst_new_data_1695 [11] \emulate_reset_emu_srst_new_data_1695 [12] }
    connect \Y $abc$157566$new_new_n3563__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158494
    parameter \INIT_VALUE 8'10000000
    connect \A { \emulate_reset_emu_srst_new_data_1695 [1:0] \emulate_reset_emu_srst_new_data_1695 [5] }
    connect \Y $abc$157566$new_new_n3564__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158495
    parameter \INIT_VALUE 64'1000000000000000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3564__ $abc$157566$new_new_n3563__ $abc$157566$new_new_n3562__ $abc$157566$new_new_n3553__ \emulate_reset_emu_srst_new_data_1695 [10] \emulate_reset_emu_srst_new_data_1695 [13] }
    connect \Y $abc$157566$new_new_n3565__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158496
    parameter \INIT_VALUE 8'00001011
    connect \A { $abc$157566$new_new_n3560__ $abc$157566$new_new_n3555__ $abc$157566$new_new_n3565__ }
    connect \Y $abc$111924$li0608_li0608
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158497
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111110111
    connect \A { \emulate_reset_emu_srst_new_data_1695 [3] \emulate_reset_emu_srst_new_data_1695 [4] \emulate_reset_emu_srst_new_data_1695 [6] \emulate_reset_emu_srst_new_data_1695 [7] \emulate_reset_emu_srst_new_data_1695 [10] \emulate_reset_emu_srst_new_data_1695 [13] }
    connect \Y $abc$157566$new_new_n3567__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158498
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $abc$157566$new_new_n3562__ $abc$157566$new_new_n3564__ $abc$157566$new_new_n3563__ $abc$157566$new_new_n3567__ }
    connect \Y $abc$157566$new_new_n3568__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158499
    parameter \INIT_VALUE 64'0000000000000000000000000000000011111111100000001111111111111111
    connect \A { $abc$157566$new_new_n3560__ $abc$157566$new_new_n3555__ $abc$157566$new_new_n3568__ $abc$157566$new_new_n3551__ $abc$157566$new_new_n3550__ $abc$157566$new_new_n3552__ }
    connect \Y $abc$111924$li0606_li0606
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158500
    parameter \INIT_VALUE 64'1111100010001000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3549__ $abc$157566$new_new_n3548__ $abc$157566$new_new_n3552__ $abc$157566$new_new_n3551__ $abc$157566$new_new_n3564__ $abc$157566$new_new_n3554__ }
    connect \Y $abc$157566$new_new_n3570__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158501
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3559__ $abc$157566$new_new_n3558__ $abc$157566$new_new_n3557__ $abc$157566$new_new_n3556__ \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3571__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158502
    parameter \INIT_VALUE 8'11100000
    connect \A { $abc$157566$new_new_n3571__ $abc$157566$new_new_n3565__ $abc$157566$new_new_n3570__ }
    connect \Y $abc$111924$li0612_li0612
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158503
    parameter \INIT_VALUE 8'11100000
    connect \A { $abc$157566$new_new_n3571__ $abc$157566$new_new_n3568__ $abc$157566$new_new_n3570__ }
    connect \Y $abc$111924$li0609_li0609
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158504
    parameter \INIT_VALUE 32'11111000000000000000000000000000
    connect \A { $abc$157566$new_new_n3571__ $abc$157566$new_new_n3564__ $abc$157566$new_new_n3565__ $abc$157566$new_new_n3550__ $abc$157566$new_new_n3554__ }
    connect \Y $abc$111924$li0610_li0610
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158505
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3571__ $abc$157566$new_new_n3570__ }
    connect \Y $abc$111924$li0611_li0611
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158506
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$157566$new_new_n3571__ \emulate_reset_emu_srst_new_data_1695 [13] $abc$157566$new_new_n3568__ $abc$157566$new_new_n3570__ }
    connect \Y $abc$111924$li0613_li0613
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158507
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1712 [19:16] \emulate_reset_emu_srst_new_data_1712 [23] \emulate_reset_emu_srst_new_data_1712 [21] }
    connect \Y $abc$157566$new_new_n3577__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158508
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1712 [26:24] \emulate_reset_emu_srst_new_data_1712 [31] \emulate_reset_emu_srst_new_data_1712 [22] \emulate_reset_emu_srst_new_data_1712 [20] }
    connect \Y $abc$157566$new_new_n3578__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158509
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3578__ $abc$157566$new_new_n3577__ \emulate_reset_emu_srst_new_data_1712 [27] \emulate_reset_emu_srst_new_data_1712 [30:28] }
    connect \Y $abc$157566$new_new_n3579__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158510
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1712 [9:8] \emulate_reset_emu_srst_new_data_1712 [12:11] }
    connect \Y $abc$157566$new_new_n3580__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158511
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1712 [4:3] \emulate_reset_emu_srst_new_data_1712 [6] \emulate_reset_emu_srst_new_data_1712 [7] }
    connect \Y $abc$157566$new_new_n3581__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158512
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1712 [2:0] \emulate_reset_emu_srst_new_data_1712 [5] }
    connect \Y $abc$157566$new_new_n3582__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158513
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \emulate_reset_emu_srst_new_data_1712 [13] \emulate_reset_emu_srst_new_data_1712 [10] \emulate_reset_emu_srst_new_data_1712 [15:14] }
    connect \Y $abc$157566$new_new_n3583__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158514
    parameter \INIT_VALUE 2147418112
    connect \A { \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3583__ $abc$157566$new_new_n3582__ $abc$157566$new_new_n3581__ $abc$157566$new_new_n3580__ }
    connect \Y $abc$157566$new_new_n3584__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158515
    parameter \INIT_VALUE 64'0001000000000000000000000000000000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1712 [2:0] \emulate_reset_emu_srst_new_data_1712 [5] \emulate_reset_emu_srst_new_data_1712 [12:11] }
    connect \Y $abc$157566$new_new_n3585__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158516
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1712 [9:8] \emulate_reset_emu_srst_new_data_1712 [15:14] }
    connect \Y $abc$157566$new_new_n3586__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158517
    parameter \INIT_VALUE 32'10000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3586__ $abc$157566$new_new_n3585__ $abc$157566$new_new_n3581__ \emulate_reset_emu_srst_new_data_1712 [13] \emulate_reset_emu_srst_new_data_1712 [10] }
    connect \Y $abc$157566$new_new_n3587__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158518
    parameter \INIT_VALUE 47883
    connect \A { $iopadmap$rst $abc$157566$new_new_n3579__ \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3584__ $abc$157566$new_new_n3587__ }
    connect \Y $abc$111924$li0616_li0616
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158519
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1712 [4:3] \emulate_reset_emu_srst_new_data_1712 [6] \emulate_reset_emu_srst_new_data_1712 [7] }
    connect \Y $abc$157566$new_new_n3589__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158520
    parameter \INIT_VALUE 16777216
    connect \A { \emulate_reset_emu_srst_new_data_1712 [11] \emulate_reset_emu_srst_new_data_1712 [12] \emulate_reset_emu_srst_new_data_1712 [1:0] \emulate_reset_emu_srst_new_data_1712 [5] }
    connect \Y $abc$157566$new_new_n3590__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158521
    parameter \INIT_VALUE 268435456
    connect \A { \emulate_reset_emu_srst_new_data_1712 [6] \emulate_reset_emu_srst_new_data_1712 [4:2] \emulate_reset_emu_srst_new_data_1712 [7] }
    connect \Y $abc$157566$new_new_n3591__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158522
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1712 [9:8] \emulate_reset_emu_srst_new_data_1712 [13] \emulate_reset_emu_srst_new_data_1712 [10] \emulate_reset_emu_srst_new_data_1712 [15:14] }
    connect \Y $abc$157566$new_new_n3592__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158523
    parameter \INIT_VALUE 64'1111100010001000000000000000000000000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3592__ $abc$157566$new_new_n2670__ $abc$157566$new_new_n3589__ $abc$157566$new_new_n3585__ $abc$157566$new_new_n3591__ $abc$157566$new_new_n3590__ }
    connect \Y $abc$157566$new_new_n3593__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158524
    parameter \INIT_VALUE 64'0000000000000000000000000000000011101111000000001110111111101111
    connect \A { $iopadmap$rst \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3579__ $abc$157566$new_new_n3584__ $abc$157566$new_new_n3593__ $abc$157566$new_new_n3587__ }
    connect \Y $abc$111924$li0614_li0614
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158525
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3592__ $abc$157566$new_new_n3591__ $abc$157566$new_new_n3590__ $abc$157566$new_new_n2670__ }
    connect \Y $abc$157566$new_new_n3595__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158526
    parameter \INIT_VALUE 47883
    connect \A { $iopadmap$rst $abc$157566$new_new_n3579__ \emulate_reset_emu_srst_sel_1523 $abc$157566$new_new_n3584__ $abc$157566$new_new_n3595__ }
    connect \Y $abc$111924$li0615_li0615
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158527
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [12] $iopadmap$rst }
    connect \Y $abc$111924$li0938_li0938
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158528
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [1] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [1] $iopadmap$rst }
    connect \Y $abc$111924$li0959_li0959
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158529
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li0960_li0960
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158530
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [13] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [13] $iopadmap$rst }
    connect \Y $abc$111924$li0971_li0971
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158531
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [26] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1000_li1000
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158532
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [6] $iopadmap$rst }
    connect \Y $abc$111924$li1012_li1012
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158533
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [12] $iopadmap$rst }
    connect \Y $abc$111924$li1034_li1034
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158534
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [13] $iopadmap$rst }
    connect \Y $abc$111924$li1035_li1035
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158535
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [24] $iopadmap$rst }
    connect \Y $abc$111924$li1046_li1046
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158536
    parameter \INIT_VALUE 9371648
    connect \A { \design122_12_5_inst.register_instance870.data_out [9] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2693__ $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [8] }
    connect \Y $abc$111924$li1079_li1079
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158537
    parameter \INIT_VALUE 9371648
    connect \A { \design122_12_5_inst.register_instance870.data_out [10] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [13] $abc$157566$new_new_n2691__ }
    connect \Y $abc$111924$li1080_li1080
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158538
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [18] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1088_li1088
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158539
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [13] }
    connect \Y $abc$111924$li1108_li1108
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158540
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li1109_li1109
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158541
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1120_li1120
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158542
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [8] $iopadmap$rst }
    connect \Y $abc$111924$li1141_li1141
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158543
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [9] $iopadmap$rst }
    connect \Y $abc$111924$li1142_li1142
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158544
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1153_li1153
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158545
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance120112.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1173_li1173
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158546
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3:2] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0] }
    connect \Y $abc$157566$new_new_n3616__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158547
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7] $iopadmap$rst $abc$157566$new_new_n2843__ $abc$157566$new_new_n3616__ $abc$157566$new_new_n2845__ $abc$157566$new_new_n2846__ }
    connect \Y $abc$111924$li1164_li1164
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158548
    parameter \INIT_VALUE 64'0001000000000000000100000000000000010000000000001111111111111111
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11:10] }
    connect \Y $abc$157566$new_new_n3618__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158549
    parameter \INIT_VALUE 64'0000000000001111000000000000111100000000000011111110111011101111
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5] }
    connect \Y $abc$157566$new_new_n3619__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158550
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3:2] }
    connect \Y $abc$157566$new_new_n3620__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158551
    parameter \INIT_VALUE 15990784
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15] $iopadmap$rst $abc$157566$new_new_n3620__ $abc$157566$new_new_n3618__ $abc$157566$new_new_n3619__ }
    connect \Y $abc$111924$li1172_li1172
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158552
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [5] $iopadmap$rst }
    connect \Y $abc$111924$li1138_li1138
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158553
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1152_li1152
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158554
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li1105_li1105
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158555
    parameter \INIT_VALUE 4'0001
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance10093.cin }
    connect \Y $abc$111924$li1119_li1119
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158556
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [17] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1087_li1087
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158557
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [9] $iopadmap$rst }
    connect \Y $abc$111924$li1031_li1031
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158558
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [23] $iopadmap$rst }
    connect \Y $abc$111924$li1045_li1045
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158559
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [23] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0997_li0997
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158560
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [5] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [5] $iopadmap$rst }
    connect \Y $abc$111924$li1011_li1011
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158561
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [30] $iopadmap$rst }
    connect \Y $abc$111924$li0956_li0956
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158562
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [12] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li0970_li0970
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158563
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [13] $iopadmap$rst }
    connect \Y $abc$111924$li0923_li0923
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158564
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [7] $iopadmap$rst }
    connect \Y $abc$111924$li0933_li0933
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158565
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li0890_li0890
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158566
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li0904_li0904
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158567
    parameter \INIT_VALUE 65528
    connect \A { $iopadmap$rst \d_in2 [2] \d_in2 [3] \d_in2 [0] \d_in2 [1] }
    connect \Y $abc$157566$new_new_n3637__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158568
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000001110
    connect \A { \d_in2 [12] \d_in2 [13] \d_in2 [15:14] \d_in2 [10] \d_in2 [11] }
    connect \Y $abc$157566$new_new_n3638__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158569
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in2 [8] \d_in2 [11:9] \d_in2 [6] \d_in2 [7] }
    connect \Y $abc$157566$new_new_n3639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158570
    parameter \INIT_VALUE 4'0100
    connect \A \d_in2 [5:4]
    connect \Y $abc$157566$new_new_n3640__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158571
    parameter \INIT_VALUE 64'1111000011110000111100001100000011110000111100001111000010100000
    connect \A { $abc$157566$new_new_n3178__ $abc$157566$new_new_n3639__ $abc$157566$new_new_n3177__ $abc$157566$new_new_n3637__ $abc$157566$new_new_n3640__ $abc$157566$new_new_n3638__ }
    connect \Y $abc$157566$new_new_n3641__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158572
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [25] }
    connect \Y $abc$111924$li0863_li0863
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158573
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [26] }
    connect \Y $abc$111924$li0864_li0864
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158574
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [7] $iopadmap$rst }
    connect \Y $abc$111924$li0893_li0893
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158575
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [8] $iopadmap$rst }
    connect \Y $abc$111924$li0894_li0894
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158576
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [19] $iopadmap$rst }
    connect \Y $abc$111924$li0905_li0905
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158577
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [0] $iopadmap$rst }
    connect \Y $abc$111924$li0926_li0926
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158578
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [1] $iopadmap$rst }
    connect \Y $abc$111924$li0927_li0927
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158579
    parameter \INIT_VALUE 685233960
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \emulate_reset_emu_srst_new_data_1576 [30] \emulate_reset_emu_srst_new_data_1610 [30] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [30]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158580
    parameter \INIT_VALUE 64'0000000000001111000000001110111000000000000000000000000000000000
    connect \A { \d_in11 [21] $abc$157566$new_new_n2937__ $iopadmap$rst $abc$157566$new_new_n2934__ $abc$157566$new_new_n2935__ $abc$157566$new_new_n2936__ }
    connect \Y $abc$111924$li0789_li0789
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158581
    parameter \INIT_VALUE 685233960
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \emulate_reset_emu_srst_new_data_1576 [28] \emulate_reset_emu_srst_new_data_1610 [28] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [28]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158582
    parameter \INIT_VALUE 685233960
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \emulate_reset_emu_srst_new_data_1576 [26] \emulate_reset_emu_srst_new_data_1610 [26] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [26]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158583
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [5] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0628_li0628
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158584
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [4] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0627_li0627
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158585
    parameter \INIT_VALUE 685233960
    connect \A { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \emulate_reset_emu_srst_new_data_1576 [24] \emulate_reset_emu_srst_new_data_1610 [24] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158586
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [2] }
    connect \Y $abc$111924$li0829_li0829
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158587
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [3] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0626_li0626
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158588
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [1] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [1] \design122_12_5_inst.encoder_instance874.data_out [2] \design122_12_5_inst.encoder_instance434.data_out [2] }
    connect \Y $abc$157566$new_new_n3658__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158589
    parameter \INIT_VALUE 8'01101001
    connect \A { \design122_12_5_inst.register_instance10094.data_out [1] \design122_12_5_inst.register_instance110104.data_out [1] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [1] }
    connect \Y $abc$157566$new_new_n3659__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158590
    parameter \INIT_VALUE 32'11010111001010000010100011010111
    connect \A { $abc$157566$new_new_n3659__ $abc$157566$new_new_n3658__ \emulate_reset_emu_srst_new_data_1576 [1] \emulate_reset_emu_srst_new_data_1610 [1] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3660__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158591
    parameter \INIT_VALUE 64'1011111101000000010000000100000001000000101111111011111110111111
    connect \A { $abc$157566$new_new_n3660__ $abc$157566$new_new_n2823__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [1] $abc$157566$new_new_n2794__ \design122_12_5_inst.register_instance543.data_out [1] $abc$157566$new_new_n2799__ }
    connect \Y $iopadmap$out [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158592
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [2] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0625_li0625
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158593
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [1] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0624_li0624
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158594
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1525 [0] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0623_li0623
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158595
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { \emulate_reset_emu_srst_new_data_1712 [1:0] \emulate_reset_emu_srst_new_data_1712 [5] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3665__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158596
    parameter \INIT_VALUE 16'1000000000000000
    connect \A { $abc$157566$new_new_n3665__ $abc$157566$new_new_n3591__ $abc$157566$new_new_n3583__ $abc$157566$new_new_n3580__ }
    connect \Y $abc$157566$new_new_n3666__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158597
    parameter \INIT_VALUE 32'11111110111100000000000000000000
    connect \A { $abc$157566$new_new_n3579__ $abc$157566$new_new_n2670__ $abc$157566$new_new_n3595__ $abc$157566$new_new_n3587__ $abc$157566$new_new_n3666__ }
    connect \Y $abc$111924$li0621_li0621
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158598
    parameter \INIT_VALUE 64'0010100011010111110101110010100011010111001010000010100011010111
    connect \A { \design122_12_5_inst.register_instance110104.data_out [0] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [0] \design122_12_5_inst.register_instance10094.data_out [0] \emulate_reset_emu_srst_new_data_1576 [0] \emulate_reset_emu_srst_new_data_1610 [0] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3668__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158599
    parameter \INIT_VALUE 32'10010110011010010110100110010110
    connect \A { $abc$157566$new_new_n3668__ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [0] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [0] \design122_12_5_inst.encoder_instance874.data_out [2] \design122_12_5_inst.encoder_instance434.data_out [2] }
    connect \Y $abc$157566$new_new_n3669__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158600
    parameter \INIT_VALUE 64'1011111101000000010000000100000001000000101111111011111110111111
    connect \A { $abc$157566$new_new_n3669__ $abc$157566$new_new_n2823__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [0] $abc$157566$new_new_n2794__ \design122_12_5_inst.register_instance543.data_out [0] $abc$157566$new_new_n2799__ }
    connect \Y $iopadmap$out [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158601
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$157566$new_new_n3579__ $iopadmap$rst $abc$157566$new_new_n3595__ $abc$157566$new_new_n3666__ }
    connect \Y $abc$111924$li0620_li0620
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158602
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [17] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0855_li0855
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158603
    parameter \INIT_VALUE 16'0000111000000000
    connect \A { $abc$157566$new_new_n3579__ $iopadmap$rst $abc$157566$new_new_n3593__ $abc$157566$new_new_n3666__ }
    connect \Y $abc$111924$li0619_li0619
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158604
    parameter \INIT_VALUE 32'11111110111100000000000000000000
    connect \A { $abc$157566$new_new_n3579__ $abc$157566$new_new_n2670__ $abc$157566$new_new_n3593__ $abc$157566$new_new_n3587__ $abc$157566$new_new_n3666__ }
    connect \Y $abc$111924$li0617_li0617
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158605
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [18] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0856_li0856
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158606
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [13] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0987_li0987
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158607
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [10] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [10] }
    connect \Y $abc$111924$li0880_li0880
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158608
    parameter \INIT_VALUE 64'1111111111111110111111111111111011111111111111100000000000000000
    connect \A { \d_in2 [3:2] \d_in2 [7:4] }
    connect \Y $abc$157566$new_new_n3678__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158609
    parameter \INIT_VALUE 64'0000000000001110000000000000000000000000000000000000000000000000
    connect \A { \d_in2 [9:8] \d_in2 [11:10] \d_in2 [6] \d_in2 [7] }
    connect \Y $abc$157566$new_new_n3679__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158610
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in2 [13] \d_in2 [15:14] \d_in2 [12] \d_in2 [6] \d_in2 [7] }
    connect \Y $abc$157566$new_new_n3680__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158611
    parameter \INIT_VALUE 32'11111111111000001111111111111111
    connect \A { $abc$157566$new_new_n3678__ $abc$157566$new_new_n3679__ $abc$157566$new_new_n3680__ \d_in2 [10] \d_in2 [11] }
    connect \Y $abc$157566$new_new_n3681__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158612
    parameter \INIT_VALUE 65524
    connect \A { $iopadmap$rst \d_in2 [2] \d_in2 [3] \d_in2 [0] \d_in2 [1] }
    connect \Y $abc$157566$new_new_n3682__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158613
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n3682__ $abc$157566$new_new_n3681__ \d_in2 [8] }
    connect \Y $abc$111924$li0846_li0846
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158614
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [27] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1001_li1001
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158615
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li1196_li1196
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158616
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li1195_li1195
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158617
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li1194_li1194
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158618
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1193_li1193
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158619
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1192_li1192
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158620
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1191_li1191
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158621
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1190_li1190
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158622
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance322.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1189_li1189
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158623
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance211.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li1188_li1188
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158624
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in3 [9] \d_in3 [11:10] \d_in3 [8] }
    connect \Y $abc$157566$new_new_n3694__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158625
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \d_in3 [12] \d_in3 [15:13] \d_in3 [10] \d_in3 [11] }
    connect \Y $abc$157566$new_new_n3695__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158626
    parameter \INIT_VALUE 64'0000000000000000000100010001000100000000000000001111111111110000
    connect \A { $abc$157566$new_new_n2925__ $iopadmap$rst $abc$157566$new_new_n3694__ $abc$157566$new_new_n3695__ \d_in3 [0] \d_in3 [1] }
    connect \Y $abc$157566$new_new_n3696__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158627
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3696__ \d_in3 [7] }
    connect \Y $abc$111924$li1204_li1204
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158628
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3696__ \d_in3 [6] }
    connect \Y $abc$111924$li1203_li1203
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158629
    parameter \INIT_VALUE 268374289
    connect \A { $abc$157566$new_new_n2930__ \d_in3 [5:4] $abc$157566$new_new_n3695__ $abc$157566$new_new_n3694__ }
    connect \Y $abc$157566$new_new_n3699__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158630
    parameter \INIT_VALUE 64'0000000000000000100010001000100000000000000000001111111111110000
    connect \A { $abc$157566$new_new_n2930__ $iopadmap$rst $abc$157566$new_new_n3694__ $abc$157566$new_new_n3695__ \d_in3 [5:4] }
    connect \Y $abc$157566$new_new_n3700__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158631
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in3 [5] $abc$157566$new_new_n2925__ $iopadmap$rst $abc$157566$new_new_n3699__ \d_in3 [1:0] }
    connect \Y $abc$111924$li1202_li1202
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158632
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in3 [4] $abc$157566$new_new_n2925__ $iopadmap$rst $abc$157566$new_new_n3699__ \d_in3 [1:0] }
    connect \Y $abc$111924$li1201_li1201
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158633
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3700__ \d_in3 [3] }
    connect \Y $abc$111924$li1200_li1200
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158634
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3700__ \d_in3 [2] }
    connect \Y $abc$111924$li1199_li1199
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158635
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in3 [1] $abc$157566$new_new_n3699__ $abc$157566$new_new_n2925__ $iopadmap$rst }
    connect \Y $abc$111924$li1198_li1198
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158636
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in3 [0] $abc$157566$new_new_n3699__ $abc$157566$new_new_n2925__ $iopadmap$rst }
    connect \Y $abc$111924$li1197_li1197
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158637
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [6] $iopadmap$rst $abc$157566$new_new_n2843__ $abc$157566$new_new_n3616__ $abc$157566$new_new_n2845__ $abc$157566$new_new_n2846__ }
    connect \Y $abc$111924$li1163_li1163
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158638
    parameter \INIT_VALUE 64'0000000000001111000000000000111100000000000011110111011101111111
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5] }
    connect \Y $abc$157566$new_new_n3708__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158639
    parameter \INIT_VALUE 64'0000000000000000111111111111111100000000000000000000000011111110
    connect \A { $abc$157566$new_new_n3616__ $iopadmap$rst $abc$157566$new_new_n3708__ $abc$157566$new_new_n2844__ $abc$157566$new_new_n2846__ $abc$157566$new_new_n2845__ }
    connect \Y $abc$157566$new_new_n3709__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158640
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3709__ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5] }
    connect \Y $abc$111924$li1162_li1162
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158641
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3709__ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4] }
    connect \Y $abc$111924$li1161_li1161
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158642
    parameter \INIT_VALUE 32'11111110000000000000000000000000
    connect \A { $abc$157566$new_new_n2847__ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3] $abc$157566$new_new_n2844__ $abc$157566$new_new_n2845__ $abc$157566$new_new_n2846__ }
    connect \Y $abc$111924$li1160_li1160
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158643
    parameter \INIT_VALUE 32'11111110000000000000000000000000
    connect \A { $abc$157566$new_new_n2847__ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2] $abc$157566$new_new_n2844__ $abc$157566$new_new_n2845__ $abc$157566$new_new_n2846__ }
    connect \Y $abc$111924$li1159_li1159
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158644
    parameter \INIT_VALUE 15990784
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [14] $iopadmap$rst $abc$157566$new_new_n3620__ $abc$157566$new_new_n3618__ $abc$157566$new_new_n3619__ }
    connect \Y $abc$111924$li1171_li1171
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158645
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13:12] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:14] }
    connect \Y $abc$157566$new_new_n3715__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158646
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13:12] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:14] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11] }
    connect \Y $abc$157566$new_new_n3716__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158647
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13] $iopadmap$rst $abc$157566$new_new_n3619__ $abc$157566$new_new_n3620__ $abc$157566$new_new_n3618__ $abc$157566$new_new_n3716__ }
    connect \Y $abc$111924$li1170_li1170
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158648
    parameter \INIT_VALUE 15990784
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [12] $iopadmap$rst $abc$157566$new_new_n3620__ $abc$157566$new_new_n3618__ $abc$157566$new_new_n3619__ }
    connect \Y $abc$111924$li1169_li1169
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158649
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11] $iopadmap$rst $abc$157566$new_new_n3619__ $abc$157566$new_new_n3620__ $abc$157566$new_new_n2844__ $abc$157566$new_new_n3715__ }
    connect \Y $abc$111924$li1168_li1168
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158650
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10] $iopadmap$rst $abc$157566$new_new_n3619__ $abc$157566$new_new_n3620__ $abc$157566$new_new_n2844__ $abc$157566$new_new_n3715__ }
    connect \Y $abc$111924$li1167_li1167
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158651
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9] $iopadmap$rst $abc$157566$new_new_n3619__ $abc$157566$new_new_n3620__ $abc$157566$new_new_n3618__ $abc$157566$new_new_n3716__ }
    connect \Y $abc$111924$li1166_li1166
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158652
    parameter \INIT_VALUE 64'0000000000000000111100001111111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [8] $iopadmap$rst $abc$157566$new_new_n3619__ $abc$157566$new_new_n3620__ $abc$157566$new_new_n3618__ $abc$157566$new_new_n3716__ }
    connect \Y $abc$111924$li1165_li1165
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158653
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1137_li1137
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158654
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1136_li1136
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158655
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1135_li1135
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158656
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [1] $iopadmap$rst }
    connect \Y $abc$111924$li1134_li1134
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158657
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [0] $iopadmap$rst }
    connect \Y $abc$111924$li1133_li1133
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158658
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.memory_cntrl_instance10092.state [1] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li1132_li1132
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158659
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li1131_li1131
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158660
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li1129_li1129
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158661
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11] $iopadmap$rst }
    connect \Y $abc$111924$li1128_li1128
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158662
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1151_li1151
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158663
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1150_li1150
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158664
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.encoder_instance100.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1149_li1149
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158665
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [15] $iopadmap$rst }
    connect \Y $abc$111924$li1148_li1148
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158666
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [14] $iopadmap$rst }
    connect \Y $abc$111924$li1147_li1147
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158667
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [13] $iopadmap$rst }
    connect \Y $abc$111924$li1146_li1146
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158668
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [12] $iopadmap$rst }
    connect \Y $abc$111924$li1145_li1145
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158669
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1144_li1144
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158670
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1143_li1143
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158671
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [9] }
    connect \Y $abc$111924$li1104_li1104
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158672
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li1103_li1103
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158673
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [7] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [7] }
    connect \Y $abc$111924$li1102_li1102
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158674
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [6] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [6] }
    connect \Y $abc$111924$li1101_li1101
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158675
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [5] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [5] }
    connect \Y $abc$111924$li1100_li1100
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158676
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [4] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [4] }
    connect \Y $abc$111924$li1099_li1099
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158677
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [3] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [3] }
    connect \Y $abc$111924$li1098_li1098
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158678
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [2] }
    connect \Y $abc$111924$li1097_li1097
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158679
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [1] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [1] }
    connect \Y $abc$111924$li1096_li1096
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158680
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [23] $iopadmap$rst }
    connect \Y $abc$111924$li1118_li1118
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158681
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [22] $iopadmap$rst }
    connect \Y $abc$111924$li1117_li1117
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158682
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [18] $iopadmap$rst }
    connect \Y $abc$111924$li1116_li1116
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158683
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li1115_li1115
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158684
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li1114_li1114
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158685
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [4] $iopadmap$rst }
    connect \Y $abc$111924$li1113_li1113
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158686
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li1112_li1112
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158687
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance982.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li1111_li1111
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158688
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [15] }
    connect \Y $abc$111924$li1110_li1110
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158689
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [7] $abc$157566$new_new_n2637__ $iopadmap$rst $abc$157566$new_new_n2995__ \design122_12_5_inst.register_instance870.data_out [1:0] }
    connect \Y $abc$111924$li1077_li1077
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158690
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [6] $abc$157566$new_new_n2637__ $iopadmap$rst $abc$157566$new_new_n2995__ \design122_12_5_inst.register_instance870.data_out [1:0] }
    connect \Y $abc$111924$li1076_li1076
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158691
    parameter \INIT_VALUE 64'0000000100000001000000001111111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [5] $abc$157566$new_new_n2637__ $abc$157566$new_new_n2996__ $iopadmap$rst $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [0] }
    connect \Y $abc$111924$li1075_li1075
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158692
    parameter \INIT_VALUE 64'0000000000000000111111111111000100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [4] $iopadmap$rst \design122_12_5_inst.register_instance870.data_out [2] \design122_12_5_inst.register_instance870.data_out [3] \design122_12_5_inst.register_instance870.data_out [0] \design122_12_5_inst.register_instance870.data_out [1] }
    connect \Y $abc$157566$new_new_n3762__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158693
    parameter \INIT_VALUE 64'1111111100000000111100000000000011111111000000001110111000000000
    connect \A { $abc$157566$new_new_n2642__ $abc$157566$new_new_n2637__ $abc$157566$new_new_n3762__ \design122_12_5_inst.register_instance870.data_out [5] $abc$157566$new_new_n2994__ $abc$157566$new_new_n2993__ }
    connect \Y $abc$111924$li1074_li1074
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158694
    parameter \INIT_VALUE 64'1111000011111110000000000000000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [16] $abc$157566$new_new_n2638__ $abc$157566$new_new_n2642__ $abc$157566$new_new_n2643__ $abc$157566$new_new_n2640__ $abc$157566$new_new_n2641__ }
    connect \Y $abc$111924$li1086_li1086
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158695
    parameter \INIT_VALUE 64'0000000000000000100000001111111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [15] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [9] $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [8] }
    connect \Y $abc$111924$li1085_li1085
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158696
    parameter \INIT_VALUE 64'0000000000000000100000001111111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [14] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [9] $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [8] }
    connect \Y $abc$111924$li1084_li1084
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158697
    parameter \INIT_VALUE 64'0000000000000000100000001111111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [13] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2693__ $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [8] \design122_12_5_inst.register_instance870.data_out [9] }
    connect \Y $abc$111924$li1083_li1083
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158698
    parameter \INIT_VALUE 64'0000000000000000100000001111111100000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance870.data_out [12] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [9] $abc$157566$new_new_n2639__ \design122_12_5_inst.register_instance870.data_out [8] }
    connect \Y $abc$111924$li1082_li1082
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158699
    parameter \INIT_VALUE 9371648
    connect \A { \design122_12_5_inst.register_instance870.data_out [11] $abc$157566$new_new_n2694__ $abc$157566$new_new_n2692__ \design122_12_5_inst.register_instance870.data_out [13] $abc$157566$new_new_n2691__ }
    connect \Y $abc$111924$li1081_li1081
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158700
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [8] $iopadmap$rst }
    connect \Y $abc$111924$li1030_li1030
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158701
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [7] $iopadmap$rst }
    connect \Y $abc$111924$li1029_li1029
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158702
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [6] $iopadmap$rst }
    connect \Y $abc$111924$li1028_li1028
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158703
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [5] $iopadmap$rst }
    connect \Y $abc$111924$li1027_li1027
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158704
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [4] $iopadmap$rst }
    connect \Y $abc$111924$li1026_li1026
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158705
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [3] $iopadmap$rst }
    connect \Y $abc$111924$li1025_li1025
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158706
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [2] $iopadmap$rst }
    connect \Y $abc$111924$li1024_li1024
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158707
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [1] $iopadmap$rst }
    connect \Y $abc$111924$li1023_li1023
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158708
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [0] $iopadmap$rst }
    connect \Y $abc$111924$li1022_li1022
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158709
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [22] $iopadmap$rst }
    connect \Y $abc$111924$li1044_li1044
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158710
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [21] $iopadmap$rst }
    connect \Y $abc$111924$li1043_li1043
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158711
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [20] $iopadmap$rst }
    connect \Y $abc$111924$li1042_li1042
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158712
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [19] $iopadmap$rst }
    connect \Y $abc$111924$li1041_li1041
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158713
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [18] $iopadmap$rst }
    connect \Y $abc$111924$li1040_li1040
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158714
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [17] $iopadmap$rst }
    connect \Y $abc$111924$li1039_li1039
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158715
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [16] $iopadmap$rst }
    connect \Y $abc$111924$li1038_li1038
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158716
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [15] $iopadmap$rst }
    connect \Y $abc$111924$li1037_li1037
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158717
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in6 [14] $iopadmap$rst }
    connect \Y $abc$111924$li1036_li1036
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158718
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [22] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0996_li0996
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158719
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [21] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0995_li0995
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158720
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [20] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0994_li0994
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158721
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [19] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0993_li0993
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158722
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [18] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0992_li0992
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158723
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [17] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0991_li0991
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158724
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [16] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0990_li0990
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158725
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [15] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0989_li0989
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158726
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [14] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0988_li0988
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158727
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [4] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [4] $iopadmap$rst }
    connect \Y $abc$111924$li1010_li1010
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158728
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [3] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [3] $iopadmap$rst }
    connect \Y $abc$111924$li1009_li1009
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158729
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [2] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [2] $iopadmap$rst }
    connect \Y $abc$111924$li1008_li1008
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158730
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [1] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [1] $iopadmap$rst }
    connect \Y $abc$111924$li1007_li1007
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158731
    parameter \INIT_VALUE 16'0100000100010100
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst }
    connect \Y $abc$111924$li1006_li1006
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158732
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [31] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1005_li1005
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158733
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [30] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1004_li1004
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158734
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [29] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1003_li1003
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158735
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [28] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li1002_li1002
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158736
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [29] $iopadmap$rst }
    connect \Y $abc$111924$li0955_li0955
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158737
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [28] $iopadmap$rst }
    connect \Y $abc$111924$li0954_li0954
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158738
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [27] $iopadmap$rst }
    connect \Y $abc$111924$li0953_li0953
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158739
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [26] $iopadmap$rst }
    connect \Y $abc$111924$li0952_li0952
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158740
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [25] $iopadmap$rst }
    connect \Y $abc$111924$li0951_li0951
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158741
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [24] $iopadmap$rst }
    connect \Y $abc$111924$li0950_li0950
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158742
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [23] $iopadmap$rst }
    connect \Y $abc$111924$li0949_li0949
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158743
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [22] $iopadmap$rst }
    connect \Y $abc$111924$li0948_li0948
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158744
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [21] $iopadmap$rst }
    connect \Y $abc$111924$li0947_li0947
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158745
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [11] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [11] $iopadmap$rst }
    connect \Y $abc$111924$li0969_li0969
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158746
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [10] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li0968_li0968
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158747
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [9] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [9] $iopadmap$rst }
    connect \Y $abc$111924$li0967_li0967
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158748
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [8] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li0966_li0966
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158749
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [7] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [7] $iopadmap$rst }
    connect \Y $abc$111924$li0965_li0965
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158750
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [6] $iopadmap$rst }
    connect \Y $abc$111924$li0964_li0964
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158751
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [5] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [5] $iopadmap$rst }
    connect \Y $abc$111924$li0963_li0963
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158752
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [4] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [4] $iopadmap$rst }
    connect \Y $abc$111924$li0962_li0962
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158753
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [3] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [3] $iopadmap$rst }
    connect \Y $abc$111924$li0961_li0961
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158754
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [12] $iopadmap$rst }
    connect \Y $abc$111924$li0922_li0922
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158755
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [11] \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] $iopadmap$rst }
    connect \Y $abc$111924$li0921_li0921
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158756
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [10] $iopadmap$rst }
    connect \Y $abc$111924$li0920_li0920
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158757
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [9] \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] $iopadmap$rst }
    connect \Y $abc$111924$li0919_li0919
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158758
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [8] $iopadmap$rst }
    connect \Y $abc$111924$li0918_li0918
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158759
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [7] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [7] $iopadmap$rst }
    connect \Y $abc$111924$li0917_li0917
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158760
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [6] $iopadmap$rst }
    connect \Y $abc$111924$li0916_li0916
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158761
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [5] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [5] $iopadmap$rst }
    connect \Y $abc$111924$li0915_li0915
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158762
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [4] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [4] $iopadmap$rst }
    connect \Y $abc$111924$li0914_li0914
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158763
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [8] $iopadmap$rst }
    connect \Y $abc$111924$li0934_li0934
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158764
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [9] $iopadmap$rst }
    connect \Y $abc$111924$li0935_li0935
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158765
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [10] $iopadmap$rst }
    connect \Y $abc$111924$li0936_li0936
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158766
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [11] $iopadmap$rst }
    connect \Y $abc$111924$li0937_li0937
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158767
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [6] $iopadmap$rst }
    connect \Y $abc$111924$li0932_li0932
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158768
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [5] $iopadmap$rst }
    connect \Y $abc$111924$li0931_li0931
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158769
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [4] $iopadmap$rst }
    connect \Y $abc$111924$li0930_li0930
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158770
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [3] $iopadmap$rst }
    connect \Y $abc$111924$li0929_li0929
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158771
    parameter \INIT_VALUE 4'0100
    connect \A { \d_in4 [2] $iopadmap$rst }
    connect \Y $abc$111924$li0928_li0928
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158772
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [3] $iopadmap$rst }
    connect \Y $abc$111924$li0889_li0889
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158773
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [2] $iopadmap$rst }
    connect \Y $abc$111924$li0888_li0888
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158774
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [1] $iopadmap$rst }
    connect \Y $abc$111924$li0887_li0887
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158775
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [0] $iopadmap$rst }
    connect \Y $abc$111924$li0886_li0886
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158776
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [15] }
    connect \Y $abc$111924$li0885_li0885
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158777
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [14] }
    connect \Y $abc$111924$li0884_li0884
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158778
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [13] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [13] }
    connect \Y $abc$111924$li0883_li0883
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158779
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [12] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [12] }
    connect \Y $abc$111924$li0882_li0882
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158780
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [11] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [11] }
    connect \Y $abc$111924$li0881_li0881
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158781
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [17] $iopadmap$rst }
    connect \Y $abc$111924$li0903_li0903
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158782
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [16] $iopadmap$rst }
    connect \Y $abc$111924$li0902_li0902
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158783
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [15] $iopadmap$rst }
    connect \Y $abc$111924$li0901_li0901
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158784
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [14] $iopadmap$rst }
    connect \Y $abc$111924$li0900_li0900
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158785
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [13] $iopadmap$rst }
    connect \Y $abc$111924$li0899_li0899
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158786
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [12] $iopadmap$rst }
    connect \Y $abc$111924$li0898_li0898
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158787
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [11] $iopadmap$rst }
    connect \Y $abc$111924$li0897_li0897
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158788
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [10] $iopadmap$rst }
    connect \Y $abc$111924$li0896_li0896
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158789
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.register_instance431.data_out [9] $iopadmap$rst }
    connect \Y $abc$111924$li0895_li0895
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158790
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n3682__ \d_in2 [15] $abc$157566$new_new_n3678__ $abc$157566$new_new_n3679__ }
    connect \Y $abc$111924$li0853_li0853
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158791
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n3682__ \d_in2 [14] $abc$157566$new_new_n3678__ $abc$157566$new_new_n3679__ }
    connect \Y $abc$111924$li0852_li0852
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158792
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n3682__ $abc$157566$new_new_n3681__ \d_in2 [13] }
    connect \Y $abc$111924$li0851_li0851
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158793
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n3682__ \d_in2 [12] $abc$157566$new_new_n3678__ $abc$157566$new_new_n3679__ }
    connect \Y $abc$111924$li0850_li0850
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158794
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n3682__ \d_in2 [11] $abc$157566$new_new_n3678__ $abc$157566$new_new_n3680__ }
    connect \Y $abc$111924$li0849_li0849
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158795
    parameter \INIT_VALUE 16'1011000000000000
    connect \A { $abc$157566$new_new_n3682__ \d_in2 [10] $abc$157566$new_new_n3678__ $abc$157566$new_new_n3680__ }
    connect \Y $abc$111924$li0848_li0848
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158796
    parameter \INIT_VALUE 8'10000000
    connect \A { $abc$157566$new_new_n3682__ $abc$157566$new_new_n3681__ \d_in2 [9] }
    connect \Y $abc$111924$li0847_li0847
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158797
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [24] }
    connect \Y $abc$111924$li0862_li0862
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158798
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [23] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0861_li0861
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158799
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [22] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0860_li0860
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158800
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [21] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0859_li0859
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158801
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [20] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0858_li0858
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158802
    parameter \INIT_VALUE 8'01000000
    connect \A { \d_in2 [19] $abc$157566$new_new_n3179__ $abc$157566$new_new_n3180__ }
    connect \Y $abc$111924$li0857_li0857
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158803
    parameter \INIT_VALUE 14
    connect \A { $iopadmap$rst \design122_12_5_inst.register_instance212.data_out [11:10] \design122_12_5_inst.register_instance212.data_out [2] \design122_12_5_inst.register_instance212.data_out [3] }
    connect \Y $abc$157566$new_new_n3873__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158804
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n3873__ \design122_12_5_inst.register_instance212.data_out [23:22] \design122_12_5_inst.register_instance212.data_out [4] }
    connect \Y $abc$111924$li0825_li0825
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158805
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [22] $iopadmap$rst \design122_12_5_inst.register_instance212.data_out [11:10] \design122_12_5_inst.register_instance212.data_out [2] \design122_12_5_inst.register_instance212.data_out [3] }
    connect \Y $abc$111924$li0824_li0824
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158806
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n3873__ \design122_12_5_inst.register_instance212.data_out [18] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [4] }
    connect \Y $abc$111924$li0823_li0823
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158807
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$157566$new_new_n3873__ \design122_12_5_inst.register_instance212.data_out [23] \design122_12_5_inst.register_instance212.data_out [4] \design122_12_5_inst.register_instance212.data_out [22] }
    connect \Y $abc$111924$li0822_li0822
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158808
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [10] \design122_12_5_inst.register_instance212.data_out [3:2] $iopadmap$rst }
    connect \Y $abc$111924$li0821_li0821
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158809
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [3:2] $iopadmap$rst }
    connect \Y $abc$111924$li0820_li0820
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158810
    parameter \INIT_VALUE 64'0000000000000000111111110001000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [11] $iopadmap$rst $abc$157566$new_new_n3183__ \design122_12_5_inst.register_instance212.data_out [4] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [10] }
    connect \Y $abc$111924$li0819_li0819
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158811
    parameter \INIT_VALUE 64'0000000000000000111111110001000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance212.data_out [4] $iopadmap$rst $abc$157566$new_new_n3183__ \design122_12_5_inst.register_instance212.data_out [11] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [10] }
    connect \Y $abc$111924$li0818_li0818
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158812
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14] }
    connect \Y $abc$111924$li0836_li0836
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158813
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li0837_li0837
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158814
    parameter \INIT_VALUE 4'0100
    connect \A { \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15] $iopadmap$rst }
    connect \Y $abc$111924$li0835_li0835
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158815
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [7] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [7] }
    connect \Y $abc$111924$li0834_li0834
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158816
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [6] }
    connect \Y $abc$111924$li0833_li0833
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158817
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [5] }
    connect \Y $abc$111924$li0832_li0832
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158818
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [4] }
    connect \Y $abc$111924$li0831_li0831
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158819
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [3] }
    connect \Y $abc$111924$li0830_li0830
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158820
    parameter \INIT_VALUE 16'1110000000000000
    connect \A { $abc$157566$new_new_n3579__ $abc$157566$new_new_n2670__ $abc$157566$new_new_n3587__ $abc$157566$new_new_n3666__ }
    connect \Y $abc$111924$li0618_li0618
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158821
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [12] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0986_li0986
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158822
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [11] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0985_li0985
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158823
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [10] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0984_li0984
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158824
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [9] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0983_li0983
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158825
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [8] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0982_li0982
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158826
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [7] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0981_li0981
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158827
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [6] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0980_li0980
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158828
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [5] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0979_li0979
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158829
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [4] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0978_li0978
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158830
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [3] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0977_li0977
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158831
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [2] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0976_li0976
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158832
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [1] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0975_li0975
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158833
    parameter \INIT_VALUE 8'01000000
    connect \A { \emulate_reset_emu_srst_new_data_1661 [0] \emulate_reset_emu_srst_sel_1523 $iopadmap$rst }
    connect \Y $abc$111924$li0974_li0974
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158834
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [15] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [15] $iopadmap$rst }
    connect \Y $abc$111924$li0973_li0973
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158835
    parameter \INIT_VALUE 8'00010100
    connect \A { \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [14] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [14] $iopadmap$rst }
    connect \Y $abc$111924$li0972_li0972
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158836
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [9] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [9] }
    connect \Y $abc$111924$li0879_li0879
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158837
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [8] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [8] }
    connect \Y $abc$111924$li0878_li0878
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158838
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [7] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [7] }
    connect \Y $abc$111924$li0877_li0877
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158839
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [6] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [6] }
    connect \Y $abc$111924$li0876_li0876
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158840
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [5] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [5] }
    connect \Y $abc$111924$li0875_li0875
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158841
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [4] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [4] }
    connect \Y $abc$111924$li0874_li0874
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158842
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [3] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [3] }
    connect \Y $abc$111924$li0873_li0873
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158843
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [2] }
    connect \Y $abc$111924$li0872_li0872
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158844
    parameter \INIT_VALUE 8'00001110
    connect \A { $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [1] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [1] }
    connect \Y $abc$111924$li0871_li0871
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158845
    parameter \INIT_VALUE 16'0000000100001110
    connect \A { \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c $iopadmap$rst \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [0] \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [0] }
    connect \Y $abc$111924$li0870_li0870
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158846
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [31] }
    connect \Y $abc$111924$li0869_li0869
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158847
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [30] }
    connect \Y $abc$111924$li0868_li0868
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158848
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [29] }
    connect \Y $abc$111924$li0867_li0867
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158849
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [28] }
    connect \Y $abc$111924$li0866_li0866
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158850
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3641__ \d_in2 [27] }
    connect \Y $abc$111924$li0865_li0865
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158851
    parameter \INIT_VALUE 4'0001
    connect \A { $abc$157566$new_new_n3176__ $abc$157566$new_new_n3175__ }
    connect \Y $abc$157566$new_new_n3921__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158852
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in2 [7] $abc$157566$new_new_n3177__ $iopadmap$rst $abc$157566$new_new_n3921__ \d_in2 [1:0] }
    connect \Y $abc$111924$li0845_li0845
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158853
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in2 [6] $abc$157566$new_new_n3177__ $iopadmap$rst $abc$157566$new_new_n3921__ \d_in2 [1:0] }
    connect \Y $abc$111924$li0844_li0844
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158854
    parameter \INIT_VALUE 268374289
    connect \A { $abc$157566$new_new_n3178__ \d_in2 [4] \d_in2 [5] $abc$157566$new_new_n3176__ $abc$157566$new_new_n3175__ }
    connect \Y $abc$157566$new_new_n3924__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158855
    parameter \INIT_VALUE 64'0000000000000000100010001000100000000000000000001111111111110000
    connect \A { $abc$157566$new_new_n3178__ $iopadmap$rst $abc$157566$new_new_n3175__ $abc$157566$new_new_n3176__ \d_in2 [4] \d_in2 [5] }
    connect \Y $abc$157566$new_new_n3925__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158856
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in2 [5] $abc$157566$new_new_n3177__ $iopadmap$rst $abc$157566$new_new_n3924__ \d_in2 [1:0] }
    connect \Y $abc$111924$li0843_li0843
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158857
    parameter \INIT_VALUE 64'0000000000010001000000000000111100000000000000000000000000000000
    connect \A { \d_in2 [4] $abc$157566$new_new_n3177__ $iopadmap$rst $abc$157566$new_new_n3924__ \d_in2 [1:0] }
    connect \Y $abc$111924$li0842_li0842
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158858
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3925__ \d_in2 [3] }
    connect \Y $abc$111924$li0841_li0841
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$157566$auto$blifparse.cc:535:parse_blif$158859
    parameter \INIT_VALUE 4'1000
    connect \A { $abc$157566$new_new_n3925__ \d_in2 [2] }
    connect \Y $abc$111924$li0840_li0840
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158860
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in2 [1] $abc$157566$new_new_n3924__ $abc$157566$new_new_n3177__ $iopadmap$rst }
    connect \Y $abc$111924$li0839_li0839
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158861
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { \d_in2 [0] $abc$157566$new_new_n3924__ $abc$157566$new_new_n3177__ $iopadmap$rst }
    connect \Y $abc$111924$li0838_li0838
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158862
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.register_instance10094.data_out [12] \design122_12_5_inst.register_instance110104.data_out [12] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [12] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [12] }
    connect \Y $abc$157566$new_new_n3932__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158863
    parameter \INIT_VALUE 16'1101011100101000
    connect \A { $abc$157566$new_new_n3932__ \emulate_reset_emu_srst_new_data_1576 [12] \emulate_reset_emu_srst_new_data_1610 [12] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3933__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158864
    parameter \INIT_VALUE 16'1011010001001011
    connect \A { $abc$157566$new_new_n3933__ $abc$157566$new_new_n2832__ \design122_12_5_inst.register_instance543.data_out [12] $abc$157566$new_new_n2811__ }
    connect \Y $iopadmap$out [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158865
    parameter \INIT_VALUE 1771476585
    connect \A { \design122_12_5_inst.register_instance10094.data_out [2] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [2] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [2] \design122_12_5_inst.register_instance110104.data_out [2] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [2] }
    connect \Y $abc$157566$new_new_n3935__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158866
    parameter \INIT_VALUE 64'0011111110010101100101010011111111000000011010100110101011000000
    connect \A { $abc$157566$new_new_n3935__ \emulate_reset_emu_srst_new_data_1610 [2] \emulate_reset_emu_srst_new_data_1576 [2] $abc$157566$new_new_n2796__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3936__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158867
    parameter \INIT_VALUE 32'10000111011110000111100010000111
    connect \A { $abc$157566$new_new_n3936__ \design122_12_5_inst.encoder_instance874.data_out [2] \design122_12_5_inst.encoder_instance434.data_out [2] $abc$157566$new_new_n2794__ \design122_12_5_inst.register_instance543.data_out [2] }
    connect \Y $iopadmap$out [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158868
    parameter \INIT_VALUE 64'0100000001000000111111110100000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [10] $abc$157566$new_new_n2809__ $abc$157566$new_new_n2806__ $abc$157566$new_new_n2813__ \design122_12_5_inst.register_instance543.data_out [13] \design122_12_5_inst.register_instance543.data_out [15] }
    connect \Y $abc$157566$new_new_n3938__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158869
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [10] \design122_12_5_inst.register_instance110104.data_out [10] \design122_12_5_inst.register_instance10094.data_out [10] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [10] }
    connect \Y $abc$157566$new_new_n3939__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158870
    parameter \INIT_VALUE 64'1101011100101000001010001101011100101000110101111101011100101000
    connect \A { $abc$157566$new_new_n3939__ $abc$157566$new_new_n3938__ $abc$157566$new_new_n2818__ \emulate_reset_emu_srst_new_data_1610 [10] \emulate_reset_emu_srst_new_data_1576 [10] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158871
    parameter \INIT_VALUE 8'10011111
    connect \A { \emulate_reset_emu_srst_sel_1523 \emulate_reset_emu_srst_new_data_1576 [7] \emulate_reset_emu_srst_new_data_1610 [7] }
    connect \Y $abc$157566$new_new_n3941__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158872
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.register_instance110104.data_out [7] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [7] \design122_12_5_inst.encoder_instance434.data_out [10] \design122_12_5_inst.encoder_instance874.data_out [10] }
    connect \Y $abc$157566$new_new_n3942__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158873
    parameter \INIT_VALUE 32'10000111011110000111100010000111
    connect \A { \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [7] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [7] \design122_12_5_inst.register_instance10094.data_out [7] $abc$157566$new_new_n2824__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] }
    connect \Y $abc$157566$new_new_n3943__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158874
    parameter \INIT_VALUE 1270133835
    connect \A { $abc$157566$new_new_n3943__ $abc$157566$new_new_n3942__ $abc$157566$new_new_n3941__ \design122_12_5_inst.register_instance543.data_out [7] $abc$157566$new_new_n2800__ }
    connect \Y $iopadmap$out [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158875
    parameter \INIT_VALUE 64'0100000001000000111111110100000000000000000000000000000000000000
    connect \A { \design122_12_5_inst.register_instance543.data_out [11] $abc$157566$new_new_n2809__ $abc$157566$new_new_n2806__ $abc$157566$new_new_n2813__ \design122_12_5_inst.register_instance543.data_out [13] \design122_12_5_inst.register_instance543.data_out [15] }
    connect \Y $abc$157566$new_new_n3945__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158876
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [11] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [11] \design122_12_5_inst.register_instance110104.data_out [11] \design122_12_5_inst.register_instance10094.data_out [11] }
    connect \Y $abc$157566$new_new_n3946__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158877
    parameter \INIT_VALUE 64'1101011100101000001010001101011100101000110101111101011100101000
    connect \A { $abc$157566$new_new_n3946__ $abc$157566$new_new_n3945__ $abc$157566$new_new_n2836__ \emulate_reset_emu_srst_new_data_1610 [11] \emulate_reset_emu_srst_new_data_1576 [11] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $iopadmap$out [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158878
    parameter \INIT_VALUE 64'1001011001101001011010011001011001101001100101101001011001101001
    connect \A { \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [13] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [13] \design122_12_5_inst.register_instance110104.data_out [13] \design122_12_5_inst.register_instance10094.data_out [13] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [13] \design122_12_5_inst.encoder_instance874.data_out [31] }
    connect \Y $abc$157566$new_new_n3948__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158879
    parameter \INIT_VALUE 685233960
    connect \A { $abc$157566$new_new_n3948__ \design122_12_5_inst.encoder_instance434.data_out [31] \emulate_reset_emu_srst_new_data_1610 [13] \emulate_reset_emu_srst_new_data_1576 [13] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3949__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158880
    parameter \INIT_VALUE 64'0000000011111111000000001111111100000000111111110001111111111111
    connect \A { $abc$157566$new_new_n2816__ $abc$157566$new_new_n2817__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13] $abc$157566$new_new_n2834__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11] }
    connect \Y $abc$157566$new_new_n3950__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158881
    parameter \INIT_VALUE 16'0100101110110100
    connect \A { $abc$157566$new_new_n3950__ $abc$157566$new_new_n3949__ \design122_12_5_inst.register_instance543.data_out [13] $abc$157566$new_new_n2814__ }
    connect \Y $iopadmap$out [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158882
    parameter \INIT_VALUE 32'11010111001010000010100011010111
    connect \A { \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [15] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15] \emulate_reset_emu_srst_new_data_1610 [15] \emulate_reset_emu_srst_new_data_1576 [15] \emulate_reset_emu_srst_sel_1523 }
    connect \Y $abc$157566$new_new_n3952__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$157566$auto$blifparse.cc:535:parse_blif$158883
    parameter \INIT_VALUE 8'01101001
    connect \A { \design122_12_5_inst.register_instance110104.data_out [15] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [15] \design122_12_5_inst.register_instance10094.data_out [15] }
    connect \Y $abc$157566$new_new_n3953__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158884
    parameter \INIT_VALUE 32'11101010110000000001010100111111
    connect \A { $abc$157566$new_new_n3953__ $abc$157566$new_new_n2816__ $abc$157566$new_new_n2817__ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15] }
    connect \Y $abc$157566$new_new_n3954__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$157566$auto$blifparse.cc:535:parse_blif$158885
    parameter \INIT_VALUE 32'10110100010010110100101110110100
    connect \A { $abc$157566$new_new_n3954__ $abc$157566$new_new_n3952__ $abc$157566$new_new_n2801__ \design122_12_5_inst.register_instance543.data_out [15] $abc$157566$new_new_n2811__ }
    connect \Y $iopadmap$out [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158886
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [9] \d_in8 [9] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0000_li0000
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$157566$auto$blifparse.cc:535:parse_blif$158887
    parameter \INIT_VALUE 64'0111111111111111111111111111111100000000000000000000000000000000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8] $abc$157566$new_new_n3214__ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9] }
    connect \Y $abc$111924$li0170_li0170
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158888
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [6] \d_in8 [6] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0003_li0003
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158889
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [8] \d_in8 [8] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0001_li0001
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158890
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [7] \d_in8 [7] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0002_li0002
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158891
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [3] \d_in8 [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0006_li0006
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158892
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [5] \d_in8 [5] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0004_li0004
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158893
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [4] \d_in8 [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0005_li0005
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158894
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [2] \d_in8 [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0009_li0009
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158895
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [31] \d_in8 [31] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0007_li0007
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158896
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [30] \d_in8 [30] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0008_li0008
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158897
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [27] \d_in8 [27] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0012_li0012
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158898
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [29] \d_in8 [29] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0010_li0010
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158899
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [28] \d_in8 [28] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0011_li0011
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158900
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [24] \d_in8 [24] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0015_li0015
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158901
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [26] \d_in8 [26] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0013_li0013
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158902
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [25] \d_in8 [25] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0014_li0014
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158903
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [21] \d_in8 [21] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0018_li0018
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158904
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [23] \d_in8 [23] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0016_li0016
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158905
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [22] \d_in8 [22] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0017_li0017
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158906
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [19] \d_in8 [19] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0021_li0021
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158907
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [20] \d_in8 [20] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0019_li0019
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158908
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [1] \d_in8 [1] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0020_li0020
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158909
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [11] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0045_li0045
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158910
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [13] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [13] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0043_li0043
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158911
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [12] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [12] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0044_li0044
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158912
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [14] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [14] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0042_li0042
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158913
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [1] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [1] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0040_li0040
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158914
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [15] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0041_li0041
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158915
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [16] \d_in8 [16] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0024_li0024
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158916
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [18] \d_in8 [18] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0022_li0022
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158917
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [17] \d_in8 [17] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0023_li0023
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158918
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [10] \d_in8 [10] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0030_li0030
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158919
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [12] \d_in8 [12] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0028_li0028
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158920
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [11] \d_in8 [11] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0029_li0029
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158921
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [5] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [5] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0036_li0036
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158922
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [7] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [7] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0034_li0034
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158923
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [6] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [6] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0035_li0035
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158924
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [2] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [2] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0039_li0039
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158925
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [4] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [4] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0037_li0037
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158926
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [3] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [3] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0038_li0038
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158927
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [13] \d_in8 [13] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0027_li0027
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158928
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [15] \d_in8 [15] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0025_li0025
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158929
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [14] \d_in8 [14] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0026_li0026
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158930
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [8] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [8] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0033_li0033
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158931
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [0] \d_in8 [0] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0031_li0031
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$157566$auto$blifparse.cc:535:parse_blif$158932
    parameter \INIT_VALUE 16'0100010011110000
    connect \A { $abc$157566$new_new_n3216__ \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [9] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [9] $abc$157566$new_new_n3215__ }
    connect \Y $abc$111924$li0032_li0032
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$157566$auto$blifparse.cc:535:parse_blif$158933
    parameter \INIT_VALUE 2'01
    connect \A $iopadmap$rst
    connect \Y $abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:265:execute$158934
    connect \I $iopadmap$clk
    connect \O $auto$clkbufmap.cc:298:execute$158936
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O $iopadmap$clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [0]
    connect \O $iopadmap$in [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [1]
    connect \O $iopadmap$in [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [10]
    connect \O $iopadmap$in [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [11]
    connect \O $iopadmap$in [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [12]
    connect \O $iopadmap$in [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [13]
    connect \O $iopadmap$in [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [14]
    connect \O $iopadmap$in [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [15]
    connect \O $iopadmap$in [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_16
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [16]
    connect \O $iopadmap$in [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_17
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [17]
    connect \O $iopadmap$in [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_18
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [18]
    connect \O $iopadmap$in [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_19
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [19]
    connect \O $iopadmap$in [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [2]
    connect \O $iopadmap$in [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_20
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [20]
    connect \O $iopadmap$in [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_21
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [21]
    connect \O $iopadmap$in [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_22
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [22]
    connect \O $iopadmap$in [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_23
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [23]
    connect \O $iopadmap$in [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_24
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [24]
    connect \O $iopadmap$in [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_25
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [25]
    connect \O $iopadmap$in [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_26
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [26]
    connect \O $iopadmap$in [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_27
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [27]
    connect \O $iopadmap$in [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_28
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [28]
    connect \O $iopadmap$in [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_29
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [29]
    connect \O $iopadmap$in [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [3]
    connect \O $iopadmap$in [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_30
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [30]
    connect \O $iopadmap$in [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_31
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [31]
    connect \O $iopadmap$in [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [4]
    connect \O $iopadmap$in [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [5]
    connect \O $iopadmap$in [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [6]
    connect \O $iopadmap$in [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [7]
    connect \O $iopadmap$in [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [8]
    connect \O $iopadmap$in [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.in_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \in [9]
    connect \O $iopadmap$in [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out
    connect \I $iopadmap$out [0]
    connect \O \out [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_1
    connect \I $iopadmap$out [1]
    connect \O \out [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_10
    connect \I $iopadmap$out [10]
    connect \O \out [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_11
    connect \I $iopadmap$out [11]
    connect \O \out [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_12
    connect \I $iopadmap$out [12]
    connect \O \out [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_13
    connect \I $iopadmap$out [13]
    connect \O \out [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_14
    connect \I $iopadmap$out [14]
    connect \O \out [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_15
    connect \I $iopadmap$out [15]
    connect \O \out [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_16
    connect \I $iopadmap$out [16]
    connect \O \out [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_17
    connect \I $iopadmap$out [17]
    connect \O \out [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_18
    connect \I $iopadmap$out [18]
    connect \O \out [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_19
    connect \I $iopadmap$out [19]
    connect \O \out [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_2
    connect \I $iopadmap$out [2]
    connect \O \out [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_20
    connect \I $iopadmap$out [20]
    connect \O \out [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_21
    connect \I $iopadmap$out [21]
    connect \O \out [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_22
    connect \I $iopadmap$out [22]
    connect \O \out [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_23
    connect \I $iopadmap$out [23]
    connect \O \out [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_24
    connect \I $iopadmap$out [24]
    connect \O \out [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_25
    connect \I $iopadmap$out [25]
    connect \O \out [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_26
    connect \I $iopadmap$out [26]
    connect \O \out [26]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_27
    connect \I $iopadmap$out [27]
    connect \O \out [27]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_28
    connect \I $iopadmap$out [28]
    connect \O \out [28]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_29
    connect \I $iopadmap$out [29]
    connect \O \out [29]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_3
    connect \I $iopadmap$out [3]
    connect \O \out [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_30
    connect \I $iopadmap$out [30]
    connect \O \out [30]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_31
    connect \I $iopadmap$out [31]
    connect \O \out [31]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_4
    connect \I $iopadmap$out [4]
    connect \O \out [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_5
    connect \I $iopadmap$out [5]
    connect \O \out [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_6
    connect \I $iopadmap$out [6]
    connect \O \out [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_7
    connect \I $iopadmap$out [7]
    connect \O \out [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_8
    connect \I $iopadmap$out [8]
    connect \O \out [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$design122_12_5_top.out_9
    connect \I $iopadmap$out [9]
    connect \O \out [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$design122_12_5_top.rst
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \rst
    connect \O $iopadmap$rst
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1525
    connect \RDATA_B $techmap1725\design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1527 [35:32]
    connect \RPARITY_B $techmap1725\design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { 8'00000000 \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23:22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] 9'000000000 \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6] 4'0000 }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1542
    connect \RDATA_B $techmap1726\design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1544 [35:32]
    connect \RPARITY_B $techmap1726\design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23:22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4:2] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1559
    connect \RDATA_B $techmap1727\design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1561 [35:32]
    connect \RPARITY_B $techmap1727\design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4:2] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1576
    connect \RDATA_B $techmap1728\design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1578 [35:32]
    connect \RPARITY_B $techmap1728\design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23:22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4:2] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1593
    connect \RDATA_B $techmap1729\design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1595 [35:32]
    connect \RPARITY_B $techmap1729\design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1610
    connect \RDATA_B $techmap1730\design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1612 [35:32]
    connect \RPARITY_B $techmap1730\design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23:22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4:2] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1627
    connect \RDATA_B $techmap1731\design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1629 [35:32]
    connect \RPARITY_B $techmap1731\design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { 16'0000000000000000 \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15:0] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1644
    connect \RDATA_B $techmap1732\design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1646 [35:32]
    connect \RPARITY_B $techmap1732\design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4:2] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1661
    connect \RDATA_B $techmap1733\design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1663 [35:32]
    connect \RPARITY_B $techmap1733\design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { 21'000000000000000000000 \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] 1'0 \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] 3'000 \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1678
    connect \RDATA_B $techmap1734\design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1680 [35:32]
    connect \RPARITY_B $techmap1734\design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { 16'0000000000000000 \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15:0] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1695
    connect \RDATA_B $techmap1735\design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1697 [35:32]
    connect \RPARITY_B $techmap1735\design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B { 16'0000000000000000 \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15:0] }
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5"
  cell \TDP_RAM36K \design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0
    parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \READ_WIDTH_A 36
    parameter \READ_WIDTH_B 36
    parameter \WRITE_WIDTH_A 36
    parameter \WRITE_WIDTH_B 36
    connect \ADDR_A { \design122_12_5_inst.memory_cntrl_instance10092.rd_addr 5'00000 }
    connect \ADDR_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_addr 5'00000 }
    connect \BE_A 4'0000
    connect \BE_B { \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en }
    connect \CLK_A $auto$clkbufmap.cc:298:execute$158936
    connect \CLK_B $auto$clkbufmap.cc:298:execute$158936
    connect \RDATA_A \emulate_reset_emu_srst_new_data_1712
    connect \RDATA_B $techmap1736\design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0.DOBDO [31:0]
    connect \REN_A \design122_12_5_inst.memory_cntrl_instance10092.rd_en
    connect \REN_B 1'0
    connect \RPARITY_A $auto$memory_libmap.cc:2027:emit_port$1714 [35:32]
    connect \RPARITY_B $techmap1736\design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0.DOBDO [35:32]
    connect \WDATA_A 32'11111111111111111111111111111111
    connect \WDATA_B \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem
    connect \WEN_A 1'0
    connect \WEN_B \design122_12_5_inst.memory_cntrl_instance10092.wr_en
    connect \WPARITY_A 4'1111
    connect \WPARITY_B 4'x
  end
  connect $auto$memory_libmap.cc:2027:emit_port$1527 [31:0] \emulate_reset_emu_srst_new_data_1525
  connect $auto$memory_libmap.cc:2027:emit_port$1544 [31:0] \emulate_reset_emu_srst_new_data_1542
  connect $auto$memory_libmap.cc:2027:emit_port$1561 [31:0] \emulate_reset_emu_srst_new_data_1559
  connect $auto$memory_libmap.cc:2027:emit_port$1578 [31:0] \emulate_reset_emu_srst_new_data_1576
  connect $auto$memory_libmap.cc:2027:emit_port$1595 [31:0] \emulate_reset_emu_srst_new_data_1593
  connect $auto$memory_libmap.cc:2027:emit_port$1612 [31:0] \emulate_reset_emu_srst_new_data_1610
  connect $auto$memory_libmap.cc:2027:emit_port$1629 [31:0] \emulate_reset_emu_srst_new_data_1627
  connect $auto$memory_libmap.cc:2027:emit_port$1646 [31:0] \emulate_reset_emu_srst_new_data_1644
  connect $auto$memory_libmap.cc:2027:emit_port$1663 [31:0] \emulate_reset_emu_srst_new_data_1661
  connect $auto$memory_libmap.cc:2027:emit_port$1680 [31:0] \emulate_reset_emu_srst_new_data_1678
  connect $auto$memory_libmap.cc:2027:emit_port$1697 [31:0] \emulate_reset_emu_srst_new_data_1695
  connect $auto$memory_libmap.cc:2027:emit_port$1714 [31:0] \emulate_reset_emu_srst_new_data_1712
  connect $auto$memory_libmap.cc:2436:execute$1515 0
  connect $auto$memory_libmap.cc:2436:execute$1532 0
  connect $auto$memory_libmap.cc:2436:execute$1549 0
  connect $auto$memory_libmap.cc:2436:execute$1566 0
  connect $auto$memory_libmap.cc:2436:execute$1583 0
  connect $auto$memory_libmap.cc:2436:execute$1600 0
  connect $auto$memory_libmap.cc:2436:execute$1617 0
  connect $auto$memory_libmap.cc:2436:execute$1634 [23:0] 24'000000000000000000000000
  connect $auto$memory_libmap.cc:2436:execute$1651 0
  connect $auto$memory_libmap.cc:2436:execute$1668 [23:0] 24'000000000000000000000000
  connect $auto$memory_libmap.cc:2436:execute$1685 0
  connect $auto$memory_libmap.cc:2436:execute$1702 0
  connect $auto$memory_libmap.cc:2437:execute$1516 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1533 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1550 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1567 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1584 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1601 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1618 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1635 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1652 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1669 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1686 \emulate_reset_emu_srst_sel_1523
  connect $auto$memory_libmap.cc:2437:execute$1703 \emulate_reset_emu_srst_sel_1523
  connect { \design122_12_5_inst.encoder_instance100.data_out [31:24] \design122_12_5_inst.encoder_instance100.data_out [21:19] \design122_12_5_inst.encoder_instance100.data_out [17:12] \design122_12_5_inst.encoder_instance100.data_out [9:5] \design122_12_5_inst.encoder_instance100.data_out [1:0] } { 8'x \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [23] \design122_12_5_inst.encoder_instance100.data_out [23] \design122_12_5_inst.encoder_instance100.data_out [23] \design122_12_5_inst.encoder_instance100.data_out [11:10] \design122_12_5_inst.encoder_instance100.data_out [10] \design122_12_5_inst.encoder_instance100.data_out [22] \design122_12_5_inst.encoder_instance100.data_out [11] \design122_12_5_inst.encoder_instance100.data_out [2] \design122_12_5_inst.encoder_instance100.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance10090.data_out [30:23] \design122_12_5_inst.encoder_instance10090.data_out [21:19] \design122_12_5_inst.encoder_instance10090.data_out [17:12] \design122_12_5_inst.encoder_instance10090.data_out [9:5] \design122_12_5_inst.encoder_instance10090.data_out [1:0] } { \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [31] \design122_12_5_inst.encoder_instance10090.data_out [11:10] \design122_12_5_inst.encoder_instance10090.data_out [10] \design122_12_5_inst.encoder_instance10090.data_out [22] \design122_12_5_inst.encoder_instance10090.data_out [11] \design122_12_5_inst.encoder_instance10090.data_out [2] \design122_12_5_inst.encoder_instance10090.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance110100.data_out [30:23] \design122_12_5_inst.encoder_instance110100.data_out [21:19] \design122_12_5_inst.encoder_instance110100.data_out [17:12] \design122_12_5_inst.encoder_instance110100.data_out [9:5] \design122_12_5_inst.encoder_instance110100.data_out [1:0] } { \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [31] \design122_12_5_inst.encoder_instance110100.data_out [11:10] \design122_12_5_inst.encoder_instance110100.data_out [10] \design122_12_5_inst.encoder_instance110100.data_out [22] \design122_12_5_inst.encoder_instance110100.data_out [11] \design122_12_5_inst.encoder_instance110100.data_out [2] \design122_12_5_inst.encoder_instance110100.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance120112.data_out [31:24] \design122_12_5_inst.encoder_instance120112.data_out [21:19] \design122_12_5_inst.encoder_instance120112.data_out [17:12] \design122_12_5_inst.encoder_instance120112.data_out [9:5] \design122_12_5_inst.encoder_instance120112.data_out [1:0] } { 8'x \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [23] \design122_12_5_inst.encoder_instance120112.data_out [23] \design122_12_5_inst.encoder_instance120112.data_out [23] \design122_12_5_inst.encoder_instance120112.data_out [11:10] \design122_12_5_inst.encoder_instance120112.data_out [10] \design122_12_5_inst.encoder_instance120112.data_out [22] \design122_12_5_inst.encoder_instance120112.data_out [11] \design122_12_5_inst.encoder_instance120112.data_out [2] \design122_12_5_inst.encoder_instance120112.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance211.data_out [31:24] \design122_12_5_inst.encoder_instance211.data_out [21:19] \design122_12_5_inst.encoder_instance211.data_out [17:12] \design122_12_5_inst.encoder_instance211.data_out [9:5] \design122_12_5_inst.encoder_instance211.data_out [1:0] } { 8'x \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [23] \design122_12_5_inst.encoder_instance211.data_out [23] \design122_12_5_inst.encoder_instance211.data_out [23] \design122_12_5_inst.encoder_instance211.data_out [11:10] \design122_12_5_inst.encoder_instance211.data_out [10] \design122_12_5_inst.encoder_instance211.data_out [22] \design122_12_5_inst.encoder_instance211.data_out [11] \design122_12_5_inst.encoder_instance211.data_out [2] \design122_12_5_inst.encoder_instance211.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance322.data_out [31:24] \design122_12_5_inst.encoder_instance322.data_out [21:19] \design122_12_5_inst.encoder_instance322.data_out [17:12] \design122_12_5_inst.encoder_instance322.data_out [9:5] \design122_12_5_inst.encoder_instance322.data_out [1:0] } { 8'x \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [23] \design122_12_5_inst.encoder_instance322.data_out [23] \design122_12_5_inst.encoder_instance322.data_out [23] \design122_12_5_inst.encoder_instance322.data_out [11:10] \design122_12_5_inst.encoder_instance322.data_out [10] \design122_12_5_inst.encoder_instance322.data_out [22] \design122_12_5_inst.encoder_instance322.data_out [11] \design122_12_5_inst.encoder_instance322.data_out [2] \design122_12_5_inst.encoder_instance322.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance434.data_out [30:23] \design122_12_5_inst.encoder_instance434.data_out [21:19] \design122_12_5_inst.encoder_instance434.data_out [17:12] \design122_12_5_inst.encoder_instance434.data_out [9:5] \design122_12_5_inst.encoder_instance434.data_out [1:0] } { \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [31] \design122_12_5_inst.encoder_instance434.data_out [11:10] \design122_12_5_inst.encoder_instance434.data_out [10] \design122_12_5_inst.encoder_instance434.data_out [22] \design122_12_5_inst.encoder_instance434.data_out [11] \design122_12_5_inst.encoder_instance434.data_out [2] \design122_12_5_inst.encoder_instance434.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance541.data_out [30:23] \design122_12_5_inst.encoder_instance541.data_out [21:19] \design122_12_5_inst.encoder_instance541.data_out [17:12] \design122_12_5_inst.encoder_instance541.data_out [9:5] \design122_12_5_inst.encoder_instance541.data_out [1:0] } { \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [31] \design122_12_5_inst.encoder_instance541.data_out [11:10] \design122_12_5_inst.encoder_instance541.data_out [10] \design122_12_5_inst.encoder_instance541.data_out [22] \design122_12_5_inst.encoder_instance541.data_out [11] \design122_12_5_inst.encoder_instance541.data_out [2] \design122_12_5_inst.encoder_instance541.data_out [2] }
  connect \design122_12_5_inst.encoder_instance652.data_out { 21'000000000000000000000 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c 1'0 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c 3'000 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c }
  connect \design122_12_5_inst.encoder_instance763.data_out { 21'000000000000000000000 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c 1'0 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c 3'000 \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c }
  connect { \design122_12_5_inst.encoder_instance874.data_out [30:23] \design122_12_5_inst.encoder_instance874.data_out [21:19] \design122_12_5_inst.encoder_instance874.data_out [17:12] \design122_12_5_inst.encoder_instance874.data_out [9:5] \design122_12_5_inst.encoder_instance874.data_out [1:0] } { \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [31] \design122_12_5_inst.encoder_instance874.data_out [11:10] \design122_12_5_inst.encoder_instance874.data_out [10] \design122_12_5_inst.encoder_instance874.data_out [22] \design122_12_5_inst.encoder_instance874.data_out [11] \design122_12_5_inst.encoder_instance874.data_out [2] \design122_12_5_inst.encoder_instance874.data_out [2] }
  connect { \design122_12_5_inst.encoder_instance981.data_out [31:24] \design122_12_5_inst.encoder_instance981.data_out [21:19] \design122_12_5_inst.encoder_instance981.data_out [17:12] \design122_12_5_inst.encoder_instance981.data_out [9:5] \design122_12_5_inst.encoder_instance981.data_out [1:0] } { 8'x \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [23] \design122_12_5_inst.encoder_instance981.data_out [23] \design122_12_5_inst.encoder_instance981.data_out [23] \design122_12_5_inst.encoder_instance981.data_out [11:10] \design122_12_5_inst.encoder_instance981.data_out [10] \design122_12_5_inst.encoder_instance981.data_out [22] \design122_12_5_inst.encoder_instance981.data_out [11] \design122_12_5_inst.encoder_instance981.data_out [2] \design122_12_5_inst.encoder_instance981.data_out [2] }
  connect \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [31:16] 16'xxxxxxxx00000000
  connect \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [31:16] 16'xxxxxxxx00000000
  connect \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect { \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [13:8] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [1:0] } { 1'0 \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14] 4'0000 \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] }
  connect { \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [14:8] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [5:3] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [1:0] } { 1'0 \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] }
  connect { \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [31:16] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [12:8] } { 16'0000000000000000 \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [14] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15] 1'0 \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15] 1'0 }
  connect \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [14:8] { 1'0 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 }
  connect \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [14:8] { 1'0 \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15] 1'0 }
  connect \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [31:16] 16'0000000000000000
  connect { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [13:12] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [9:5] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [1:0] } { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11:10] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2] }
  connect { \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [15:3] \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [1:0] } { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15] 1'0 \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] }
  connect { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [31:16] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [12] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [9:8] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [6] } { 16'0000000000000000 \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [14] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11:10] 1'0 }
  connect \design122_12_5_inst.memory_cntrl_instance10092.state [0] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect { \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [31:24] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [21:7] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [5:0] } { 8'00000000 \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22] 9'000000000 \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6] 4'0000 }
  connect \design122_12_5_inst.memory_cntrl_instance102.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance102.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance102.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance102.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance102.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [30:24] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [21:19] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [17:12] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [9:5] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [1:0] } { 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] }
  connect \design122_12_5_inst.memory_cntrl_instance102.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance110101.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance110101.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance110101.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance110101.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance110101.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect { \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [30:23] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [21:19] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [17:12] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [9:5] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [1:0] } { \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] }
  connect \design122_12_5_inst.memory_cntrl_instance110101.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance120114.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance120114.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance120114.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance120114.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance120114.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect { \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [31:24] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [21:19] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [17:12] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [9:5] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [1:0] } { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] }
  connect \design122_12_5_inst.memory_cntrl_instance120114.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance210.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance210.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance210.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance210.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance210.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect \design122_12_5_inst.memory_cntrl_instance210.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance324.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance324.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance324.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance324.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance324.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect { \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [31:24] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [21:19] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [17:12] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [9:5] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [1:0] } { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31] 1'0 \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] }
  connect \design122_12_5_inst.memory_cntrl_instance324.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance433.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance433.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance433.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance433.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance433.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [31:16] 16'0000000000000000
  connect \design122_12_5_inst.memory_cntrl_instance433.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance542.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance542.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance542.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance542.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance542.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect { \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [30:23] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [21:19] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [17:12] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [9:5] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [1:0] } { \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11:10] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] }
  connect \design122_12_5_inst.memory_cntrl_instance542.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance653.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance653.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance653.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance653.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance653.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect { \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [31:11] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [9:0] } { 22'0000000000000000000000 \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] 3'000 \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] }
  connect \design122_12_5_inst.memory_cntrl_instance653.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance761.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance761.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance761.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance761.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance761.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [31:16] 16'0000000000000000
  connect \design122_12_5_inst.memory_cntrl_instance761.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance873.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance873.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance873.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance873.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance873.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [31:16] 16'0000000000000000
  connect \design122_12_5_inst.memory_cntrl_instance873.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.memory_cntrl_instance980.rd_addr \design122_12_5_inst.memory_cntrl_instance10092.rd_addr
  connect \design122_12_5_inst.memory_cntrl_instance980.rd_en \design122_12_5_inst.memory_cntrl_instance10092.rd_en
  connect \design122_12_5_inst.memory_cntrl_instance980.reset_mem \design122_12_5_inst.memory_cntrl_instance10092.reset_mem
  connect \design122_12_5_inst.memory_cntrl_instance980.state { \design122_12_5_inst.memory_cntrl_instance10092.state [1] \design122_12_5_inst.memory_cntrl_instance10092.reset_mem }
  connect \design122_12_5_inst.memory_cntrl_instance980.wr_addr \design122_12_5_inst.memory_cntrl_instance10092.wr_addr
  connect \design122_12_5_inst.memory_cntrl_instance980.wr_en \design122_12_5_inst.memory_cntrl_instance10092.wr_en
  connect \design122_12_5_inst.register_instance10094.data_out [31:16] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 9'000000000 }
  connect { \design122_12_5_inst.register_instance101.data_out [31:24] \design122_12_5_inst.register_instance101.data_out [21:19] \design122_12_5_inst.register_instance101.data_out [17:12] \design122_12_5_inst.register_instance101.data_out [9:5] \design122_12_5_inst.register_instance101.data_out [1:0] } { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [23] \design122_12_5_inst.register_instance101.data_out [23] \design122_12_5_inst.register_instance101.data_out [23] \design122_12_5_inst.register_instance101.data_out [11:10] \design122_12_5_inst.register_instance101.data_out [10] \design122_12_5_inst.register_instance101.data_out [22] \design122_12_5_inst.register_instance101.data_out [11] \design122_12_5_inst.register_instance101.data_out [2] \design122_12_5_inst.register_instance101.data_out [2] }
  connect \design122_12_5_inst.register_instance110104.data_out [31:16] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 9'000000000 }
  connect { \design122_12_5_inst.register_instance120113.data_out [31:24] \design122_12_5_inst.register_instance120113.data_out [21:19] \design122_12_5_inst.register_instance120113.data_out [17:12] \design122_12_5_inst.register_instance120113.data_out [9:5] \design122_12_5_inst.register_instance120113.data_out [1:0] } { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [23] \design122_12_5_inst.register_instance120113.data_out [23] \design122_12_5_inst.register_instance120113.data_out [23] \design122_12_5_inst.register_instance120113.data_out [11:10] \design122_12_5_inst.register_instance120113.data_out [10] \design122_12_5_inst.register_instance120113.data_out [22] \design122_12_5_inst.register_instance120113.data_out [11] \design122_12_5_inst.register_instance120113.data_out [2] \design122_12_5_inst.register_instance120113.data_out [2] }
  connect { \design122_12_5_inst.register_instance212.data_out [31:24] \design122_12_5_inst.register_instance212.data_out [21:19] \design122_12_5_inst.register_instance212.data_out [17:12] \design122_12_5_inst.register_instance212.data_out [9:5] \design122_12_5_inst.register_instance212.data_out [1:0] } { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [23] \design122_12_5_inst.register_instance212.data_out [23] \design122_12_5_inst.register_instance212.data_out [23] \design122_12_5_inst.register_instance212.data_out [11:10] \design122_12_5_inst.register_instance212.data_out [10] \design122_12_5_inst.register_instance212.data_out [22] \design122_12_5_inst.register_instance212.data_out [11] \design122_12_5_inst.register_instance212.data_out [2] \design122_12_5_inst.register_instance212.data_out [2] }
  connect { \design122_12_5_inst.register_instance323.data_out [31:24] \design122_12_5_inst.register_instance323.data_out [21:19] \design122_12_5_inst.register_instance323.data_out [17:12] \design122_12_5_inst.register_instance323.data_out [9:5] \design122_12_5_inst.register_instance323.data_out [1:0] } { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [23] \design122_12_5_inst.register_instance323.data_out [23] \design122_12_5_inst.register_instance323.data_out [23] \design122_12_5_inst.register_instance323.data_out [11:10] \design122_12_5_inst.register_instance323.data_out [10] \design122_12_5_inst.register_instance323.data_out [22] \design122_12_5_inst.register_instance323.data_out [11] \design122_12_5_inst.register_instance323.data_out [2] \design122_12_5_inst.register_instance323.data_out [2] }
  connect \design122_12_5_inst.register_instance431.data_out [31:24] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 }
  connect \design122_12_5_inst.register_instance543.data_out [31:24] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 }
  connect \design122_12_5_inst.register_instance651.data_out [31:24] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 }
  connect \design122_12_5_inst.register_instance762.data_out [31:24] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 }
  connect \design122_12_5_inst.register_instance870.data_out [31:24] { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 }
  connect { \design122_12_5_inst.register_instance982.data_out [31:24] \design122_12_5_inst.register_instance982.data_out [21:19] \design122_12_5_inst.register_instance982.data_out [17:12] \design122_12_5_inst.register_instance982.data_out [9:5] \design122_12_5_inst.register_instance982.data_out [1:0] } { \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.full_adder_instance10093.cin 1'0 \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [23] \design122_12_5_inst.register_instance982.data_out [23] \design122_12_5_inst.register_instance982.data_out [23] \design122_12_5_inst.register_instance982.data_out [11:10] \design122_12_5_inst.register_instance982.data_out [10] \design122_12_5_inst.register_instance982.data_out [22] \design122_12_5_inst.register_instance982.data_out [11] \design122_12_5_inst.register_instance982.data_out [2] \design122_12_5_inst.register_instance982.data_out [2] }
  connect \emulate_reset_emu_srst_sel_1540 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1557 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1574 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1591 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1608 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1625 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1642 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1659 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1676 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1693 \emulate_reset_emu_srst_sel_1523
  connect \emulate_reset_emu_srst_sel_1710 \emulate_reset_emu_srst_sel_1523
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
