
---------- Begin Simulation Statistics ----------
final_tick                                  438975500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866292                       # Number of bytes of host memory used
host_op_rate                                   139856                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.17                       # Real time elapsed on the host
host_tick_rate                               53752474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1142145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000439                       # Number of seconds simulated
sim_ticks                                   438975500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.115339                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  122006                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               125630                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4785                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            199999                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                596                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              715                       # Number of indirect misses.
system.cpu.branchPred.lookups                  253041                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13789                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    382059                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   375174                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     224913                       # Number of branches committed
system.cpu.commit.bw_lim_events                 47219                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           64381                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003095                       # Number of instructions committed
system.cpu.commit.committedOps                1145240                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       777848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.472318                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.324659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       424337     54.55%     54.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       121968     15.68%     70.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        71824      9.23%     79.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40480      5.20%     84.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        24179      3.11%     87.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14112      1.81%     89.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        22947      2.95%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10782      1.39%     93.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        47219      6.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       777848                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12624                       # Number of function calls committed.
system.cpu.commit.int_insts                   1024481                       # Number of committed integer instructions.
system.cpu.commit.loads                        150860                       # Number of loads committed
system.cpu.commit.membars                         232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           863752     75.42%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5029      0.44%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                5      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     75.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            376      0.03%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            245      0.02%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          150860     13.17%     89.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         124880     10.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1145240                       # Class of committed instruction
system.cpu.commit.refs                         275740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      8879                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1142145                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.877952                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.877952                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                340681                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1135                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               120285                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1240083                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   210661                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    219959                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3794                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3605                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12696                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      253041                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    172236                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        532699                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2760                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1113875                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.288217                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             249931                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             136391                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.268720                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             787791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.614094                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.742382                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   534800     67.89%     67.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    27062      3.44%     71.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    36031      4.57%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11984      1.52%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    30308      3.85%     81.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    38053      4.83%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10932      1.39%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29564      3.75%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    69057      8.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               787791                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         8554                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           40                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         8698                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          6598                       # number of prefetches that crossed the page
system.cpu.idleCycles                           90161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4101                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   233234                       # Number of branches executed
system.cpu.iew.exec_nop                          3306                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.353020                       # Inst execution rate
system.cpu.iew.exec_refs                       291242                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     129104                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15949                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                161628                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2563                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               131532                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1210791                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                162138                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6245                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1187887                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     72                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11066                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3794                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11282                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5869                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          788                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10763                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6652                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2611                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1490                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1108047                       # num instructions consuming a value
system.cpu.iew.wb_count                       1179101                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.595232                       # average fanout of values written-back
system.cpu.iew.wb_producers                    659545                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.343013                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1181319                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1324373                       # number of integer regfile reads
system.cpu.int_regfile_writes                  844026                       # number of integer regfile writes
system.cpu.ipc                               1.139014                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.139014                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                894368     74.90%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5085      0.43%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     8      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  16      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 490      0.04%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 266      0.02%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163951     13.73%     89.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              129839     10.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1194135                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       13686                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011461                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5432     39.69%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     39.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1133      8.28%     47.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7118     52.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1195974                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3167787                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1169460                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1260028                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1207108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1194135                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 377                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           65331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               697                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        50631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        787791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.515802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.019949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              392851     49.87%     49.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107533     13.65%     63.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               86312     10.96%     74.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               59983      7.61%     82.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               54118      6.87%     88.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35096      4.45%     93.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               31812      4.04%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9483      1.20%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               10603      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          787791                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.360137                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  11821                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              22654                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         9641                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             12809                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3360                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3249                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               161628                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131532                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  803360                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1323                       # number of misc regfile writes
system.cpu.numCycles                           877952                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   27851                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1176670                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2136                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   217301                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2596                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    35                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1843023                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1228567                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1273751                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    225619                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  51477                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3794                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 62435                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    97058                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1363427                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         250791                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5760                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     53112                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            374                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            10228                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1939028                       # The number of ROB reads
system.cpu.rob.rob_writes                     2429223                       # The number of ROB writes
system.cpu.timesIdled                            2313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     8949                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     916                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        19327                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1473                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2048                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2048                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1473                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       225344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  225344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6120                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7289500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18565000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4685                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2630                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 29630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       616064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       430720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1046784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10304                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000097                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10303     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10304                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19007367                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5413499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7411500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  153                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         1354                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4152                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2645                       # number of overall hits
system.l2.overall_hits::.cpu.data                 153                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         1354                       # number of overall hits
system.l2.overall_hits::total                    4152                       # number of overall hits
system.l2.demand_misses::.cpu.inst                942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2580                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3522                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               942                       # number of overall misses
system.l2.overall_misses::.cpu.data              2580                       # number of overall misses
system.l2.overall_misses::total                  3522                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     75078500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    197906000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        272984500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     75078500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    197906000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       272984500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         1354                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7674                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         1354                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7674                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.262615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.944018                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.458952                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.262615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.944018                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.458952                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79701.167728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76707.751938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77508.375923                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79701.167728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76707.751938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77508.375923                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     65657003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    172116000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    237773003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     65657003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    172116000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    237773003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.262615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.944018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.458952                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.262615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.944018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.458952                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69699.578556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66711.627907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67510.790176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69699.578556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66711.627907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67510.790176                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4684                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4684                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    33                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2049                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    155790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     155790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76032.210835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76032.210835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    135310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    135310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66037.091264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66037.091264                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         1354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     75078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         1354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.262615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.190650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79701.167728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79701.167728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     65657003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65657003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.262615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.190650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69699.578556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69699.578556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42116000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42116000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.815668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.815668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79314.500942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79314.500942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36806000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36806000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.815668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.815668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69314.500942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69314.500942                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                31                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2599                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2599                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.988213                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.988213                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2599                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2599                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     49912000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     49912000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.988213                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.988213                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19204.309350                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19204.309350                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3305.736439                       # Cycle average of tags in use
system.l2.tags.total_refs                       16726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.721888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1248.891975                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       802.552184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1254.292280                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.038113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.038278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.100883                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186584                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    160753                       # Number of tag accesses
system.l2.tags.data_accesses                   160753                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          60288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         165056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             225344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3521                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137337961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376002761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             513340722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137337961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137337961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137337961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376002761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            513340722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26918750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                92937500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7645.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26395.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3044                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.142857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   279.836512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   405.277569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          122     25.63%     25.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           97     20.38%     46.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.51%     52.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      7.56%     60.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      2.94%     63.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.31%     65.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      3.36%     68.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      2.94%     71.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          135     28.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          476                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 225344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  225344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       513.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    513.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     438861000                       # Total gap between requests
system.mem_ctrls.avgGap                     124641.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        60288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       165056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 137337960.774576276541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376002760.974131822586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26893750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     66043750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28549.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25608.28                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1527960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               812130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12095160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        126511500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         62030880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          237397470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.798906                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    159632750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    264782750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1877820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               994290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13044780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         84297870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         97579200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          232213800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.990342                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    252720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    171695500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       167924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           167924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       167924                       # number of overall hits
system.cpu.icache.overall_hits::total          167924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4310                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4310                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4310                       # number of overall misses
system.cpu.icache.overall_misses::total          4310                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136936499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136936499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136936499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136936499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       172234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025024                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31771.809513                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31771.809513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31771.809513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31771.809513                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1526                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               843                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         4685                       # number of writebacks
system.cpu.icache.writebacks::total              4685                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          723                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          723                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          723                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3587                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3587                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3587                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         1354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4941                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113533499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113533499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113533499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     17829821                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131363320                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028688                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31651.379704                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31651.379704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31651.379704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13168.257755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26586.383323                       # average overall mshr miss latency
system.cpu.icache.replacements                   4685                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       167924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          167924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4310                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4310                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136936499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136936499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31771.809513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31771.809513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3587                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113533499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113533499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31651.379704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31651.379704                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         1354                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1354                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     17829821                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     17829821                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13168.257755                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13168.257755                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           248.548066                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              172865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4941                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.985833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   220.280819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    28.267247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.860472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.110419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.128906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            349409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           349409                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       260767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           260767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       260786                       # number of overall hits
system.cpu.dcache.overall_hits::total          260786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16119                       # number of overall misses
system.cpu.dcache.overall_misses::total         16119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    917760301                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    917760301                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    917760301                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    917760301                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       276884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       276884                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       276905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       276905                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56943.618601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56943.618601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56936.553198                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56936.553198                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.769944                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3998                       # number of writebacks
system.cpu.dcache.writebacks::total              3998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10758                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10758                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10758                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5361                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    285554112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    285554112                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    285738612                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    285738612                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019355                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019360                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019360                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53284.962120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53284.962120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53299.498601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53299.498601                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4338                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       150095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          150095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    124458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    124458000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       152231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152231                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58266.853933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58266.853933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004257                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67689.814815                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67689.814815                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       110384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         110384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    713174169                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    713174169                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       121892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.094411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.094411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61972.034150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61972.034150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2238                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    164035980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164035980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73295.790885                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73295.790885                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095238                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2473                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2473                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     80128132                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     80128132                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2761                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.895690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.895690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32401.185605                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32401.185605                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2473                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2473                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     77655132                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     77655132                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.895690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.895690                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31401.185605                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31401.185605                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       428500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       428500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012245                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 142833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 142833.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       353500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       353500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       176750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       176750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           858.404680                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              266622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.724357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   858.404680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.838286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.838286                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            560126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           560126                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    438975500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    438975500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
