library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity d_ff_4bits_tb is
end d_ff_4bits_tb;

architecture testbench of d_ff_4bits_tb is
    signal iA_tb : std_logic;
    signal iB_tb : std_logic;
    signal iC_tb : std_logic;
    signal iD_tb : std_logic;
    signal Clk_tb : std_logic;
    signal R_tb : std_logic;
    signal Q_tb : std_logic_vector(3 downto 0);
	 
    component d_ff_4bits
        port (
            iA, iB, iC, iD : in  std_logic;
            Clk, R : in  std_logic;
            Q, nQ : out std_logic_vector(3 downto 0)
        );
    end component;

begin

    test : d_ff_4bits port map (
        iA => iA_tb,
        iB => iB_tb,
        iC => iC_tb,
        iD => iD_tb,
        Clk => Clk_tb,
        R => R_tb,
        Q => Q_tb
    );

    process
    begin
        iA_tb  <= '1';
        iB_tb  <= '0';
        iC_tb  <= '1';
        iD_tb  <= '0';
        Clk_tb <= '0';
        R_tb   <= '0';
        wait for 10 ns;

        iA_tb  <= '0';
        iB_tb  <= '1';
        iC_tb  <= '0';
        iD_tb  <= '1';
        Clk_tb <= '1';
        R_tb   <= '0';
        wait for 10 ns;
        
        iA_tb  <= '1';
        iB_tb  <= '1';
        iC_tb  <= '1';
        iD_tb  <= '1';
        Clk_tb <= '0';
        R_tb   <= '1';
        wait for 10 ns;

        iA_tb  <= '0';
        iB_tb  <= '0';
        iC_tb  <= '0';
        iD_tb  <= '0';
        Clk_tb <= '1';
        R_tb   <= '0';
        wait for 10 ns;

        wait;
    end process;

end testbench;