// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/DTConverter_block.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: DTConverter_block
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/DTConverter
// Hierarchy Level: 2
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module DTConverter_block
          (dataIn1_re,
           dataIn1_im,
           dataIn2_re,
           dataIn2_im,
           dataOut_re,
           dataOut_im);


  input   signed [15:0] dataIn1_re;  // sfix16_En12
  input   signed [15:0] dataIn1_im;  // sfix16_En12
  input   signed [15:0] dataIn2_re;  // sfix16_En11
  input   signed [15:0] dataIn2_im;  // sfix16_En11
  output  signed [15:0] dataOut_re;  // sfix16_En12
  output  signed [15:0] dataOut_im;  // sfix16_En12




  assign dataOut_re = ((dataIn2_re[15] == 1'b0) && (dataIn2_re[14] != 1'b0) ? 16'sb0111111111111111 :
              ((dataIn2_re[15] == 1'b1) && (dataIn2_re[14] != 1'b1) ? 16'sb1000000000000000 :
              {dataIn2_re[14:0], 1'b0}));
  assign dataOut_im = ((dataIn2_im[15] == 1'b0) && (dataIn2_im[14] != 1'b0) ? 16'sb0111111111111111 :
              ((dataIn2_im[15] == 1'b1) && (dataIn2_im[14] != 1'b1) ? 16'sb1000000000000000 :
              {dataIn2_im[14:0], 1'b0}));

endmodule  // DTConverter_block

