{"Qingbo Zhu": [0, ["Reducing Energy Consumption of Disk Storage Using Power-Aware Cache Management", ["Qingbo Zhu", "Francis M. David", "Christo Frank Devaraj", "Zhenmin Li", "Yuanyuan Zhou", "Pei Cao"], "https://doi.org/10.1109/HPCA.2004.10022", 12, "hpca", 2004]], "Tor M. Aamodt": [0, ["Hardware Support for Prescient Instruction Prefetch", ["Tor M. Aamodt", "Paul Chow", "Per Hammarlund", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/HPCA.2004.10028", 12, "hpca", 2004]], "Mazen Kharbutli": [0, ["Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses", ["Mazen Kharbutli", "Keith Irwin", "Yan Solihin", "Jaejin Lee"], "https://doi.org/10.1109/HPCA.2004.10015", 12, "hpca", 2004]], "Haitham Akkary": [0, ["Perceptron-Based Branch Confidence Estimation", ["Haitham Akkary", "Srikanth T. Srinivasan", "Rajendar Koltur", "Yogesh Patil", "Wael Refaai"], "https://doi.org/10.1109/HPCA.2004.10002", 11, "hpca", 2004]], "Manel Fernandez": [0, ["Link-Time Path-Sensitive Memory Redundancy Elimination", ["Manel Fernandez", "Roger Espasa"], "https://doi.org/10.1109/HPCA.2004.10009", 11, "hpca", 2004]], "Chris Gniady": [0, ["Program Counter Based Techniques for Dynamic Power Management", ["Chris Gniady", "Y. Charlie Hu", "Yung-Hsiang Lu"], "https://doi.org/10.1109/HPCA.2004.10021", 12, "hpca", 2004]], "Russ Joseph": [0, ["Wavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt Characterization", ["Russ Joseph", "Zhigang Hu", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2004.10027", 12, "hpca", 2004]], "Pierre Michaud": [0, ["Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration", ["Pierre Michaud"], "https://doi.org/10.1109/HPCA.2004.10026", 12, "hpca", 2004]], "Nuwan Jayasena": [0, ["Stream Register Files with Indexed Access", ["Nuwan Jayasena", "Mattan Erez", "Jung Ho Ahn", "William J. Dally"], "https://doi.org/10.1109/HPCA.2004.10007", 13, "hpca", 2004]], "Spiros Kalogeropulos": [0, ["Processor Aware Anticipatory Prefetching in Loops", ["Spiros Kalogeropulos", "Mahadevan Rajagopalan", "Vikram Rao", "Yonghong Song", "Partha Tirumalai"], "https://doi.org/10.1109/HPCA.2004.10029", 12, "hpca", 2004]], "Chun Liu": [0, ["Organizing the Last Line of Defense before Hitting the Memory Wall for CMP", ["Chun Liu", "Anand Sivasubramaniam", "Mahmut T. Kandemir"], "https://doi.org/10.1109/HPCA.2004.10017", 10, "hpca", 2004]], "Jianyong Zhang": [0, ["Synthesizing Representative I/O Workloads for TPC-H", ["Jianyong Zhang", "Anand Sivasubramaniam", "Hubertus Franke", "Natarajan Gautam", "Yanyong Zhang", "Shailabh Nagar"], "https://doi.org/10.1109/HPCA.2004.10019", 10, "hpca", 2004]], "Jaume Abella": [0, ["Low-Complexity Distributed Issue Queue", ["Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2004.10013", 11, "hpca", 2004]], "Victor Wen": [0, ["Exploiting Prediction to Reduce Power on Buses", ["Victor Wen", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/HPCA.2004.10025", 12, "hpca", 2004]], "Jian Li": [0, ["The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors", ["Jian Li", "Jose F. Martinez", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2004.10018", 10, "hpca", 2004]], "Ayose Falcon": [0, ["A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors", ["Ayose Falcon", "Alex Ramirez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2004.10003", 10, "hpca", 2004]], "Jie S. Hu": [0, ["Exploring Wakeup-Free Instruction Scheduling", ["Jie S. Hu", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1109/HPCA.2004.10014", 12, "hpca", 2004]], "Ilhyun Kim": [0.996322825551033, ["Understanding Scheduling Replay Schemes", ["Ilhyun Kim", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2004.10011", 12, "hpca", 2004]], "Chi F. Chen": [0, ["Accurate and Complexity-Effective Spatial Pattern Prediction", ["Chi F. Chen", "Se-Hyun Yang", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2004.10010", 12, "hpca", 2004]], "Kyle J. Nesbit": [0, ["Data Cache Prefetching Using a Global History Buffer", ["Kyle J. Nesbit", "James E. Smith"], "https://doi.org/10.1109/HPCA.2004.10030", 10, "hpca", 2004]], "Adrian Cristal": [0, ["Out-of-Order Commit Processors", ["Adrian Cristal", "Daniel Ortega", "Josep Llosa", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2004.10008", 12, "hpca", 2004]], "Srihari Makineni": [0, ["Architectural Characterization of TCP/IP Packet Processing on the Pentium M Microprocessor", ["Srihari Makineni", "Ravi R. Iyer"], "https://doi.org/10.1109/HPCA.2004.10024", 12, "hpca", 2004]], "Amit Gandhi": [0, ["Reducing Branch Misprediction Penalty via Selective Branch Recovery", ["Amit Gandhi", "Haitham Akkary", "Srikanth T. Srinivasan"], "https://doi.org/10.1109/HPCA.2004.10004", 11, "hpca", 2004]], "Lu Peng": [0, ["Signature Buffer: Bridging Performance Gap between Registers and Caches", ["Lu Peng", "Jih-Kwon Peir", "Konrad Lai"], "https://doi.org/10.1109/HPCA.2004.10020", 12, "hpca", 2004]], "Todd E. Ehrhart": [0, ["Reducing the Scheduling Critical Cycle Using Wakeup Prediction", ["Todd E. Ehrhart", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2004.10016", 10, "hpca", 2004]], "Enrique V. Carrera": [0, ["Improving Disk Throughput in Data-Intensive Servers", ["Enrique V. Carrera", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2004.10023", 12, "hpca", 2004]], "Satish Narayanasamy": [0, ["Creating Converged Trace Schedules Using String Matching", ["Satish Narayanasamy", "Yuanfang Hu", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/HPCA.2004.10012", 12, "hpca", 2004]]}