
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ac38  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002734  0801ae18  0801ae18  0001be18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d54c  0801d54c  0001f368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d54c  0801d54c  0001e54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d554  0801d554  0001f368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d554  0801d554  0001e554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d558  0801d558  0001e558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801d55c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b78  20000368  0801d8c4  0001f368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee0  0801d8c4  0001fee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003010e  00000000  00000000  0001f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007dee  00000000  00000000  0004f4a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025a0  00000000  00000000  00057298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ca7  00000000  00000000  00059838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fe6e  00000000  00000000  0005b4df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003dad1  00000000  00000000  0008b34d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e00b4  00000000  00000000  000c8e1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a8ed2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aa24  00000000  00000000  001a8f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001b393c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801ae00 	.word	0x0801ae00

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801ae00 	.word	0x0801ae00

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fd8c 	bl	8002a78 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fe46 	bl	8002bf8 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 f864 	bl	8003040 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 fb6c 	bl	800365c <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fef3 	bl	8003d80 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fee8 	bl	8003d80 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fd59 	bl	8002ab8 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f002 f836 	bl	8003080 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 feef 	bl	8003e00 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fee8 	bl	8003e00 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9c0 	bl	8001548 <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f017 fc87 	bl	8018c62 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f017 fc94 	bl	8018c96 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 ff73 	bl	80022b2 <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ff55 	bl	80022b2 <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f017 fc8f 	bl	8018d96 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 fe6c 	bl	8006160 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 ff07 	bl	80022b2 <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 fcdc 	bl	8003e80 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f002 f832 	bl	800354c <io_holding_reg_type_clear>
	io_input_reg_type_clear(true); // true for factory reset mode
 80014e8:	2001      	movs	r0, #1
 80014ea:	f002 fa67 	bl	80039bc <io_input_reg_type_clear>
	emergencyStop_clear(true); // true for factory reset mode
 80014ee:	2001      	movs	r0, #1
 80014f0:	f001 fc94 	bl	8002e1c <emergencyStop_clear>

	memset(rules, 0, sizeof(rules));
 80014f4:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014f8:	2100      	movs	r1, #0
 80014fa:	4811      	ldr	r0, [pc, #68]	@ (8001540 <automation_factory_reset+0x64>)
 80014fc:	f017 fbcb 	bl	8018c96 <memset>
	rule_count = 0;
 8001500:	4b10      	ldr	r3, [pc, #64]	@ (8001544 <automation_factory_reset+0x68>)
 8001502:	2200      	movs	r2, #0
 8001504:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 8001506:	f7ff ff4d 	bl	80013a4 <automation_save_rules>
 800150a:	4603      	mov	r3, r0
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <automation_factory_reset+0x3e>
 8001516:	2300      	movs	r3, #0
 8001518:	e00e      	b.n	8001538 <automation_factory_reset+0x5c>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800151a:	2304      	movs	r3, #4
 800151c:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4618      	mov	r0, r3
 8001522:	f002 fe8f 	bl	8004244 <io_virtual_factory_reset>
 8001526:	4603      	mov	r3, r0
 8001528:	f083 0301 	eor.w	r3, r3, #1
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <automation_factory_reset+0x5a>
 8001532:	2300      	movs	r3, #0
 8001534:	e000      	b.n	8001538 <automation_factory_reset+0x5c>

	return true;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20000384 	.word	0x20000384
 8001544:	20000644 	.word	0x20000644

08001548 <automation_load_rules>:

bool automation_load_rules(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 800154e:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001550:	2300      	movs	r3, #0
 8001552:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 800155c:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001560:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001564:	2202      	movs	r2, #2
 8001566:	4618      	mov	r0, r3
 8001568:	f000 febb 	bl	80022e2 <EEPROM_LoadBlock>
 800156c:	4603      	mov	r3, r0
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <automation_load_rules+0x34>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0c5      	b.n	8001708 <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 800157c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001580:	2b20      	cmp	r3, #32
 8001582:	d901      	bls.n	8001588 <automation_load_rules+0x40>
		return false;
 8001584:	2300      	movs	r3, #0
 8001586:	e0bf      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 8001588:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800158c:	3302      	adds	r3, #2
 800158e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001592:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001596:	2b00      	cmp	r3, #0
 8001598:	d12c      	bne.n	80015f4 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 80015a0:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 80015a4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015a8:	2202      	movs	r2, #2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 fe99 	bl	80022e2 <EEPROM_LoadBlock>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <automation_load_rules+0x78>
			return false;
 80015bc:	2300      	movs	r3, #0
 80015be:	e0a3      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015c0:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015c4:	2102      	movs	r1, #2
 80015c6:	4618      	mov	r0, r3
 80015c8:	f004 fdca 	bl	8006160 <modbus_crc16>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015d2:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015d6:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015da:	429a      	cmp	r2, r3
 80015dc:	d001      	beq.n	80015e2 <automation_load_rules+0x9a>
			return false;
 80015de:	2300      	movs	r3, #0
 80015e0:	e092      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015e2:	4b4c      	ldr	r3, [pc, #304]	@ (8001714 <automation_load_rules+0x1cc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015e8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015ec:	3302      	adds	r3, #2
 80015ee:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015f2:	e07b      	b.n	80016ec <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015f4:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015f8:	461a      	mov	r2, r3
 80015fa:	0092      	lsls	r2, r2, #2
 80015fc:	441a      	add	r2, r3
 80015fe:	0052      	lsls	r2, r2, #1
 8001600:	4413      	add	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	4639      	mov	r1, r7
 8001608:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800160c:	4618      	mov	r0, r3
 800160e:	f000 fe68 	bl	80022e2 <EEPROM_LoadBlock>
 8001612:	4603      	mov	r3, r0
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <automation_load_rules+0xda>
			return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e072      	b.n	8001708 <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001622:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001626:	461a      	mov	r2, r3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	441a      	add	r2, r3
 800162c:	0052      	lsls	r2, r2, #1
 800162e:	4413      	add	r3, r2
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001638:	4413      	add	r3, r2
 800163a:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001644:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 8001648:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800164c:	2202      	movs	r2, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f000 fe47 	bl	80022e2 <EEPROM_LoadBlock>
 8001654:	4603      	mov	r3, r0
 8001656:	f083 0301 	eor.w	r3, r3, #1
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <automation_load_rules+0x11c>
			return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e051      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001664:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001668:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 800166c:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001670:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001672:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 8001676:	3302      	adds	r3, #2
 8001678:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800167c:	4611      	mov	r1, r2
 800167e:	2216      	movs	r2, #22
 8001680:	fb01 f202 	mul.w	r2, r1, r2
 8001684:	4639      	mov	r1, r7
 8001686:	4618      	mov	r0, r3
 8001688:	f017 fb85 	bl	8018d96 <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 800168c:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001690:	461a      	mov	r2, r3
 8001692:	0092      	lsls	r2, r2, #2
 8001694:	441a      	add	r2, r3
 8001696:	0052      	lsls	r2, r2, #1
 8001698:	4413      	add	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	3302      	adds	r3, #2
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fd59 	bl	8006160 <modbus_crc16>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016b4:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016b8:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016bc:	429a      	cmp	r2, r3
 80016be:	d001      	beq.n	80016c4 <automation_load_rules+0x17c>
			return false;
 80016c0:	2300      	movs	r3, #0
 80016c2:	e021      	b.n	8001708 <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016c4:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016c8:	3302      	adds	r3, #2
 80016ca:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016ce:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016d2:	461a      	mov	r2, r3
 80016d4:	2316      	movs	r3, #22
 80016d6:	fb03 f202 	mul.w	r2, r3, r2
 80016da:	463b      	mov	r3, r7
 80016dc:	4619      	mov	r1, r3
 80016de:	480e      	ldr	r0, [pc, #56]	@ (8001718 <automation_load_rules+0x1d0>)
 80016e0:	f017 fb59 	bl	8018d96 <memcpy>
		rule_count = saved_count;
 80016e4:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <automation_load_rules+0x1cc>)
 80016ea:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016ec:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016f0:	4618      	mov	r0, r3
 80016f2:	f002 fc77 	bl	8003fe4 <io_virtual_load>
 80016f6:	4603      	mov	r3, r0
 80016f8:	f083 0301 	eor.w	r3, r3, #1
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <automation_load_rules+0x1be>
		return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <automation_load_rules+0x1c0>
	}

	return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000644 	.word	0x20000644
 8001718:	20000384 	.word	0x20000384

0800171c <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 8;

void display_Setup() {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001720:	f000 ff56 	bl	80025d0 <ssd1306_Init>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <display_Boot>:

void display_Boot(void) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800172e:	2000      	movs	r0, #0
 8001730:	f000 ffb8 	bl	80026a4 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001734:	2114      	movs	r1, #20
 8001736:	200a      	movs	r0, #10
 8001738:	f001 f900 	bl	800293c <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <display_Boot+0x44>)
 800173e:	2201      	movs	r2, #1
 8001740:	9200      	str	r2, [sp, #0]
 8001742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001744:	480a      	ldr	r0, [pc, #40]	@ (8001770 <display_Boot+0x48>)
 8001746:	f001 f8d3 	bl	80028f0 <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800174a:	212d      	movs	r1, #45	@ 0x2d
 800174c:	2019      	movs	r0, #25
 800174e:	f001 f8f5 	bl	800293c <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <display_Boot+0x4c>)
 8001754:	2201      	movs	r2, #1
 8001756:	9200      	str	r2, [sp, #0]
 8001758:	cb0e      	ldmia	r3, {r1, r2, r3}
 800175a:	4807      	ldr	r0, [pc, #28]	@ (8001778 <display_Boot+0x50>)
 800175c:	f001 f8c8 	bl	80028f0 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001760:	f000 ffb8 	bl	80026d4 <ssd1306_UpdateScreen>
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	0801cd4c 	.word	0x0801cd4c
 8001770:	0801ae18 	.word	0x0801ae18
 8001774:	0801cd40 	.word	0x0801cd40
 8001778:	0801ae24 	.word	0x0801ae24

0800177c <display_StatusPage>:

void display_StatusPage(void) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b090      	sub	sp, #64	@ 0x40
 8001780:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001782:	4bc1      	ldr	r3, [pc, #772]	@ (8001a88 <display_StatusPage+0x30c>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b08      	cmp	r3, #8
 8001788:	f200 83d6 	bhi.w	8001f38 <display_StatusPage+0x7bc>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <display_StatusPage+0x18>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017b9 	.word	0x080017b9
 8001798:	0800189d 	.word	0x0800189d
 800179c:	08001993 	.word	0x08001993
 80017a0:	08001acd 	.word	0x08001acd
 80017a4:	08001b47 	.word	0x08001b47
 80017a8:	08001bdd 	.word	0x08001bdd
 80017ac:	08001cb3 	.word	0x08001cb3
 80017b0:	08001df9 	.word	0x08001df9
 80017b4:	08001eb3 	.word	0x08001eb3
		case 0:
			ssd1306_Fill(Black);
 80017b8:	2000      	movs	r0, #0
 80017ba:	f000 ff73 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017be:	2100      	movs	r1, #0
 80017c0:	2019      	movs	r0, #25
 80017c2:	f001 f8bb 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017c6:	4bb1      	ldr	r3, [pc, #708]	@ (8001a8c <display_StatusPage+0x310>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	9200      	str	r2, [sp, #0]
 80017cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ce:	48b0      	ldr	r0, [pc, #704]	@ (8001a90 <display_StatusPage+0x314>)
 80017d0:	f001 f88e 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017d4:	2119      	movs	r1, #25
 80017d6:	2002      	movs	r0, #2
 80017d8:	f001 f8b0 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017dc:	f004 fcb4 	bl	8006148 <modbusGetSlaveAddress>
 80017e0:	4603      	mov	r3, r0
 80017e2:	461a      	mov	r2, r3
 80017e4:	f107 0314 	add.w	r3, r7, #20
 80017e8:	49aa      	ldr	r1, [pc, #680]	@ (8001a94 <display_StatusPage+0x318>)
 80017ea:	4618      	mov	r0, r3
 80017ec:	f017 f9d4 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017f0:	4ba9      	ldr	r3, [pc, #676]	@ (8001a98 <display_StatusPage+0x31c>)
 80017f2:	f107 0014 	add.w	r0, r7, #20
 80017f6:	2201      	movs	r2, #1
 80017f8:	9200      	str	r2, [sp, #0]
 80017fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017fc:	f001 f878 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001800:	2128      	movs	r1, #40	@ 0x28
 8001802:	2002      	movs	r0, #2
 8001804:	f001 f89a 	bl	800293c <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8001808:	f000 fe74 	bl	80024f4 <INA226_ReadBusVoltage>
 800180c:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001810:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001814:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001818:	eef4 7ac7 	vcmpe.f32	s15, s14
 800181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001820:	dd0a      	ble.n	8001838 <display_StatusPage+0xbc>
 8001822:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001824:	f7fe feb8 	bl	8000598 <__aeabi_f2d>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	f107 0014 	add.w	r0, r7, #20
 8001830:	499a      	ldr	r1, [pc, #616]	@ (8001a9c <display_StatusPage+0x320>)
 8001832:	f017 f9b1 	bl	8018b98 <siprintf>
 8001836:	e009      	b.n	800184c <display_StatusPage+0xd0>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001838:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800183a:	f7fe fead 	bl	8000598 <__aeabi_f2d>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	f107 0014 	add.w	r0, r7, #20
 8001846:	4996      	ldr	r1, [pc, #600]	@ (8001aa0 <display_StatusPage+0x324>)
 8001848:	f017 f9a6 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800184c:	4b92      	ldr	r3, [pc, #584]	@ (8001a98 <display_StatusPage+0x31c>)
 800184e:	f107 0014 	add.w	r0, r7, #20
 8001852:	2201      	movs	r2, #1
 8001854:	9200      	str	r2, [sp, #0]
 8001856:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001858:	f001 f84a 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800185c:	2137      	movs	r1, #55	@ 0x37
 800185e:	2002      	movs	r0, #2
 8001860:	f001 f86c 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001864:	f000 fe66 	bl	8002534 <INA226_ReadCurrent>
 8001868:	eef0 7a40 	vmov.f32	s15, s0
 800186c:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001aa4 <display_StatusPage+0x328>
 8001870:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001874:	ee17 0a90 	vmov	r0, s15
 8001878:	f7fe fe8e 	bl	8000598 <__aeabi_f2d>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	f107 0014 	add.w	r0, r7, #20
 8001884:	4988      	ldr	r1, [pc, #544]	@ (8001aa8 <display_StatusPage+0x32c>)
 8001886:	f017 f987 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800188a:	4b83      	ldr	r3, [pc, #524]	@ (8001a98 <display_StatusPage+0x31c>)
 800188c:	f107 0014 	add.w	r0, r7, #20
 8001890:	2201      	movs	r2, #1
 8001892:	9200      	str	r2, [sp, #0]
 8001894:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001896:	f001 f82b 	bl	80028f0 <ssd1306_WriteString>
			break;
 800189a:	e34d      	b.n	8001f38 <display_StatusPage+0x7bc>
		case 1:
			ssd1306_Fill(Black);
 800189c:	2000      	movs	r0, #0
 800189e:	f000 ff01 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 80018a2:	2100      	movs	r1, #0
 80018a4:	201e      	movs	r0, #30
 80018a6:	f001 f849 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 80018aa:	4b78      	ldr	r3, [pc, #480]	@ (8001a8c <display_StatusPage+0x310>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	9200      	str	r2, [sp, #0]
 80018b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b2:	487e      	ldr	r0, [pc, #504]	@ (8001aac <display_StatusPage+0x330>)
 80018b4:	f001 f81c 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018b8:	2119      	movs	r1, #25
 80018ba:	2002      	movs	r0, #2
 80018bc:	f001 f83e 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018c0:	2000      	movs	r0, #0
 80018c2:	f001 f8d9 	bl	8002a78 <io_coil_read>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <display_StatusPage+0x154>
 80018cc:	4a78      	ldr	r2, [pc, #480]	@ (8001ab0 <display_StatusPage+0x334>)
 80018ce:	e000      	b.n	80018d2 <display_StatusPage+0x156>
 80018d0:	4a78      	ldr	r2, [pc, #480]	@ (8001ab4 <display_StatusPage+0x338>)
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4978      	ldr	r1, [pc, #480]	@ (8001ab8 <display_StatusPage+0x33c>)
 80018d8:	4618      	mov	r0, r3
 80018da:	f017 f95d 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018de:	4b6e      	ldr	r3, [pc, #440]	@ (8001a98 <display_StatusPage+0x31c>)
 80018e0:	f107 0014 	add.w	r0, r7, #20
 80018e4:	2201      	movs	r2, #1
 80018e6:	9200      	str	r2, [sp, #0]
 80018e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018ea:	f001 f801 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018ee:	2128      	movs	r1, #40	@ 0x28
 80018f0:	2002      	movs	r0, #2
 80018f2:	f001 f823 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018f6:	2001      	movs	r0, #1
 80018f8:	f001 f8be 	bl	8002a78 <io_coil_read>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <display_StatusPage+0x18a>
 8001902:	4a6b      	ldr	r2, [pc, #428]	@ (8001ab0 <display_StatusPage+0x334>)
 8001904:	e000      	b.n	8001908 <display_StatusPage+0x18c>
 8001906:	4a6b      	ldr	r2, [pc, #428]	@ (8001ab4 <display_StatusPage+0x338>)
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	496b      	ldr	r1, [pc, #428]	@ (8001abc <display_StatusPage+0x340>)
 800190e:	4618      	mov	r0, r3
 8001910:	f017 f942 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001914:	4b60      	ldr	r3, [pc, #384]	@ (8001a98 <display_StatusPage+0x31c>)
 8001916:	f107 0014 	add.w	r0, r7, #20
 800191a:	2201      	movs	r2, #1
 800191c:	9200      	str	r2, [sp, #0]
 800191e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001920:	f000 ffe6 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001924:	2119      	movs	r1, #25
 8001926:	203c      	movs	r0, #60	@ 0x3c
 8001928:	f001 f808 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800192c:	2002      	movs	r0, #2
 800192e:	f001 f8a3 	bl	8002a78 <io_coil_read>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <display_StatusPage+0x1c0>
 8001938:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab0 <display_StatusPage+0x334>)
 800193a:	e000      	b.n	800193e <display_StatusPage+0x1c2>
 800193c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ab4 <display_StatusPage+0x338>)
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	495f      	ldr	r1, [pc, #380]	@ (8001ac0 <display_StatusPage+0x344>)
 8001944:	4618      	mov	r0, r3
 8001946:	f017 f927 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800194a:	4b53      	ldr	r3, [pc, #332]	@ (8001a98 <display_StatusPage+0x31c>)
 800194c:	f107 0014 	add.w	r0, r7, #20
 8001950:	2201      	movs	r2, #1
 8001952:	9200      	str	r2, [sp, #0]
 8001954:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001956:	f000 ffcb 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800195a:	2128      	movs	r1, #40	@ 0x28
 800195c:	203c      	movs	r0, #60	@ 0x3c
 800195e:	f000 ffed 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001962:	2003      	movs	r0, #3
 8001964:	f001 f888 	bl	8002a78 <io_coil_read>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <display_StatusPage+0x1f6>
 800196e:	4a50      	ldr	r2, [pc, #320]	@ (8001ab0 <display_StatusPage+0x334>)
 8001970:	e000      	b.n	8001974 <display_StatusPage+0x1f8>
 8001972:	4a50      	ldr	r2, [pc, #320]	@ (8001ab4 <display_StatusPage+0x338>)
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4952      	ldr	r1, [pc, #328]	@ (8001ac4 <display_StatusPage+0x348>)
 800197a:	4618      	mov	r0, r3
 800197c:	f017 f90c 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001980:	4b45      	ldr	r3, [pc, #276]	@ (8001a98 <display_StatusPage+0x31c>)
 8001982:	f107 0014 	add.w	r0, r7, #20
 8001986:	2201      	movs	r2, #1
 8001988:	9200      	str	r2, [sp, #0]
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	f000 ffb0 	bl	80028f0 <ssd1306_WriteString>
			break;
 8001990:	e2d2      	b.n	8001f38 <display_StatusPage+0x7bc>
		case 2:
			ssd1306_Fill(Black);
 8001992:	2000      	movs	r0, #0
 8001994:	f000 fe86 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001998:	2100      	movs	r1, #0
 800199a:	2004      	movs	r0, #4
 800199c:	f000 ffce 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 80019a0:	4b3a      	ldr	r3, [pc, #232]	@ (8001a8c <display_StatusPage+0x310>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	9200      	str	r2, [sp, #0]
 80019a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019a8:	4847      	ldr	r0, [pc, #284]	@ (8001ac8 <display_StatusPage+0x34c>)
 80019aa:	f000 ffa1 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80019ae:	2119      	movs	r1, #25
 80019b0:	2002      	movs	r0, #2
 80019b2:	f000 ffc3 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019b6:	2000      	movs	r0, #0
 80019b8:	f001 f91e 	bl	8002bf8 <io_discrete_in_read>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <display_StatusPage+0x24a>
 80019c2:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab0 <display_StatusPage+0x334>)
 80019c4:	e000      	b.n	80019c8 <display_StatusPage+0x24c>
 80019c6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ab4 <display_StatusPage+0x338>)
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	493a      	ldr	r1, [pc, #232]	@ (8001ab8 <display_StatusPage+0x33c>)
 80019ce:	4618      	mov	r0, r3
 80019d0:	f017 f8e2 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019d4:	4b30      	ldr	r3, [pc, #192]	@ (8001a98 <display_StatusPage+0x31c>)
 80019d6:	f107 0014 	add.w	r0, r7, #20
 80019da:	2201      	movs	r2, #1
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019e0:	f000 ff86 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019e4:	2128      	movs	r1, #40	@ 0x28
 80019e6:	2002      	movs	r0, #2
 80019e8:	f000 ffa8 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019ec:	2001      	movs	r0, #1
 80019ee:	f001 f903 	bl	8002bf8 <io_discrete_in_read>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <display_StatusPage+0x280>
 80019f8:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab0 <display_StatusPage+0x334>)
 80019fa:	e000      	b.n	80019fe <display_StatusPage+0x282>
 80019fc:	4a2d      	ldr	r2, [pc, #180]	@ (8001ab4 <display_StatusPage+0x338>)
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	492e      	ldr	r1, [pc, #184]	@ (8001abc <display_StatusPage+0x340>)
 8001a04:	4618      	mov	r0, r3
 8001a06:	f017 f8c7 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a0a:	4b23      	ldr	r3, [pc, #140]	@ (8001a98 <display_StatusPage+0x31c>)
 8001a0c:	f107 0014 	add.w	r0, r7, #20
 8001a10:	2201      	movs	r2, #1
 8001a12:	9200      	str	r2, [sp, #0]
 8001a14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a16:	f000 ff6b 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a1a:	2119      	movs	r1, #25
 8001a1c:	203c      	movs	r0, #60	@ 0x3c
 8001a1e:	f000 ff8d 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a22:	2002      	movs	r0, #2
 8001a24:	f001 f8e8 	bl	8002bf8 <io_discrete_in_read>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <display_StatusPage+0x2b6>
 8001a2e:	4a20      	ldr	r2, [pc, #128]	@ (8001ab0 <display_StatusPage+0x334>)
 8001a30:	e000      	b.n	8001a34 <display_StatusPage+0x2b8>
 8001a32:	4a20      	ldr	r2, [pc, #128]	@ (8001ab4 <display_StatusPage+0x338>)
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	4921      	ldr	r1, [pc, #132]	@ (8001ac0 <display_StatusPage+0x344>)
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f017 f8ac 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a40:	4b15      	ldr	r3, [pc, #84]	@ (8001a98 <display_StatusPage+0x31c>)
 8001a42:	f107 0014 	add.w	r0, r7, #20
 8001a46:	2201      	movs	r2, #1
 8001a48:	9200      	str	r2, [sp, #0]
 8001a4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a4c:	f000 ff50 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a50:	2128      	movs	r1, #40	@ 0x28
 8001a52:	203c      	movs	r0, #60	@ 0x3c
 8001a54:	f000 ff72 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a58:	2003      	movs	r0, #3
 8001a5a:	f001 f8cd 	bl	8002bf8 <io_discrete_in_read>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <display_StatusPage+0x2ec>
 8001a64:	4a12      	ldr	r2, [pc, #72]	@ (8001ab0 <display_StatusPage+0x334>)
 8001a66:	e000      	b.n	8001a6a <display_StatusPage+0x2ee>
 8001a68:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <display_StatusPage+0x338>)
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	4915      	ldr	r1, [pc, #84]	@ (8001ac4 <display_StatusPage+0x348>)
 8001a70:	4618      	mov	r0, r3
 8001a72:	f017 f891 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a76:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <display_StatusPage+0x31c>)
 8001a78:	f107 0014 	add.w	r0, r7, #20
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	9200      	str	r2, [sp, #0]
 8001a80:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a82:	f000 ff35 	bl	80028f0 <ssd1306_WriteString>
			break;
 8001a86:	e257      	b.n	8001f38 <display_StatusPage+0x7bc>
 8001a88:	20000646 	.word	0x20000646
 8001a8c:	0801cd4c 	.word	0x0801cd4c
 8001a90:	0801ae30 	.word	0x0801ae30
 8001a94:	0801ae38 	.word	0x0801ae38
 8001a98:	0801cd34 	.word	0x0801cd34
 8001a9c:	0801ae4c 	.word	0x0801ae4c
 8001aa0:	0801ae5c 	.word	0x0801ae5c
 8001aa4:	447a0000 	.word	0x447a0000
 8001aa8:	0801ae6c 	.word	0x0801ae6c
 8001aac:	0801ae7c 	.word	0x0801ae7c
 8001ab0:	0801ae84 	.word	0x0801ae84
 8001ab4:	0801ae88 	.word	0x0801ae88
 8001ab8:	0801ae8c 	.word	0x0801ae8c
 8001abc:	0801ae94 	.word	0x0801ae94
 8001ac0:	0801ae9c 	.word	0x0801ae9c
 8001ac4:	0801aea4 	.word	0x0801aea4
 8001ac8:	0801aeac 	.word	0x0801aeac
		case 3:
			ssd1306_Fill(Black);
 8001acc:	2000      	movs	r0, #0
 8001ace:	f000 fde9 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	2002      	movs	r0, #2
 8001ad6:	f000 ff31 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ada:	4bb9      	ldr	r3, [pc, #740]	@ (8001dc0 <display_StatusPage+0x644>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	9200      	str	r2, [sp, #0]
 8001ae0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ae2:	48b8      	ldr	r0, [pc, #736]	@ (8001dc4 <display_StatusPage+0x648>)
 8001ae4:	f000 ff04 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001ae8:	2119      	movs	r1, #25
 8001aea:	2002      	movs	r0, #2
 8001aec:	f000 ff26 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001af0:	2000      	movs	r0, #0
 8001af2:	f001 faa5 	bl	8003040 <io_holding_reg_read>
 8001af6:	4603      	mov	r3, r0
 8001af8:	461a      	mov	r2, r3
 8001afa:	f107 0314 	add.w	r3, r7, #20
 8001afe:	49b2      	ldr	r1, [pc, #712]	@ (8001dc8 <display_StatusPage+0x64c>)
 8001b00:	4618      	mov	r0, r3
 8001b02:	f017 f849 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b06:	4bb1      	ldr	r3, [pc, #708]	@ (8001dcc <display_StatusPage+0x650>)
 8001b08:	f107 0014 	add.w	r0, r7, #20
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	9200      	str	r2, [sp, #0]
 8001b10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b12:	f000 feed 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b16:	2128      	movs	r1, #40	@ 0x28
 8001b18:	2002      	movs	r0, #2
 8001b1a:	f000 ff0f 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b1e:	2001      	movs	r0, #1
 8001b20:	f001 fa8e 	bl	8003040 <io_holding_reg_read>
 8001b24:	4603      	mov	r3, r0
 8001b26:	461a      	mov	r2, r3
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	49a8      	ldr	r1, [pc, #672]	@ (8001dd0 <display_StatusPage+0x654>)
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f017 f832 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b34:	4ba5      	ldr	r3, [pc, #660]	@ (8001dcc <display_StatusPage+0x650>)
 8001b36:	f107 0014 	add.w	r0, r7, #20
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	9200      	str	r2, [sp, #0]
 8001b3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b40:	f000 fed6 	bl	80028f0 <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b44:	e1f8      	b.n	8001f38 <display_StatusPage+0x7bc>
		case 4:
			ssd1306_Fill(Black);
 8001b46:	2000      	movs	r0, #0
 8001b48:	f000 fdac 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	2002      	movs	r0, #2
 8001b50:	f000 fef4 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001b54:	4b9a      	ldr	r3, [pc, #616]	@ (8001dc0 <display_StatusPage+0x644>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	9200      	str	r2, [sp, #0]
 8001b5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b5c:	4899      	ldr	r0, [pc, #612]	@ (8001dc4 <display_StatusPage+0x648>)
 8001b5e:	f000 fec7 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b62:	2119      	movs	r1, #25
 8001b64:	2002      	movs	r0, #2
 8001b66:	f000 fee9 	bl	800293c <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode0hr;
			io_holding_reg_get_mode(0, &mode0hr);
 8001b6a:	f107 0313 	add.w	r3, r7, #19
 8001b6e:	4619      	mov	r1, r3
 8001b70:	2000      	movs	r0, #0
 8001b72:	f001 fb47 	bl	8003204 <io_holding_reg_get_mode>
			sprintf(buf, "0: %s", mode0hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001b76:	7cfb      	ldrb	r3, [r7, #19]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <display_StatusPage+0x404>
 8001b7c:	4a95      	ldr	r2, [pc, #596]	@ (8001dd4 <display_StatusPage+0x658>)
 8001b7e:	e000      	b.n	8001b82 <display_StatusPage+0x406>
 8001b80:	4a95      	ldr	r2, [pc, #596]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4995      	ldr	r1, [pc, #596]	@ (8001ddc <display_StatusPage+0x660>)
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f017 f805 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b8e:	4b8f      	ldr	r3, [pc, #572]	@ (8001dcc <display_StatusPage+0x650>)
 8001b90:	f107 0014 	add.w	r0, r7, #20
 8001b94:	2201      	movs	r2, #1
 8001b96:	9200      	str	r2, [sp, #0]
 8001b98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b9a:	f000 fea9 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b9e:	2128      	movs	r1, #40	@ 0x28
 8001ba0:	2002      	movs	r0, #2
 8001ba2:	f000 fecb 	bl	800293c <ssd1306_SetCursor>
			IO_Holding_Reg_Mode mode1hr;
			io_holding_reg_get_mode(1, &mode1hr);
 8001ba6:	f107 0312 	add.w	r3, r7, #18
 8001baa:	4619      	mov	r1, r3
 8001bac:	2001      	movs	r0, #1
 8001bae:	f001 fb29 	bl	8003204 <io_holding_reg_get_mode>
			sprintf(buf, "1: %s", mode1hr == IO_HOLDING_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001bb2:	7cbb      	ldrb	r3, [r7, #18]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d101      	bne.n	8001bbc <display_StatusPage+0x440>
 8001bb8:	4a86      	ldr	r2, [pc, #536]	@ (8001dd4 <display_StatusPage+0x658>)
 8001bba:	e000      	b.n	8001bbe <display_StatusPage+0x442>
 8001bbc:	4a86      	ldr	r2, [pc, #536]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4987      	ldr	r1, [pc, #540]	@ (8001de0 <display_StatusPage+0x664>)
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f016 ffe7 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bca:	4b80      	ldr	r3, [pc, #512]	@ (8001dcc <display_StatusPage+0x650>)
 8001bcc:	f107 0014 	add.w	r0, r7, #20
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	9200      	str	r2, [sp, #0]
 8001bd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd6:	f000 fe8b 	bl	80028f0 <ssd1306_WriteString>

			break;
 8001bda:	e1ad      	b.n	8001f38 <display_StatusPage+0x7bc>
		case 5:
			ssd1306_Fill(Black);
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f000 fd61 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001be2:	2100      	movs	r1, #0
 8001be4:	200c      	movs	r0, #12
 8001be6:	f000 fea9 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001bea:	4b75      	ldr	r3, [pc, #468]	@ (8001dc0 <display_StatusPage+0x644>)
 8001bec:	2201      	movs	r2, #1
 8001bee:	9200      	str	r2, [sp, #0]
 8001bf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bf2:	487c      	ldr	r0, [pc, #496]	@ (8001de4 <display_StatusPage+0x668>)
 8001bf4:	f000 fe7c 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001bf8:	2119      	movs	r1, #25
 8001bfa:	2002      	movs	r0, #2
 8001bfc:	f000 fe9e 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001c00:	2000      	movs	r0, #0
 8001c02:	f001 fd2b 	bl	800365c <io_input_reg_read>
 8001c06:	4603      	mov	r3, r0
 8001c08:	461a      	mov	r2, r3
 8001c0a:	f107 0314 	add.w	r3, r7, #20
 8001c0e:	496e      	ldr	r1, [pc, #440]	@ (8001dc8 <display_StatusPage+0x64c>)
 8001c10:	4618      	mov	r0, r3
 8001c12:	f016 ffc1 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c16:	4b6d      	ldr	r3, [pc, #436]	@ (8001dcc <display_StatusPage+0x650>)
 8001c18:	f107 0014 	add.w	r0, r7, #20
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	9200      	str	r2, [sp, #0]
 8001c20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c22:	f000 fe65 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001c26:	2128      	movs	r1, #40	@ 0x28
 8001c28:	2002      	movs	r0, #2
 8001c2a:	f000 fe87 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001c2e:	2001      	movs	r0, #1
 8001c30:	f001 fd14 	bl	800365c <io_input_reg_read>
 8001c34:	4603      	mov	r3, r0
 8001c36:	461a      	mov	r2, r3
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	4964      	ldr	r1, [pc, #400]	@ (8001dd0 <display_StatusPage+0x654>)
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f016 ffaa 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c44:	4b61      	ldr	r3, [pc, #388]	@ (8001dcc <display_StatusPage+0x650>)
 8001c46:	f107 0014 	add.w	r0, r7, #20
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	9200      	str	r2, [sp, #0]
 8001c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c50:	f000 fe4e 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001c54:	2119      	movs	r1, #25
 8001c56:	203c      	movs	r0, #60	@ 0x3c
 8001c58:	f000 fe70 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001c5c:	2002      	movs	r0, #2
 8001c5e:	f001 fcfd 	bl	800365c <io_input_reg_read>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	f107 0314 	add.w	r3, r7, #20
 8001c6a:	495f      	ldr	r1, [pc, #380]	@ (8001de8 <display_StatusPage+0x66c>)
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f016 ff93 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c72:	4b56      	ldr	r3, [pc, #344]	@ (8001dcc <display_StatusPage+0x650>)
 8001c74:	f107 0014 	add.w	r0, r7, #20
 8001c78:	2201      	movs	r2, #1
 8001c7a:	9200      	str	r2, [sp, #0]
 8001c7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c7e:	f000 fe37 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001c82:	2128      	movs	r1, #40	@ 0x28
 8001c84:	203c      	movs	r0, #60	@ 0x3c
 8001c86:	f000 fe59 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001c8a:	2003      	movs	r0, #3
 8001c8c:	f001 fce6 	bl	800365c <io_input_reg_read>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461a      	mov	r2, r3
 8001c94:	f107 0314 	add.w	r3, r7, #20
 8001c98:	4954      	ldr	r1, [pc, #336]	@ (8001dec <display_StatusPage+0x670>)
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f016 ff7c 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ca0:	4b4a      	ldr	r3, [pc, #296]	@ (8001dcc <display_StatusPage+0x650>)
 8001ca2:	f107 0014 	add.w	r0, r7, #20
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	9200      	str	r2, [sp, #0]
 8001caa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cac:	f000 fe20 	bl	80028f0 <ssd1306_WriteString>
			break;
 8001cb0:	e142      	b.n	8001f38 <display_StatusPage+0x7bc>
		case 6:
			ssd1306_Fill(Black);
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f000 fcf6 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001cb8:	2100      	movs	r1, #0
 8001cba:	200c      	movs	r0, #12
 8001cbc:	f000 fe3e 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001cc0:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc0 <display_StatusPage+0x644>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	9200      	str	r2, [sp, #0]
 8001cc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cc8:	4846      	ldr	r0, [pc, #280]	@ (8001de4 <display_StatusPage+0x668>)
 8001cca:	f000 fe11 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001cce:	2119      	movs	r1, #25
 8001cd0:	2002      	movs	r0, #2
 8001cd2:	f000 fe33 	bl	800293c <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode0ir;
			io_input_reg_get_mode(0, &mode0ir);
 8001cd6:	f107 0311 	add.w	r3, r7, #17
 8001cda:	4619      	mov	r1, r3
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f001 fd89 	bl	80037f4 <io_input_reg_get_mode>
			sprintf(buf, "0: %s", mode0ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001ce2:	7c7b      	ldrb	r3, [r7, #17]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d101      	bne.n	8001cec <display_StatusPage+0x570>
 8001ce8:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd4 <display_StatusPage+0x658>)
 8001cea:	e000      	b.n	8001cee <display_StatusPage+0x572>
 8001cec:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001cee:	f107 0314 	add.w	r3, r7, #20
 8001cf2:	493a      	ldr	r1, [pc, #232]	@ (8001ddc <display_StatusPage+0x660>)
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f016 ff4f 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cfa:	4b34      	ldr	r3, [pc, #208]	@ (8001dcc <display_StatusPage+0x650>)
 8001cfc:	f107 0014 	add.w	r0, r7, #20
 8001d00:	2201      	movs	r2, #1
 8001d02:	9200      	str	r2, [sp, #0]
 8001d04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d06:	f000 fdf3 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d0a:	2128      	movs	r1, #40	@ 0x28
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f000 fe15 	bl	800293c <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode1ir;
			io_input_reg_get_mode(1, &mode1ir);
 8001d12:	f107 0310 	add.w	r3, r7, #16
 8001d16:	4619      	mov	r1, r3
 8001d18:	2001      	movs	r0, #1
 8001d1a:	f001 fd6b 	bl	80037f4 <io_input_reg_get_mode>
			sprintf(buf, "1: %s", mode1ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d1e:	7c3b      	ldrb	r3, [r7, #16]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <display_StatusPage+0x5ac>
 8001d24:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd4 <display_StatusPage+0x658>)
 8001d26:	e000      	b.n	8001d2a <display_StatusPage+0x5ae>
 8001d28:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	492c      	ldr	r1, [pc, #176]	@ (8001de0 <display_StatusPage+0x664>)
 8001d30:	4618      	mov	r0, r3
 8001d32:	f016 ff31 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d36:	4b25      	ldr	r3, [pc, #148]	@ (8001dcc <display_StatusPage+0x650>)
 8001d38:	f107 0014 	add.w	r0, r7, #20
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	9200      	str	r2, [sp, #0]
 8001d40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d42:	f000 fdd5 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001d46:	2119      	movs	r1, #25
 8001d48:	203c      	movs	r0, #60	@ 0x3c
 8001d4a:	f000 fdf7 	bl	800293c <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode2ir;
			io_input_reg_get_mode(2, &mode2ir);
 8001d4e:	f107 030f 	add.w	r3, r7, #15
 8001d52:	4619      	mov	r1, r3
 8001d54:	2002      	movs	r0, #2
 8001d56:	f001 fd4d 	bl	80037f4 <io_input_reg_get_mode>
			sprintf(buf, "2: %s", mode2ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <display_StatusPage+0x5e8>
 8001d60:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd4 <display_StatusPage+0x658>)
 8001d62:	e000      	b.n	8001d66 <display_StatusPage+0x5ea>
 8001d64:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4921      	ldr	r1, [pc, #132]	@ (8001df0 <display_StatusPage+0x674>)
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f016 ff13 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d72:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <display_StatusPage+0x650>)
 8001d74:	f107 0014 	add.w	r0, r7, #20
 8001d78:	2201      	movs	r2, #1
 8001d7a:	9200      	str	r2, [sp, #0]
 8001d7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d7e:	f000 fdb7 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001d82:	2128      	movs	r1, #40	@ 0x28
 8001d84:	203c      	movs	r0, #60	@ 0x3c
 8001d86:	f000 fdd9 	bl	800293c <ssd1306_SetCursor>
			IO_Input_Reg_Mode mode3ir;
			io_input_reg_get_mode(3, &mode3ir);
 8001d8a:	f107 030e 	add.w	r3, r7, #14
 8001d8e:	4619      	mov	r1, r3
 8001d90:	2003      	movs	r0, #3
 8001d92:	f001 fd2f 	bl	80037f4 <io_input_reg_get_mode>
			sprintf(buf, "3: %s", mode3ir == IO_INPUT_REG_VOLTAGE ? "0-5V" : "4-20mA");
 8001d96:	7bbb      	ldrb	r3, [r7, #14]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <display_StatusPage+0x624>
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <display_StatusPage+0x658>)
 8001d9e:	e000      	b.n	8001da2 <display_StatusPage+0x626>
 8001da0:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <display_StatusPage+0x65c>)
 8001da2:	f107 0314 	add.w	r3, r7, #20
 8001da6:	4913      	ldr	r1, [pc, #76]	@ (8001df4 <display_StatusPage+0x678>)
 8001da8:	4618      	mov	r0, r3
 8001daa:	f016 fef5 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001dae:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <display_StatusPage+0x650>)
 8001db0:	f107 0014 	add.w	r0, r7, #20
 8001db4:	2201      	movs	r2, #1
 8001db6:	9200      	str	r2, [sp, #0]
 8001db8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dba:	f000 fd99 	bl	80028f0 <ssd1306_WriteString>

			break;
 8001dbe:	e0bb      	b.n	8001f38 <display_StatusPage+0x7bc>
 8001dc0:	0801cd4c 	.word	0x0801cd4c
 8001dc4:	0801aeb8 	.word	0x0801aeb8
 8001dc8:	0801aec4 	.word	0x0801aec4
 8001dcc:	0801cd34 	.word	0x0801cd34
 8001dd0:	0801aecc 	.word	0x0801aecc
 8001dd4:	0801aed4 	.word	0x0801aed4
 8001dd8:	0801aedc 	.word	0x0801aedc
 8001ddc:	0801ae8c 	.word	0x0801ae8c
 8001de0:	0801ae94 	.word	0x0801ae94
 8001de4:	0801aee4 	.word	0x0801aee4
 8001de8:	0801aef0 	.word	0x0801aef0
 8001dec:	0801aef8 	.word	0x0801aef8
 8001df0:	0801ae9c 	.word	0x0801ae9c
 8001df4:	0801aea4 	.word	0x0801aea4
		case 7:
			ssd1306_Fill(Black);
 8001df8:	2000      	movs	r0, #0
 8001dfa:	f000 fc53 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001dfe:	2100      	movs	r1, #0
 8001e00:	2007      	movs	r0, #7
 8001e02:	f000 fd9b 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001e06:	4b5a      	ldr	r3, [pc, #360]	@ (8001f70 <display_StatusPage+0x7f4>)
 8001e08:	2201      	movs	r2, #1
 8001e0a:	9200      	str	r2, [sp, #0]
 8001e0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e0e:	4859      	ldr	r0, [pc, #356]	@ (8001f74 <display_StatusPage+0x7f8>)
 8001e10:	f000 fd6e 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001e14:	2119      	movs	r1, #25
 8001e16:	2002      	movs	r0, #2
 8001e18:	f000 fd90 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001e1c:	f7ff fa36 	bl	800128c <automation_get_rule_count>
 8001e20:	4603      	mov	r3, r0
 8001e22:	461a      	mov	r2, r3
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4953      	ldr	r1, [pc, #332]	@ (8001f78 <display_StatusPage+0x7fc>)
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f016 feb4 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e30:	4b52      	ldr	r3, [pc, #328]	@ (8001f7c <display_StatusPage+0x800>)
 8001e32:	f107 0014 	add.w	r0, r7, #20
 8001e36:	2201      	movs	r2, #1
 8001e38:	9200      	str	r2, [sp, #0]
 8001e3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e3c:	f000 fd58 	bl	80028f0 <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	81bb      	strh	r3, [r7, #12]
			uint16_t virtHolding = 0;
 8001e44:	2300      	movs	r3, #0
 8001e46:	817b      	strh	r3, [r7, #10]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001e48:	f107 030c 	add.w	r3, r7, #12
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	2000      	movs	r0, #0
 8001e50:	f001 ff6e 	bl	8003d30 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001e54:	f107 030a 	add.w	r3, r7, #10
 8001e58:	4619      	mov	r1, r3
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	f001 ff68 	bl	8003d30 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001e60:	2128      	movs	r1, #40	@ 0x28
 8001e62:	2002      	movs	r0, #2
 8001e64:	f000 fd6a 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001e68:	89bb      	ldrh	r3, [r7, #12]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	4943      	ldr	r1, [pc, #268]	@ (8001f80 <display_StatusPage+0x804>)
 8001e72:	4618      	mov	r0, r3
 8001e74:	f016 fe90 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001e78:	4b40      	ldr	r3, [pc, #256]	@ (8001f7c <display_StatusPage+0x800>)
 8001e7a:	f107 0014 	add.w	r0, r7, #20
 8001e7e:	2201      	movs	r2, #1
 8001e80:	9200      	str	r2, [sp, #0]
 8001e82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e84:	f000 fd34 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001e88:	2137      	movs	r1, #55	@ 0x37
 8001e8a:	2002      	movs	r0, #2
 8001e8c:	f000 fd56 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001e90:	897b      	ldrh	r3, [r7, #10]
 8001e92:	461a      	mov	r2, r3
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	493a      	ldr	r1, [pc, #232]	@ (8001f84 <display_StatusPage+0x808>)
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f016 fe7c 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ea0:	4b36      	ldr	r3, [pc, #216]	@ (8001f7c <display_StatusPage+0x800>)
 8001ea2:	f107 0014 	add.w	r0, r7, #20
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	9200      	str	r2, [sp, #0]
 8001eaa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eac:	f000 fd20 	bl	80028f0 <ssd1306_WriteString>
			break;
 8001eb0:	e042      	b.n	8001f38 <display_StatusPage+0x7bc>
		case 8:
			ssd1306_Fill(Black);
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f000 fbf6 	bl	80026a4 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001eb8:	2100      	movs	r1, #0
 8001eba:	2032      	movs	r0, #50	@ 0x32
 8001ebc:	f000 fd3e 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f70 <display_StatusPage+0x7f4>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	9200      	str	r2, [sp, #0]
 8001ec6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ec8:	482f      	ldr	r0, [pc, #188]	@ (8001f88 <display_StatusPage+0x80c>)
 8001eca:	f000 fd11 	bl	80028f0 <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f005 fdad 	bl	8007a30 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ed6:	2119      	movs	r1, #25
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f000 fd2f 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001ede:	78bb      	ldrb	r3, [r7, #2]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	787b      	ldrb	r3, [r7, #1]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	783b      	ldrb	r3, [r7, #0]
 8001ee8:	f107 0014 	add.w	r0, r7, #20
 8001eec:	9300      	str	r3, [sp, #0]
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4926      	ldr	r1, [pc, #152]	@ (8001f8c <display_StatusPage+0x810>)
 8001ef2:	f016 fe51 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001ef6:	4b21      	ldr	r3, [pc, #132]	@ (8001f7c <display_StatusPage+0x800>)
 8001ef8:	f107 0014 	add.w	r0, r7, #20
 8001efc:	2201      	movs	r2, #1
 8001efe:	9200      	str	r2, [sp, #0]
 8001f00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f02:	f000 fcf5 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001f06:	2128      	movs	r1, #40	@ 0x28
 8001f08:	2002      	movs	r0, #2
 8001f0a:	f000 fd17 	bl	800293c <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001f0e:	793b      	ldrb	r3, [r7, #4]
 8001f10:	461a      	mov	r2, r3
 8001f12:	797b      	ldrb	r3, [r7, #5]
 8001f14:	4619      	mov	r1, r3
 8001f16:	79bb      	ldrb	r3, [r7, #6]
 8001f18:	f107 0014 	add.w	r0, r7, #20
 8001f1c:	9300      	str	r3, [sp, #0]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	491b      	ldr	r1, [pc, #108]	@ (8001f90 <display_StatusPage+0x814>)
 8001f22:	f016 fe39 	bl	8018b98 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001f26:	4b15      	ldr	r3, [pc, #84]	@ (8001f7c <display_StatusPage+0x800>)
 8001f28:	f107 0014 	add.w	r0, r7, #20
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	9200      	str	r2, [sp, #0]
 8001f30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f32:	f000 fcdd 	bl	80028f0 <ssd1306_WriteString>
			break;
 8001f36:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001f38:	2138      	movs	r1, #56	@ 0x38
 8001f3a:	206e      	movs	r0, #110	@ 0x6e
 8001f3c:	f000 fcfe 	bl	800293c <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001f40:	4b14      	ldr	r3, [pc, #80]	@ (8001f94 <display_StatusPage+0x818>)
 8001f42:	881b      	ldrh	r3, [r3, #0]
 8001f44:	461a      	mov	r2, r3
 8001f46:	4b14      	ldr	r3, [pc, #80]	@ (8001f98 <display_StatusPage+0x81c>)
 8001f48:	881b      	ldrh	r3, [r3, #0]
 8001f4a:	f107 0014 	add.w	r0, r7, #20
 8001f4e:	4913      	ldr	r1, [pc, #76]	@ (8001f9c <display_StatusPage+0x820>)
 8001f50:	f016 fe22 	bl	8018b98 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001f54:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <display_StatusPage+0x800>)
 8001f56:	f107 0014 	add.w	r0, r7, #20
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	9200      	str	r2, [sp, #0]
 8001f5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f60:	f000 fcc6 	bl	80028f0 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001f64:	f000 fbb6 	bl	80026d4 <ssd1306_UpdateScreen>
}
 8001f68:	bf00      	nop
 8001f6a:	3738      	adds	r7, #56	@ 0x38
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	0801cd4c 	.word	0x0801cd4c
 8001f74:	0801af00 	.word	0x0801af00
 8001f78:	0801af0c 	.word	0x0801af0c
 8001f7c:	0801cd34 	.word	0x0801cd34
 8001f80:	0801af18 	.word	0x0801af18
 8001f84:	0801af28 	.word	0x0801af28
 8001f88:	0801af3c 	.word	0x0801af3c
 8001f8c:	0801af40 	.word	0x0801af40
 8001f90:	0801af50 	.word	0x0801af50
 8001f94:	20000646 	.word	0x20000646
 8001f98:	20000000 	.word	0x20000000
 8001f9c:	0801af64 	.word	0x0801af64

08001fa0 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af02      	add	r7, sp, #8
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001faa:	2000      	movs	r0, #0
 8001fac:	f000 fb7a 	bl	80026a4 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	2019      	movs	r0, #25
 8001fb4:	f000 fcc2 	bl	800293c <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001fb8:	4b3b      	ldr	r3, [pc, #236]	@ (80020a8 <display_FactoryResetPage+0x108>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	9200      	str	r2, [sp, #0]
 8001fbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fc0:	483a      	ldr	r0, [pc, #232]	@ (80020ac <display_FactoryResetPage+0x10c>)
 8001fc2:	f000 fc95 	bl	80028f0 <ssd1306_WriteString>

	switch (page) {
 8001fc6:	79fb      	ldrb	r3, [r7, #7]
 8001fc8:	2b03      	cmp	r3, #3
 8001fca:	d867      	bhi.n	800209c <display_FactoryResetPage+0xfc>
 8001fcc:	a201      	add	r2, pc, #4	@ (adr r2, 8001fd4 <display_FactoryResetPage+0x34>)
 8001fce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd2:	bf00      	nop
 8001fd4:	08001fe5 	.word	0x08001fe5
 8001fd8:	08002013 	.word	0x08002013
 8001fdc:	08002041 	.word	0x08002041
 8001fe0:	0800206f 	.word	0x0800206f
		case 0:
			ssd1306_SetCursor(2, 25);
 8001fe4:	2119      	movs	r1, #25
 8001fe6:	2002      	movs	r0, #2
 8001fe8:	f000 fca8 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001fec:	4b30      	ldr	r3, [pc, #192]	@ (80020b0 <display_FactoryResetPage+0x110>)
 8001fee:	2201      	movs	r2, #1
 8001ff0:	9200      	str	r2, [sp, #0]
 8001ff2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ff4:	482f      	ldr	r0, [pc, #188]	@ (80020b4 <display_FactoryResetPage+0x114>)
 8001ff6:	f000 fc7b 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001ffa:	2128      	movs	r1, #40	@ 0x28
 8001ffc:	2002      	movs	r0, #2
 8001ffe:	f000 fc9d 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8002002:	4b2b      	ldr	r3, [pc, #172]	@ (80020b0 <display_FactoryResetPage+0x110>)
 8002004:	2201      	movs	r2, #1
 8002006:	9200      	str	r2, [sp, #0]
 8002008:	cb0e      	ldmia	r3, {r1, r2, r3}
 800200a:	482b      	ldr	r0, [pc, #172]	@ (80020b8 <display_FactoryResetPage+0x118>)
 800200c:	f000 fc70 	bl	80028f0 <ssd1306_WriteString>
			break;
 8002010:	e044      	b.n	800209c <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8002012:	2119      	movs	r1, #25
 8002014:	2002      	movs	r0, #2
 8002016:	f000 fc91 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 800201a:	4b25      	ldr	r3, [pc, #148]	@ (80020b0 <display_FactoryResetPage+0x110>)
 800201c:	2201      	movs	r2, #1
 800201e:	9200      	str	r2, [sp, #0]
 8002020:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002022:	4826      	ldr	r0, [pc, #152]	@ (80020bc <display_FactoryResetPage+0x11c>)
 8002024:	f000 fc64 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002028:	2128      	movs	r1, #40	@ 0x28
 800202a:	2002      	movs	r0, #2
 800202c:	f000 fc86 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8002030:	4b1f      	ldr	r3, [pc, #124]	@ (80020b0 <display_FactoryResetPage+0x110>)
 8002032:	2201      	movs	r2, #1
 8002034:	9200      	str	r2, [sp, #0]
 8002036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002038:	4821      	ldr	r0, [pc, #132]	@ (80020c0 <display_FactoryResetPage+0x120>)
 800203a:	f000 fc59 	bl	80028f0 <ssd1306_WriteString>
			break;
 800203e:	e02d      	b.n	800209c <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8002040:	2119      	movs	r1, #25
 8002042:	2002      	movs	r0, #2
 8002044:	f000 fc7a 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8002048:	4b19      	ldr	r3, [pc, #100]	@ (80020b0 <display_FactoryResetPage+0x110>)
 800204a:	2201      	movs	r2, #1
 800204c:	9200      	str	r2, [sp, #0]
 800204e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002050:	481c      	ldr	r0, [pc, #112]	@ (80020c4 <display_FactoryResetPage+0x124>)
 8002052:	f000 fc4d 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002056:	2128      	movs	r1, #40	@ 0x28
 8002058:	2002      	movs	r0, #2
 800205a:	f000 fc6f 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 800205e:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <display_FactoryResetPage+0x110>)
 8002060:	2201      	movs	r2, #1
 8002062:	9200      	str	r2, [sp, #0]
 8002064:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002066:	4816      	ldr	r0, [pc, #88]	@ (80020c0 <display_FactoryResetPage+0x120>)
 8002068:	f000 fc42 	bl	80028f0 <ssd1306_WriteString>
			break;
 800206c:	e016      	b.n	800209c <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 800206e:	2119      	movs	r1, #25
 8002070:	2002      	movs	r0, #2
 8002072:	f000 fc63 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8002076:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <display_FactoryResetPage+0x110>)
 8002078:	2201      	movs	r2, #1
 800207a:	9200      	str	r2, [sp, #0]
 800207c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800207e:	4812      	ldr	r0, [pc, #72]	@ (80020c8 <display_FactoryResetPage+0x128>)
 8002080:	f000 fc36 	bl	80028f0 <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8002084:	2128      	movs	r1, #40	@ 0x28
 8002086:	2002      	movs	r0, #2
 8002088:	f000 fc58 	bl	800293c <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 800208c:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <display_FactoryResetPage+0x110>)
 800208e:	2201      	movs	r2, #1
 8002090:	9200      	str	r2, [sp, #0]
 8002092:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002094:	480a      	ldr	r0, [pc, #40]	@ (80020c0 <display_FactoryResetPage+0x120>)
 8002096:	f000 fc2b 	bl	80028f0 <ssd1306_WriteString>
			break;
 800209a:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 800209c:	f000 fb1a 	bl	80026d4 <ssd1306_UpdateScreen>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	0801cd4c 	.word	0x0801cd4c
 80020ac:	0801af6c 	.word	0x0801af6c
 80020b0:	0801cd34 	.word	0x0801cd34
 80020b4:	0801af74 	.word	0x0801af74
 80020b8:	0801af88 	.word	0x0801af88
 80020bc:	0801af98 	.word	0x0801af98
 80020c0:	0801ae24 	.word	0x0801ae24
 80020c4:	0801afac 	.word	0x0801afac
 80020c8:	0801afc0 	.word	0x0801afc0

080020cc <display_EmergencyStop>:

void display_EmergencyStop(void) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80020d2:	2000      	movs	r0, #0
 80020d4:	f000 fae6 	bl	80026a4 <ssd1306_Fill>
	ssd1306_SetCursor(5, 0);
 80020d8:	2100      	movs	r1, #0
 80020da:	2005      	movs	r0, #5
 80020dc:	f000 fc2e 	bl	800293c <ssd1306_SetCursor>
	ssd1306_WriteString("EMERGENCY", Font_11x18, White);
 80020e0:	4b10      	ldr	r3, [pc, #64]	@ (8002124 <display_EmergencyStop+0x58>)
 80020e2:	2201      	movs	r2, #1
 80020e4:	9200      	str	r2, [sp, #0]
 80020e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020e8:	480f      	ldr	r0, [pc, #60]	@ (8002128 <display_EmergencyStop+0x5c>)
 80020ea:	f000 fc01 	bl	80028f0 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 25);
 80020ee:	2119      	movs	r1, #25
 80020f0:	2002      	movs	r0, #2
 80020f2:	f000 fc23 	bl	800293c <ssd1306_SetCursor>
	ssd1306_WriteString("All outputs set OFF.", Font_6x8, White);
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <display_EmergencyStop+0x60>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	9200      	str	r2, [sp, #0]
 80020fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020fe:	480c      	ldr	r0, [pc, #48]	@ (8002130 <display_EmergencyStop+0x64>)
 8002100:	f000 fbf6 	bl	80028f0 <ssd1306_WriteString>

	ssd1306_SetCursor(2, 40);
 8002104:	2128      	movs	r1, #40	@ 0x28
 8002106:	2002      	movs	r0, #2
 8002108:	f000 fc18 	bl	800293c <ssd1306_SetCursor>
	ssd1306_WriteString("Reboot to reset.", Font_6x8, White);
 800210c:	4b07      	ldr	r3, [pc, #28]	@ (800212c <display_EmergencyStop+0x60>)
 800210e:	2201      	movs	r2, #1
 8002110:	9200      	str	r2, [sp, #0]
 8002112:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002114:	4807      	ldr	r0, [pc, #28]	@ (8002134 <display_EmergencyStop+0x68>)
 8002116:	f000 fbeb 	bl	80028f0 <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 800211a:	f000 fadb 	bl	80026d4 <ssd1306_UpdateScreen>
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	0801cd4c 	.word	0x0801cd4c
 8002128:	0801afd4 	.word	0x0801afd4
 800212c:	0801cd34 	.word	0x0801cd34
 8002130:	0801afe0 	.word	0x0801afe0
 8002134:	0801aff8 	.word	0x0801aff8

08002138 <display_BtnPress>:

void display_BtnPress() {
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 800213c:	4b09      	ldr	r3, [pc, #36]	@ (8002164 <display_BtnPress+0x2c>)
 800213e:	881a      	ldrh	r2, [r3, #0]
 8002140:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <display_BtnPress+0x30>)
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d103      	bne.n	8002150 <display_BtnPress+0x18>
		currentPage = 0;
 8002148:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <display_BtnPress+0x2c>)
 800214a:	2200      	movs	r2, #0
 800214c:	801a      	strh	r2, [r3, #0]
 800214e:	e005      	b.n	800215c <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8002150:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <display_BtnPress+0x2c>)
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	3301      	adds	r3, #1
 8002156:	b29a      	uxth	r2, r3
 8002158:	4b02      	ldr	r3, [pc, #8]	@ (8002164 <display_BtnPress+0x2c>)
 800215a:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 800215c:	f7ff fb0e 	bl	800177c <display_StatusPage>
}
 8002160:	bf00      	nop
 8002162:	bd80      	pop	{r7, pc}
 8002164:	20000646 	.word	0x20000646
 8002168:	20000000 	.word	0x20000000

0800216c <display_setPage>:

void display_setPage(uint16_t page) {
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8002176:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <display_setPage+0x28>)
 8002178:	881b      	ldrh	r3, [r3, #0]
 800217a:	88fa      	ldrh	r2, [r7, #6]
 800217c:	429a      	cmp	r2, r3
 800217e:	d803      	bhi.n	8002188 <display_setPage+0x1c>
	currentPage = page;
 8002180:	4a05      	ldr	r2, [pc, #20]	@ (8002198 <display_setPage+0x2c>)
 8002182:	88fb      	ldrh	r3, [r7, #6]
 8002184:	8013      	strh	r3, [r2, #0]
 8002186:	e000      	b.n	800218a <display_setPage+0x1e>
	if (page > endPage) return;
 8002188:	bf00      	nop
}
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	20000000 	.word	0x20000000
 8002198:	20000646 	.word	0x20000646

0800219c <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b08c      	sub	sp, #48	@ 0x30
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	6039      	str	r1, [r7, #0]
 80021a6:	80fb      	strh	r3, [r7, #6]
 80021a8:	4613      	mov	r3, r2
 80021aa:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 80021ac:	e04d      	b.n	800224a <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 80021ae:	88fb      	ldrh	r3, [r7, #6]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f003 031f 	and.w	r3, r3, #31
 80021b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 80021ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021be:	f1c3 0320 	rsb	r3, r3, #32
 80021c2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 80021c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	88ba      	ldrh	r2, [r7, #4]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d202      	bcs.n	80021d8 <EEPROM_Write+0x3c>
 80021d2:	88bb      	ldrh	r3, [r7, #4]
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	e001      	b.n	80021dc <EEPROM_Write+0x40>
 80021d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80021dc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 80021ea:	88fb      	ldrh	r3, [r7, #6]
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 80021f0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80021f4:	f107 0308 	add.w	r3, r7, #8
 80021f8:	3302      	adds	r3, #2
 80021fa:	6839      	ldr	r1, [r7, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f016 fdca 	bl	8018d96 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8002202:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002206:	b29b      	uxth	r3, r3
 8002208:	3302      	adds	r3, #2
 800220a:	b29a      	uxth	r2, r3
 800220c:	f107 0308 	add.w	r3, r7, #8
 8002210:	4619      	mov	r1, r3
 8002212:	20ae      	movs	r0, #174	@ 0xae
 8002214:	f000 f888 	bl	8002328 <I2C_Transmit>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <EEPROM_Write+0x86>
			return false;
 800221e:	2300      	movs	r3, #0
 8002220:	e017      	b.n	8002252 <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8002222:	2005      	movs	r0, #5
 8002224:	f006 fb16 	bl	8008854 <HAL_Delay>

		memAddr += writeLen;
 8002228:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800222c:	b29a      	uxth	r2, r3
 800222e:	88fb      	ldrh	r3, [r7, #6]
 8002230:	4413      	add	r3, r2
 8002232:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8002234:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	4413      	add	r3, r2
 800223c:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 800223e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002242:	b29b      	uxth	r3, r3
 8002244:	88ba      	ldrh	r2, [r7, #4]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 800224a:	88bb      	ldrh	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1ae      	bne.n	80021ae <EEPROM_Write+0x12>
	}

	return true;
 8002250:	2301      	movs	r3, #1
}
 8002252:	4618      	mov	r0, r3
 8002254:	3730      	adds	r7, #48	@ 0x30
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 800225a:	b580      	push	{r7, lr}
 800225c:	b084      	sub	sp, #16
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	6039      	str	r1, [r7, #0]
 8002264:	80fb      	strh	r3, [r7, #6]
 8002266:	4613      	mov	r3, r2
 8002268:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	b29b      	uxth	r3, r3
 8002270:	b2db      	uxtb	r3, r3
 8002272:	733b      	strb	r3, [r7, #12]
 8002274:	88fb      	ldrh	r3, [r7, #6]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 800227a:	f107 030c 	add.w	r3, r7, #12
 800227e:	2202      	movs	r2, #2
 8002280:	4619      	mov	r1, r3
 8002282:	20ae      	movs	r0, #174	@ 0xae
 8002284:	f000 f850 	bl	8002328 <I2C_Transmit>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <EEPROM_Read+0x38>
		return false;
 800228e:	2300      	movs	r3, #0
 8002290:	e00b      	b.n	80022aa <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 8002292:	88bb      	ldrh	r3, [r7, #4]
 8002294:	461a      	mov	r2, r3
 8002296:	6839      	ldr	r1, [r7, #0]
 8002298:	20af      	movs	r0, #175	@ 0xaf
 800229a:	f000 f85f 	bl	800235c <I2C_Receive>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <EEPROM_Read+0x4e>
		return false;
 80022a4:	2300      	movs	r3, #0
 80022a6:	e000      	b.n	80022aa <EEPROM_Read+0x50>
	}

	return true;
 80022a8:	2301      	movs	r3, #1
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	4603      	mov	r3, r0
 80022ba:	6039      	str	r1, [r7, #0]
 80022bc:	80fb      	strh	r3, [r7, #6]
 80022be:	4613      	mov	r3, r2
 80022c0:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 80022c2:	88bb      	ldrh	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <EEPROM_WriteBlock+0x1a>
 80022c8:	2301      	movs	r3, #1
 80022ca:	e006      	b.n	80022da <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 80022cc:	88ba      	ldrh	r2, [r7, #4]
 80022ce:	88fb      	ldrh	r3, [r7, #6]
 80022d0:	6839      	ldr	r1, [r7, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff ff62 	bl	800219c <EEPROM_Write>
 80022d8:	4603      	mov	r3, r0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	4603      	mov	r3, r0
 80022ea:	6039      	str	r1, [r7, #0]
 80022ec:	80fb      	strh	r3, [r7, #6]
 80022ee:	4613      	mov	r3, r2
 80022f0:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80022f2:	88ba      	ldrh	r2, [r7, #4]
 80022f4:	88fb      	ldrh	r3, [r7, #6]
 80022f6:	6839      	ldr	r1, [r7, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff ffae 	bl	800225a <EEPROM_Read>
 80022fe:	4603      	mov	r3, r0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3708      	adds	r7, #8
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 8002310:	4a04      	ldr	r2, [pc, #16]	@ (8002324 <I2C_Setup+0x1c>)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6013      	str	r3, [r2, #0]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	20000648 	.word	0x20000648

08002328 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af02      	add	r7, sp, #8
 800232e:	4603      	mov	r3, r0
 8002330:	6039      	str	r1, [r7, #0]
 8002332:	80fb      	strh	r3, [r7, #6]
 8002334:	4613      	mov	r3, r2
 8002336:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8002338:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <I2C_Transmit+0x30>)
 800233a:	6818      	ldr	r0, [r3, #0]
 800233c:	88bb      	ldrh	r3, [r7, #4]
 800233e:	88f9      	ldrh	r1, [r7, #6]
 8002340:	f04f 32ff 	mov.w	r2, #4294967295
 8002344:	9200      	str	r2, [sp, #0]
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	f008 ffdc 	bl	800b304 <HAL_I2C_Master_Transmit>
 800234c:	4603      	mov	r3, r0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000648 	.word	0x20000648

0800235c <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af02      	add	r7, sp, #8
 8002362:	4603      	mov	r3, r0
 8002364:	6039      	str	r1, [r7, #0]
 8002366:	80fb      	strh	r3, [r7, #6]
 8002368:	4613      	mov	r3, r2
 800236a:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 800236c:	4b07      	ldr	r3, [pc, #28]	@ (800238c <I2C_Receive+0x30>)
 800236e:	6818      	ldr	r0, [r3, #0]
 8002370:	88bb      	ldrh	r3, [r7, #4]
 8002372:	88f9      	ldrh	r1, [r7, #6]
 8002374:	f04f 32ff 	mov.w	r2, #4294967295
 8002378:	9200      	str	r2, [sp, #0]
 800237a:	683a      	ldr	r2, [r7, #0]
 800237c:	f009 f8da 	bl	800b534 <HAL_I2C_Master_Receive>
 8002380:	4603      	mov	r3, r0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000648 	.word	0x20000648

08002390 <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b08e      	sub	sp, #56	@ 0x38
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	4608      	mov	r0, r1
 800239a:	4611      	mov	r1, r2
 800239c:	461a      	mov	r2, r3
 800239e:	4603      	mov	r3, r0
 80023a0:	817b      	strh	r3, [r7, #10]
 80023a2:	460b      	mov	r3, r1
 80023a4:	727b      	strb	r3, [r7, #9]
 80023a6:	4613      	mov	r3, r2
 80023a8:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 80023aa:	897b      	ldrh	r3, [r7, #10]
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	f107 0109 	add.w	r1, r7, #9
 80023b4:	2201      	movs	r2, #1
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ffb6 	bl	8002328 <I2C_Transmit>
 80023bc:	4603      	mov	r3, r0
 80023be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80023c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00d      	beq.n	80023e6 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 80023ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023ce:	f107 0014 	add.w	r0, r7, #20
 80023d2:	4a17      	ldr	r2, [pc, #92]	@ (8002430 <I2C_Read+0xa0>)
 80023d4:	2120      	movs	r1, #32
 80023d6:	f016 fba9 	bl	8018b2c <sniprintf>
		usb_serial_println(msg);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4618      	mov	r0, r3
 80023e0:	f002 ffbe 	bl	8005360 <usb_serial_println>
 80023e4:	e020      	b.n	8002428 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80023e6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	b21b      	sxth	r3, r3
 80023ee:	f043 0301 	orr.w	r3, r3, #1
 80023f2:	b21b      	sxth	r3, r3
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	88fa      	ldrh	r2, [r7, #6]
 80023f8:	68f9      	ldr	r1, [r7, #12]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff ffae 	bl	800235c <I2C_Receive>
 8002400:	4603      	mov	r3, r0
 8002402:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 8002406:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00c      	beq.n	8002428 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 800240e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002412:	f107 0014 	add.w	r0, r7, #20
 8002416:	4a07      	ldr	r2, [pc, #28]	@ (8002434 <I2C_Read+0xa4>)
 8002418:	2120      	movs	r1, #32
 800241a:	f016 fb87 	bl	8018b2c <sniprintf>
		usb_serial_println(msg);
 800241e:	f107 0314 	add.w	r3, r7, #20
 8002422:	4618      	mov	r0, r3
 8002424:	f002 ff9c 	bl	8005360 <usb_serial_println>
		return;
	}
#endif
}
 8002428:	3738      	adds	r7, #56	@ 0x38
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	0801b00c 	.word	0x0801b00c
 8002434:	0801b024 	.word	0x0801b024

08002438 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	4603      	mov	r3, r0
 8002440:	460a      	mov	r2, r1
 8002442:	71fb      	strb	r3, [r7, #7]
 8002444:	4613      	mov	r3, r2
 8002446:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 800244c:	88bb      	ldrh	r3, [r7, #4]
 800244e:	0a1b      	lsrs	r3, r3, #8
 8002450:	b29b      	uxth	r3, r3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8002456:	88bb      	ldrh	r3, [r7, #4]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 800245c:	f107 030c 	add.w	r3, r7, #12
 8002460:	2203      	movs	r2, #3
 8002462:	4619      	mov	r1, r3
 8002464:	2080      	movs	r0, #128	@ 0x80
 8002466:	f7ff ff5f 	bl	8002328 <I2C_Transmit>
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b084      	sub	sp, #16
 8002476:	af00      	add	r7, sp, #0
 8002478:	4603      	mov	r3, r0
 800247a:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 800247c:	79fa      	ldrb	r2, [r7, #7]
 800247e:	f107 000c 	add.w	r0, r7, #12
 8002482:	2302      	movs	r3, #2
 8002484:	2140      	movs	r1, #64	@ 0x40
 8002486:	f7ff ff83 	bl	8002390 <I2C_Read>
    return (data[0] << 8) | data[1];
 800248a:	7b3b      	ldrb	r3, [r7, #12]
 800248c:	b21b      	sxth	r3, r3
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	b21a      	sxth	r2, r3
 8002492:	7b7b      	ldrb	r3, [r7, #13]
 8002494:	b21b      	sxth	r3, r3
 8002496:	4313      	orrs	r3, r2
 8002498:	b21b      	sxth	r3, r3
 800249a:	b29b      	uxth	r3, r3
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80024ac:	4a0a      	ldr	r2, [pc, #40]	@ (80024d8 <INA226_Init+0x34>)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4610      	mov	r0, r2
 80024b2:	4619      	mov	r1, r3
 80024b4:	2354      	movs	r3, #84	@ 0x54
 80024b6:	461a      	mov	r2, r3
 80024b8:	f016 fc6d 	bl	8018d96 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80024bc:	f244 1127 	movw	r1, #16679	@ 0x4127
 80024c0:	2000      	movs	r0, #0
 80024c2:	f7ff ffb9 	bl	8002438 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80024c6:	f240 1155 	movw	r1, #341	@ 0x155
 80024ca:	2005      	movs	r0, #5
 80024cc:	f7ff ffb4 	bl	8002438 <INA226_WriteRegister>
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	2000064c 	.word	0x2000064c

080024dc <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80024e4:	2002      	movs	r0, #2
 80024e6:	f7ff ffc4 	bl	8002472 <INA226_ReadRegister>
 80024ea:	4603      	mov	r3, r0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80024f8:	2000      	movs	r0, #0
 80024fa:	f7ff ffef 	bl	80024dc <INA226_ReadBusVoltageRaw>
 80024fe:	4603      	mov	r3, r0
 8002500:	ee07 3a90 	vmov	s15, r3
 8002504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002508:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002518 <INA226_ReadBusVoltage+0x24>
 800250c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002510:	eeb0 0a67 	vmov.f32	s0, s15
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	3aa3d70a 	.word	0x3aa3d70a

0800251c <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8002524:	2004      	movs	r0, #4
 8002526:	f7ff ffa4 	bl	8002472 <INA226_ReadRegister>
 800252a:	4603      	mov	r3, r0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8002538:	2000      	movs	r0, #0
 800253a:	f7ff ffef 	bl	800251c <INA226_ReadCurrentRaw>
 800253e:	4603      	mov	r3, r0
 8002540:	ee07 3a90 	vmov	s15, r3
 8002544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002548:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002558 <INA226_ReadCurrent+0x24>
 800254c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002550:	eeb0 0a67 	vmov.f32	s0, s15
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	391d4952 	.word	0x391d4952

0800255c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002560:	bf00      	nop
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af04      	add	r7, sp, #16
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	9302      	str	r3, [sp, #8]
 800257c:	2301      	movs	r3, #1
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	1dfb      	adds	r3, r7, #7
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2301      	movs	r3, #1
 8002586:	2200      	movs	r2, #0
 8002588:	2178      	movs	r1, #120	@ 0x78
 800258a:	4803      	ldr	r0, [pc, #12]	@ (8002598 <ssd1306_WriteCommand+0x2c>)
 800258c:	f009 f8c8 	bl	800b720 <HAL_I2C_Mem_Write>
}
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	2000119c 	.word	0x2000119c

0800259c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af04      	add	r7, sp, #16
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	f04f 32ff 	mov.w	r2, #4294967295
 80025ae:	9202      	str	r2, [sp, #8]
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	2301      	movs	r3, #1
 80025b8:	2240      	movs	r2, #64	@ 0x40
 80025ba:	2178      	movs	r1, #120	@ 0x78
 80025bc:	4803      	ldr	r0, [pc, #12]	@ (80025cc <ssd1306_WriteData+0x30>)
 80025be:	f009 f8af 	bl	800b720 <HAL_I2C_Mem_Write>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	2000119c 	.word	0x2000119c

080025d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80025d4:	f7ff ffc2 	bl	800255c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80025d8:	2064      	movs	r0, #100	@ 0x64
 80025da:	f006 f93b 	bl	8008854 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80025de:	2000      	movs	r0, #0
 80025e0:	f000 f9d8 	bl	8002994 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80025e4:	2020      	movs	r0, #32
 80025e6:	f7ff ffc1 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80025ea:	2000      	movs	r0, #0
 80025ec:	f7ff ffbe 	bl	800256c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80025f0:	20b0      	movs	r0, #176	@ 0xb0
 80025f2:	f7ff ffbb 	bl	800256c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80025f6:	20c8      	movs	r0, #200	@ 0xc8
 80025f8:	f7ff ffb8 	bl	800256c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80025fc:	2000      	movs	r0, #0
 80025fe:	f7ff ffb5 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002602:	2010      	movs	r0, #16
 8002604:	f7ff ffb2 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002608:	2040      	movs	r0, #64	@ 0x40
 800260a:	f7ff ffaf 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800260e:	20ff      	movs	r0, #255	@ 0xff
 8002610:	f000 f9ac 	bl	800296c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002614:	20a1      	movs	r0, #161	@ 0xa1
 8002616:	f7ff ffa9 	bl	800256c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800261a:	20a6      	movs	r0, #166	@ 0xa6
 800261c:	f7ff ffa6 	bl	800256c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002620:	20a8      	movs	r0, #168	@ 0xa8
 8002622:	f7ff ffa3 	bl	800256c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002626:	203f      	movs	r0, #63	@ 0x3f
 8002628:	f7ff ffa0 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800262c:	20a4      	movs	r0, #164	@ 0xa4
 800262e:	f7ff ff9d 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002632:	20d3      	movs	r0, #211	@ 0xd3
 8002634:	f7ff ff9a 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002638:	2000      	movs	r0, #0
 800263a:	f7ff ff97 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800263e:	20d5      	movs	r0, #213	@ 0xd5
 8002640:	f7ff ff94 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002644:	20f0      	movs	r0, #240	@ 0xf0
 8002646:	f7ff ff91 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800264a:	20d9      	movs	r0, #217	@ 0xd9
 800264c:	f7ff ff8e 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002650:	2022      	movs	r0, #34	@ 0x22
 8002652:	f7ff ff8b 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002656:	20da      	movs	r0, #218	@ 0xda
 8002658:	f7ff ff88 	bl	800256c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800265c:	2012      	movs	r0, #18
 800265e:	f7ff ff85 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002662:	20db      	movs	r0, #219	@ 0xdb
 8002664:	f7ff ff82 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002668:	2020      	movs	r0, #32
 800266a:	f7ff ff7f 	bl	800256c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800266e:	208d      	movs	r0, #141	@ 0x8d
 8002670:	f7ff ff7c 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002674:	2014      	movs	r0, #20
 8002676:	f7ff ff79 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800267a:	2001      	movs	r0, #1
 800267c:	f000 f98a 	bl	8002994 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002680:	2000      	movs	r0, #0
 8002682:	f000 f80f 	bl	80026a4 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002686:	f000 f825 	bl	80026d4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800268a:	4b05      	ldr	r3, [pc, #20]	@ (80026a0 <ssd1306_Init+0xd0>)
 800268c:	2200      	movs	r2, #0
 800268e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002690:	4b03      	ldr	r3, [pc, #12]	@ (80026a0 <ssd1306_Init+0xd0>)
 8002692:	2200      	movs	r2, #0
 8002694:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002696:	4b02      	ldr	r3, [pc, #8]	@ (80026a0 <ssd1306_Init+0xd0>)
 8002698:	2201      	movs	r2, #1
 800269a:	711a      	strb	r2, [r3, #4]
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000aa0 	.word	0x20000aa0

080026a4 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <ssd1306_Fill+0x14>
 80026b4:	2300      	movs	r3, #0
 80026b6:	e000      	b.n	80026ba <ssd1306_Fill+0x16>
 80026b8:	23ff      	movs	r3, #255	@ 0xff
 80026ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026be:	4619      	mov	r1, r3
 80026c0:	4803      	ldr	r0, [pc, #12]	@ (80026d0 <ssd1306_Fill+0x2c>)
 80026c2:	f016 fae8 	bl	8018c96 <memset>
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200006a0 	.word	0x200006a0

080026d4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80026da:	2300      	movs	r3, #0
 80026dc:	71fb      	strb	r3, [r7, #7]
 80026de:	e016      	b.n	800270e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	3b50      	subs	r3, #80	@ 0x50
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff ff40 	bl	800256c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80026ec:	2000      	movs	r0, #0
 80026ee:	f7ff ff3d 	bl	800256c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80026f2:	2010      	movs	r0, #16
 80026f4:	f7ff ff3a 	bl	800256c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80026f8:	79fb      	ldrb	r3, [r7, #7]
 80026fa:	01db      	lsls	r3, r3, #7
 80026fc:	4a08      	ldr	r2, [pc, #32]	@ (8002720 <ssd1306_UpdateScreen+0x4c>)
 80026fe:	4413      	add	r3, r2
 8002700:	2180      	movs	r1, #128	@ 0x80
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff ff4a 	bl	800259c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	3301      	adds	r3, #1
 800270c:	71fb      	strb	r3, [r7, #7]
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	2b07      	cmp	r3, #7
 8002712:	d9e5      	bls.n	80026e0 <ssd1306_UpdateScreen+0xc>
    }
}
 8002714:	bf00      	nop
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	200006a0 	.word	0x200006a0

08002724 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
 800272e:	460b      	mov	r3, r1
 8002730:	71bb      	strb	r3, [r7, #6]
 8002732:	4613      	mov	r3, r2
 8002734:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	2b00      	cmp	r3, #0
 800273c:	db3d      	blt.n	80027ba <ssd1306_DrawPixel+0x96>
 800273e:	79bb      	ldrb	r3, [r7, #6]
 8002740:	2b3f      	cmp	r3, #63	@ 0x3f
 8002742:	d83a      	bhi.n	80027ba <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002744:	797b      	ldrb	r3, [r7, #5]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d11a      	bne.n	8002780 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800274a:	79fa      	ldrb	r2, [r7, #7]
 800274c:	79bb      	ldrb	r3, [r7, #6]
 800274e:	08db      	lsrs	r3, r3, #3
 8002750:	b2d8      	uxtb	r0, r3
 8002752:	4603      	mov	r3, r0
 8002754:	01db      	lsls	r3, r3, #7
 8002756:	4413      	add	r3, r2
 8002758:	4a1b      	ldr	r2, [pc, #108]	@ (80027c8 <ssd1306_DrawPixel+0xa4>)
 800275a:	5cd3      	ldrb	r3, [r2, r3]
 800275c:	b25a      	sxtb	r2, r3
 800275e:	79bb      	ldrb	r3, [r7, #6]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	2101      	movs	r1, #1
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	b25b      	sxtb	r3, r3
 800276c:	4313      	orrs	r3, r2
 800276e:	b259      	sxtb	r1, r3
 8002770:	79fa      	ldrb	r2, [r7, #7]
 8002772:	4603      	mov	r3, r0
 8002774:	01db      	lsls	r3, r3, #7
 8002776:	4413      	add	r3, r2
 8002778:	b2c9      	uxtb	r1, r1
 800277a:	4a13      	ldr	r2, [pc, #76]	@ (80027c8 <ssd1306_DrawPixel+0xa4>)
 800277c:	54d1      	strb	r1, [r2, r3]
 800277e:	e01d      	b.n	80027bc <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002780:	79fa      	ldrb	r2, [r7, #7]
 8002782:	79bb      	ldrb	r3, [r7, #6]
 8002784:	08db      	lsrs	r3, r3, #3
 8002786:	b2d8      	uxtb	r0, r3
 8002788:	4603      	mov	r3, r0
 800278a:	01db      	lsls	r3, r3, #7
 800278c:	4413      	add	r3, r2
 800278e:	4a0e      	ldr	r2, [pc, #56]	@ (80027c8 <ssd1306_DrawPixel+0xa4>)
 8002790:	5cd3      	ldrb	r3, [r2, r3]
 8002792:	b25a      	sxtb	r2, r3
 8002794:	79bb      	ldrb	r3, [r7, #6]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	2101      	movs	r1, #1
 800279c:	fa01 f303 	lsl.w	r3, r1, r3
 80027a0:	b25b      	sxtb	r3, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	b25b      	sxtb	r3, r3
 80027a6:	4013      	ands	r3, r2
 80027a8:	b259      	sxtb	r1, r3
 80027aa:	79fa      	ldrb	r2, [r7, #7]
 80027ac:	4603      	mov	r3, r0
 80027ae:	01db      	lsls	r3, r3, #7
 80027b0:	4413      	add	r3, r2
 80027b2:	b2c9      	uxtb	r1, r1
 80027b4:	4a04      	ldr	r2, [pc, #16]	@ (80027c8 <ssd1306_DrawPixel+0xa4>)
 80027b6:	54d1      	strb	r1, [r2, r3]
 80027b8:	e000      	b.n	80027bc <ssd1306_DrawPixel+0x98>
        return;
 80027ba:	bf00      	nop
    }
}
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	200006a0 	.word	0x200006a0

080027cc <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80027cc:	b590      	push	{r4, r7, lr}
 80027ce:	b089      	sub	sp, #36	@ 0x24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4604      	mov	r4, r0
 80027d4:	4638      	mov	r0, r7
 80027d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80027da:	4623      	mov	r3, r4
 80027dc:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80027de:	7bfb      	ldrb	r3, [r7, #15]
 80027e0:	2b1f      	cmp	r3, #31
 80027e2:	d902      	bls.n	80027ea <ssd1306_WriteChar+0x1e>
 80027e4:	7bfb      	ldrb	r3, [r7, #15]
 80027e6:	2b7e      	cmp	r3, #126	@ 0x7e
 80027e8:	d901      	bls.n	80027ee <ssd1306_WriteChar+0x22>
        return 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	e079      	b.n	80028e2 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d005      	beq.n	8002800 <ssd1306_WriteChar+0x34>
 80027f4:	68ba      	ldr	r2, [r7, #8]
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	3b20      	subs	r3, #32
 80027fa:	4413      	add	r3, r2
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	e000      	b.n	8002802 <ssd1306_WriteChar+0x36>
 8002800:	783b      	ldrb	r3, [r7, #0]
 8002802:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8002804:	4b39      	ldr	r3, [pc, #228]	@ (80028ec <ssd1306_WriteChar+0x120>)
 8002806:	881b      	ldrh	r3, [r3, #0]
 8002808:	461a      	mov	r2, r3
 800280a:	7dfb      	ldrb	r3, [r7, #23]
 800280c:	4413      	add	r3, r2
 800280e:	2b80      	cmp	r3, #128	@ 0x80
 8002810:	dc06      	bgt.n	8002820 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002812:	4b36      	ldr	r3, [pc, #216]	@ (80028ec <ssd1306_WriteChar+0x120>)
 8002814:	885b      	ldrh	r3, [r3, #2]
 8002816:	461a      	mov	r2, r3
 8002818:	787b      	ldrb	r3, [r7, #1]
 800281a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800281c:	2b40      	cmp	r3, #64	@ 0x40
 800281e:	dd01      	ble.n	8002824 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8002820:	2300      	movs	r3, #0
 8002822:	e05e      	b.n	80028e2 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002824:	2300      	movs	r3, #0
 8002826:	61fb      	str	r3, [r7, #28]
 8002828:	e04d      	b.n	80028c6 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	3b20      	subs	r3, #32
 8002830:	7879      	ldrb	r1, [r7, #1]
 8002832:	fb01 f303 	mul.w	r3, r1, r3
 8002836:	4619      	mov	r1, r3
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	440b      	add	r3, r1
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4413      	add	r3, r2
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002844:	2300      	movs	r3, #0
 8002846:	61bb      	str	r3, [r7, #24]
 8002848:	e036      	b.n	80028b8 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d013      	beq.n	8002882 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800285a:	4b24      	ldr	r3, [pc, #144]	@ (80028ec <ssd1306_WriteChar+0x120>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	b2da      	uxtb	r2, r3
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	b2db      	uxtb	r3, r3
 8002864:	4413      	add	r3, r2
 8002866:	b2d8      	uxtb	r0, r3
 8002868:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <ssd1306_WriteChar+0x120>)
 800286a:	885b      	ldrh	r3, [r3, #2]
 800286c:	b2da      	uxtb	r2, r3
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	b2db      	uxtb	r3, r3
 8002872:	4413      	add	r3, r2
 8002874:	b2db      	uxtb	r3, r3
 8002876:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800287a:	4619      	mov	r1, r3
 800287c:	f7ff ff52 	bl	8002724 <ssd1306_DrawPixel>
 8002880:	e017      	b.n	80028b2 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002882:	4b1a      	ldr	r3, [pc, #104]	@ (80028ec <ssd1306_WriteChar+0x120>)
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	b2da      	uxtb	r2, r3
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	b2db      	uxtb	r3, r3
 800288c:	4413      	add	r3, r2
 800288e:	b2d8      	uxtb	r0, r3
 8002890:	4b16      	ldr	r3, [pc, #88]	@ (80028ec <ssd1306_WriteChar+0x120>)
 8002892:	885b      	ldrh	r3, [r3, #2]
 8002894:	b2da      	uxtb	r2, r3
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	4413      	add	r3, r2
 800289c:	b2d9      	uxtb	r1, r3
 800289e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	bf0c      	ite	eq
 80028a6:	2301      	moveq	r3, #1
 80028a8:	2300      	movne	r3, #0
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	461a      	mov	r2, r3
 80028ae:	f7ff ff39 	bl	8002724 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	3301      	adds	r3, #1
 80028b6:	61bb      	str	r3, [r7, #24]
 80028b8:	7dfb      	ldrb	r3, [r7, #23]
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d3c4      	bcc.n	800284a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	3301      	adds	r3, #1
 80028c4:	61fb      	str	r3, [r7, #28]
 80028c6:	787b      	ldrb	r3, [r7, #1]
 80028c8:	461a      	mov	r2, r3
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d3ac      	bcc.n	800282a <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80028d0:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <ssd1306_WriteChar+0x120>)
 80028d2:	881a      	ldrh	r2, [r3, #0]
 80028d4:	7dfb      	ldrb	r3, [r7, #23]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	4413      	add	r3, r2
 80028da:	b29a      	uxth	r2, r3
 80028dc:	4b03      	ldr	r3, [pc, #12]	@ (80028ec <ssd1306_WriteChar+0x120>)
 80028de:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3724      	adds	r7, #36	@ 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd90      	pop	{r4, r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000aa0 	.word	0x20000aa0

080028f0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af02      	add	r7, sp, #8
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	4638      	mov	r0, r7
 80028fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80028fe:	e013      	b.n	8002928 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	7818      	ldrb	r0, [r3, #0]
 8002904:	7e3b      	ldrb	r3, [r7, #24]
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	463b      	mov	r3, r7
 800290a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800290c:	f7ff ff5e 	bl	80027cc <ssd1306_WriteChar>
 8002910:	4603      	mov	r3, r0
 8002912:	461a      	mov	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	429a      	cmp	r2, r3
 800291a:	d002      	beq.n	8002922 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	e008      	b.n	8002934 <ssd1306_WriteString+0x44>
        }
        str++;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	3301      	adds	r3, #1
 8002926:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1e7      	bne.n	8002900 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	781b      	ldrb	r3, [r3, #0]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	460a      	mov	r2, r1
 8002946:	71fb      	strb	r3, [r7, #7]
 8002948:	4613      	mov	r3, r2
 800294a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	b29a      	uxth	r2, r3
 8002950:	4b05      	ldr	r3, [pc, #20]	@ (8002968 <ssd1306_SetCursor+0x2c>)
 8002952:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002954:	79bb      	ldrb	r3, [r7, #6]
 8002956:	b29a      	uxth	r2, r3
 8002958:	4b03      	ldr	r3, [pc, #12]	@ (8002968 <ssd1306_SetCursor+0x2c>)
 800295a:	805a      	strh	r2, [r3, #2]
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	20000aa0 	.word	0x20000aa0

0800296c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002976:	2381      	movs	r3, #129	@ 0x81
 8002978:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800297a:	7bfb      	ldrb	r3, [r7, #15]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff fdf5 	bl	800256c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff fdf1 	bl	800256c <ssd1306_WriteCommand>
}
 800298a:	bf00      	nop
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d005      	beq.n	80029b0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80029a4:	23af      	movs	r3, #175	@ 0xaf
 80029a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80029a8:	4b08      	ldr	r3, [pc, #32]	@ (80029cc <ssd1306_SetDisplayOn+0x38>)
 80029aa:	2201      	movs	r2, #1
 80029ac:	715a      	strb	r2, [r3, #5]
 80029ae:	e004      	b.n	80029ba <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80029b0:	23ae      	movs	r3, #174	@ 0xae
 80029b2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80029b4:	4b05      	ldr	r3, [pc, #20]	@ (80029cc <ssd1306_SetDisplayOn+0x38>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7ff fdd5 	bl	800256c <ssd1306_WriteCommand>
}
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000aa0 	.word	0x20000aa0

080029d0 <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 80029da:	4b23      	ldr	r3, [pc, #140]	@ (8002a68 <io_coil_add_channel+0x98>)
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	2b20      	cmp	r3, #32
 80029e0:	d101      	bne.n	80029e6 <io_coil_add_channel+0x16>
		return false;
 80029e2:	2300      	movs	r3, #0
 80029e4:	e039      	b.n	8002a5a <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a20      	ldr	r2, [pc, #128]	@ (8002a6c <io_coil_add_channel+0x9c>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d10b      	bne.n	8002a06 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80029ee:	4b20      	ldr	r3, [pc, #128]	@ (8002a70 <io_coil_add_channel+0xa0>)
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	2b03      	cmp	r3, #3
 80029f4:	d901      	bls.n	80029fa <io_coil_add_channel+0x2a>
			return false;
 80029f6:	2300      	movs	r3, #0
 80029f8:	e02f      	b.n	8002a5a <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80029fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002a70 <io_coil_add_channel+0xa0>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	3301      	adds	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	4b1b      	ldr	r3, [pc, #108]	@ (8002a70 <io_coil_add_channel+0xa0>)
 8002a04:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 8002a06:	4b18      	ldr	r3, [pc, #96]	@ (8002a68 <io_coil_add_channel+0x98>)
 8002a08:	881b      	ldrh	r3, [r3, #0]
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4a19      	ldr	r2, [pc, #100]	@ (8002a74 <io_coil_add_channel+0xa4>)
 8002a0e:	460b      	mov	r3, r1
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	440b      	add	r3, r1
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	4413      	add	r3, r2
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 8002a1c:	4b12      	ldr	r3, [pc, #72]	@ (8002a68 <io_coil_add_channel+0x98>)
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	4619      	mov	r1, r3
 8002a22:	4a14      	ldr	r2, [pc, #80]	@ (8002a74 <io_coil_add_channel+0xa4>)
 8002a24:	460b      	mov	r3, r1
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	440b      	add	r3, r1
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3304      	adds	r3, #4
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 8002a34:	4b0c      	ldr	r3, [pc, #48]	@ (8002a68 <io_coil_add_channel+0x98>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4a0e      	ldr	r2, [pc, #56]	@ (8002a74 <io_coil_add_channel+0xa4>)
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	440b      	add	r3, r1
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4413      	add	r3, r2
 8002a46:	3308      	adds	r3, #8
 8002a48:	2200      	movs	r2, #0
 8002a4a:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002a4c:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <io_coil_add_channel+0x98>)
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	3301      	adds	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	4b04      	ldr	r3, [pc, #16]	@ (8002a68 <io_coil_add_channel+0x98>)
 8002a56:	801a      	strh	r2, [r3, #0]
	return true;
 8002a58:	2301      	movs	r3, #1
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	20000c28 	.word	0x20000c28
 8002a6c:	08002b65 	.word	0x08002b65
 8002a70:	20000c2a 	.word	0x20000c2a
 8002a74:	20000aa8 	.word	0x20000aa8

08002a78 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	4603      	mov	r3, r0
 8002a80:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8002a82:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <io_coil_read+0x38>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	88fa      	ldrh	r2, [r7, #6]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d209      	bcs.n	8002aa0 <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002a8c:	88fa      	ldrh	r2, [r7, #6]
 8002a8e:	4909      	ldr	r1, [pc, #36]	@ (8002ab4 <io_coil_read+0x3c>)
 8002a90:	4613      	mov	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	4413      	add	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	440b      	add	r3, r1
 8002a9a:	3308      	adds	r3, #8
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	e000      	b.n	8002aa2 <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	20000c28 	.word	0x20000c28
 8002ab4:	20000aa8 	.word	0x20000aa8

08002ab8 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002ab8:	b590      	push	{r4, r7, lr}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	460a      	mov	r2, r1
 8002ac2:	80fb      	strh	r3, [r7, #6]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002ac8:	4b19      	ldr	r3, [pc, #100]	@ (8002b30 <io_coil_write+0x78>)
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	88fa      	ldrh	r2, [r7, #6]
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d229      	bcs.n	8002b26 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 8002ad2:	88fa      	ldrh	r2, [r7, #6]
 8002ad4:	4917      	ldr	r1, [pc, #92]	@ (8002b34 <io_coil_write+0x7c>)
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d015      	beq.n	8002b12 <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 8002ae6:	88fa      	ldrh	r2, [r7, #6]
 8002ae8:	4912      	ldr	r1, [pc, #72]	@ (8002b34 <io_coil_write+0x7c>)
 8002aea:	4613      	mov	r3, r2
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	4413      	add	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	681c      	ldr	r4, [r3, #0]
 8002af6:	88fa      	ldrh	r2, [r7, #6]
 8002af8:	490e      	ldr	r1, [pc, #56]	@ (8002b34 <io_coil_write+0x7c>)
 8002afa:	4613      	mov	r3, r2
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	4413      	add	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	440b      	add	r3, r1
 8002b04:	3304      	adds	r3, #4
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	797a      	ldrb	r2, [r7, #5]
 8002b0a:	b292      	uxth	r2, r2
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 8002b12:	88fa      	ldrh	r2, [r7, #6]
 8002b14:	4907      	ldr	r1, [pc, #28]	@ (8002b34 <io_coil_write+0x7c>)
 8002b16:	4613      	mov	r3, r2
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4413      	add	r3, r2
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	440b      	add	r3, r1
 8002b20:	3308      	adds	r3, #8
 8002b22:	797a      	ldrb	r2, [r7, #5]
 8002b24:	701a      	strb	r2, [r3, #0]
	}
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd90      	pop	{r4, r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000c28 	.word	0x20000c28
 8002b34:	20000aa8 	.word	0x20000aa8

08002b38 <io_coils_emergencystop>:

void io_coils_emergencystop(void) {
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002b3e:	2300      	movs	r3, #0
 8002b40:	80fb      	strh	r3, [r7, #6]
 8002b42:	e007      	b.n	8002b54 <io_coils_emergencystop+0x1c>
		io_coil_write(i, GPIO_PIN_RESET); // low
 8002b44:	88fb      	ldrh	r3, [r7, #6]
 8002b46:	2100      	movs	r1, #0
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff ffb5 	bl	8002ab8 <io_coil_write>
	for (uint16_t i = 0; i < MAX_IO_COILS; i++) {
 8002b4e:	88fb      	ldrh	r3, [r7, #6]
 8002b50:	3301      	adds	r3, #1
 8002b52:	80fb      	strh	r3, [r7, #6]
 8002b54:	88fb      	ldrh	r3, [r7, #6]
 8002b56:	2b1f      	cmp	r3, #31
 8002b58:	d9f4      	bls.n	8002b44 <io_coils_emergencystop+0xc>
	}
}
 8002b5a:	bf00      	nop
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6818      	ldr	r0, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	889b      	ldrh	r3, [r3, #4]
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	4619      	mov	r1, r3
 8002b80:	f008 fb0c 	bl	800b19c <HAL_GPIO_WritePin>
}
 8002b84:	bf00      	nop
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a13      	ldr	r2, [pc, #76]	@ (8002be8 <io_discrete_in_add_channel+0x5c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d109      	bne.n	8002bb2 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8002b9e:	4b13      	ldr	r3, [pc, #76]	@ (8002bec <io_discrete_in_add_channel+0x60>)
 8002ba0:	881b      	ldrh	r3, [r3, #0]
 8002ba2:	2b03      	cmp	r3, #3
 8002ba4:	d81a      	bhi.n	8002bdc <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002ba6:	4b11      	ldr	r3, [pc, #68]	@ (8002bec <io_discrete_in_add_channel+0x60>)
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	3301      	adds	r3, #1
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	4b0f      	ldr	r3, [pc, #60]	@ (8002bec <io_discrete_in_add_channel+0x60>)
 8002bb0:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf0 <io_discrete_in_add_channel+0x64>)
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8002bf4 <io_discrete_in_add_channel+0x68>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <io_discrete_in_add_channel+0x64>)
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8002bf4 <io_discrete_in_add_channel+0x68>)
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	4413      	add	r3, r2
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8002bce:	4b08      	ldr	r3, [pc, #32]	@ (8002bf0 <io_discrete_in_add_channel+0x64>)
 8002bd0:	881b      	ldrh	r3, [r3, #0]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	b29a      	uxth	r2, r3
 8002bd6:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <io_discrete_in_add_channel+0x64>)
 8002bd8:	801a      	strh	r2, [r3, #0]
 8002bda:	e000      	b.n	8002bde <io_discrete_in_add_channel+0x52>
			return;
 8002bdc:	bf00      	nop
}
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr
 8002be8:	08002c39 	.word	0x08002c39
 8002bec:	20000c4e 	.word	0x20000c4e
 8002bf0:	20000c4c 	.word	0x20000c4c
 8002bf4:	20000c2c 	.word	0x20000c2c

08002bf8 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	4603      	mov	r3, r0
 8002c00:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002c02:	4b0b      	ldr	r3, [pc, #44]	@ (8002c30 <io_discrete_in_read+0x38>)
 8002c04:	881b      	ldrh	r3, [r3, #0]
 8002c06:	88fa      	ldrh	r2, [r7, #6]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d20c      	bcs.n	8002c26 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8002c0c:	88fb      	ldrh	r3, [r7, #6]
 8002c0e:	4a09      	ldr	r2, [pc, #36]	@ (8002c34 <io_discrete_in_read+0x3c>)
 8002c10:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002c14:	88fb      	ldrh	r3, [r7, #6]
 8002c16:	4907      	ldr	r1, [pc, #28]	@ (8002c34 <io_discrete_in_read+0x3c>)
 8002c18:	00db      	lsls	r3, r3, #3
 8002c1a:	440b      	add	r3, r1
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	4790      	blx	r2
 8002c22:	4603      	mov	r3, r0
 8002c24:	e000      	b.n	8002c28 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000c4c 	.word	0x20000c4c
 8002c34:	20000c2c 	.word	0x20000c2c

08002c38 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	889b      	ldrh	r3, [r3, #4]
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4610      	mov	r0, r2
 8002c50:	f008 fa8c 	bl	800b16c <HAL_GPIO_ReadPin>
 8002c54:	4603      	mov	r3, r0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
	...

08002c60 <io_discrete_in_check_channel>:


// Used by io_emergency
bool io_discrete_in_check_channel(uint16_t index) {
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002c6a:	4b07      	ldr	r3, [pc, #28]	@ (8002c88 <io_discrete_in_check_channel+0x28>)
 8002c6c:	881b      	ldrh	r3, [r3, #0]
 8002c6e:	88fa      	ldrh	r2, [r7, #6]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d201      	bcs.n	8002c78 <io_discrete_in_check_channel+0x18>
		return true;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e000      	b.n	8002c7a <io_discrete_in_check_channel+0x1a>
	}
	return false;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	20000c4c 	.word	0x20000c4c

08002c8c <emergencyStop_setInput>:
static bool defined = false;
static uint16_t channel;
static bool latched = false;
static Emergency_Stop_Input_Mode inputMode;

bool emergencyStop_setInput(uint16_t index, Emergency_Stop_Input_Mode mode) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	460a      	mov	r2, r1
 8002c96:	80fb      	strh	r3, [r7, #6]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	717b      	strb	r3, [r7, #5]
	if (!io_discrete_in_check_channel(index)) return false;
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff ffde 	bl	8002c60 <io_discrete_in_check_channel>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f083 0301 	eor.w	r3, r3, #1
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <emergencyStop_setInput+0x28>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e00b      	b.n	8002ccc <emergencyStop_setInput+0x40>

	// TODO: ADD MODE FOR NC OR NO

	channel = index;
 8002cb4:	4a07      	ldr	r2, [pc, #28]	@ (8002cd4 <emergencyStop_setInput+0x48>)
 8002cb6:	88fb      	ldrh	r3, [r7, #6]
 8002cb8:	8013      	strh	r3, [r2, #0]
	inputMode = mode;
 8002cba:	4a07      	ldr	r2, [pc, #28]	@ (8002cd8 <emergencyStop_setInput+0x4c>)
 8002cbc:	797b      	ldrb	r3, [r7, #5]
 8002cbe:	7013      	strb	r3, [r2, #0]
	defined = true;
 8002cc0:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <emergencyStop_setInput+0x50>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	701a      	strb	r2, [r3, #0]

	// Save to EEPROM
	automation_save_rules();
 8002cc6:	f7fe fb6d 	bl	80013a4 <automation_save_rules>

	return true;
 8002cca:	2301      	movs	r3, #1
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3708      	adds	r7, #8
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20000c52 	.word	0x20000c52
 8002cd8:	20000c55 	.word	0x20000c55
 8002cdc:	20000c50 	.word	0x20000c50

08002ce0 <emergencyStop_check>:

bool emergencyStop_check(void) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
	if (!defined) return false;
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <emergencyStop_check+0x70>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	f083 0301 	eor.w	r3, r3, #1
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <emergencyStop_check+0x16>
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e029      	b.n	8002d4a <emergencyStop_check+0x6a>
	if (latched) return true;
 8002cf6:	4b17      	ldr	r3, [pc, #92]	@ (8002d54 <emergencyStop_check+0x74>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <emergencyStop_check+0x22>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e023      	b.n	8002d4a <emergencyStop_check+0x6a>

	if ((io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NO) || (!io_discrete_in_read(channel) && inputMode == EMERGENCY_STOP_NC)) {
 8002d02:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <emergencyStop_check+0x78>)
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff76 	bl	8002bf8 <io_discrete_in_read>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <emergencyStop_check+0x3a>
 8002d12:	4b12      	ldr	r3, [pc, #72]	@ (8002d5c <emergencyStop_check+0x7c>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d00b      	beq.n	8002d32 <emergencyStop_check+0x52>
 8002d1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d58 <emergencyStop_check+0x78>)
 8002d1c:	881b      	ldrh	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff ff6a 	bl	8002bf8 <io_discrete_in_read>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10e      	bne.n	8002d48 <emergencyStop_check+0x68>
 8002d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d5c <emergencyStop_check+0x7c>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d10a      	bne.n	8002d48 <emergencyStop_check+0x68>
		// Emergency!
		latched = true;
 8002d32:	4b08      	ldr	r3, [pc, #32]	@ (8002d54 <emergencyStop_check+0x74>)
 8002d34:	2201      	movs	r2, #1
 8002d36:	701a      	strb	r2, [r3, #0]

		display_EmergencyStop();
 8002d38:	f7ff f9c8 	bl	80020cc <display_EmergencyStop>

		// Set all coils to OFF
		io_coils_emergencystop();
 8002d3c:	f7ff fefc 	bl	8002b38 <io_coils_emergencystop>

		// Set all holding registers to 0
		io_holding_reg_emergencystop();
 8002d40:	f000 f9e4 	bl	800310c <io_holding_reg_emergencystop>

		return true;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <emergencyStop_check+0x6a>
	}

	return false;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000c50 	.word	0x20000c50
 8002d54:	20000c54 	.word	0x20000c54
 8002d58:	20000c52 	.word	0x20000c52
 8002d5c:	20000c55 	.word	0x20000c55

08002d60 <emergencyStop_save>:

void emergencyStop_reset(void) {
	latched = false;
}

bool emergencyStop_save(uint16_t baseAddress) {
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
				   sizeof(bool) + // defined
				   sizeof(uint16_t) + // channel
				   sizeof(Emergency_Stop_Input_Mode) // input mode
	];

	uint16_t offset = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	82fb      	strh	r3, [r7, #22]

	// Build buffer

	// defined
	memcpy(&buffer[offset], &defined, sizeof(defined));
 8002d6e:	8afb      	ldrh	r3, [r7, #22]
 8002d70:	f107 0210 	add.w	r2, r7, #16
 8002d74:	4413      	add	r3, r2
 8002d76:	4a26      	ldr	r2, [pc, #152]	@ (8002e10 <emergencyStop_save+0xb0>)
 8002d78:	7812      	ldrb	r2, [r2, #0]
 8002d7a:	701a      	strb	r2, [r3, #0]
	offset += sizeof(defined);
 8002d7c:	8afb      	ldrh	r3, [r7, #22]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	82fb      	strh	r3, [r7, #22]

	// channel
	memcpy(&buffer[offset], &channel, sizeof(channel));
 8002d82:	8afb      	ldrh	r3, [r7, #22]
 8002d84:	f107 0210 	add.w	r2, r7, #16
 8002d88:	4413      	add	r3, r2
 8002d8a:	4a22      	ldr	r2, [pc, #136]	@ (8002e14 <emergencyStop_save+0xb4>)
 8002d8c:	8812      	ldrh	r2, [r2, #0]
 8002d8e:	801a      	strh	r2, [r3, #0]
	offset += sizeof(channel);
 8002d90:	8afb      	ldrh	r3, [r7, #22]
 8002d92:	3302      	adds	r3, #2
 8002d94:	82fb      	strh	r3, [r7, #22]

	// input mode
	memcpy(&buffer[offset], &inputMode, sizeof(inputMode));
 8002d96:	8afb      	ldrh	r3, [r7, #22]
 8002d98:	f107 0210 	add.w	r2, r7, #16
 8002d9c:	4413      	add	r3, r2
 8002d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e18 <emergencyStop_save+0xb8>)
 8002da0:	7812      	ldrb	r2, [r2, #0]
 8002da2:	701a      	strb	r2, [r3, #0]
	offset += sizeof(inputMode);
 8002da4:	8afb      	ldrh	r3, [r7, #22]
 8002da6:	3301      	adds	r3, #1
 8002da8:	82fb      	strh	r3, [r7, #22]

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002daa:	8afa      	ldrh	r2, [r7, #22]
 8002dac:	f107 0110 	add.w	r1, r7, #16
 8002db0:	88fb      	ldrh	r3, [r7, #6]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff fa7d 	bl	80022b2 <EEPROM_WriteBlock>
 8002db8:	4603      	mov	r3, r0
 8002dba:	f083 0301 	eor.w	r3, r3, #1
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <emergencyStop_save+0x68>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	e01f      	b.n	8002e08 <emergencyStop_save+0xa8>
	baseAddress += offset;
 8002dc8:	88fa      	ldrh	r2, [r7, #6]
 8002dca:	8afb      	ldrh	r3, [r7, #22]
 8002dcc:	4413      	add	r3, r2
 8002dce:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002dd0:	8afa      	ldrh	r2, [r7, #22]
 8002dd2:	f107 0310 	add.w	r3, r7, #16
 8002dd6:	4611      	mov	r1, r2
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f003 f9c1 	bl	8006160 <modbus_crc16>
 8002dde:	4603      	mov	r3, r0
 8002de0:	81fb      	strh	r3, [r7, #14]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002de2:	f107 010e 	add.w	r1, r7, #14
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	2202      	movs	r2, #2
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7ff fa61 	bl	80022b2 <EEPROM_WriteBlock>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f083 0301 	eor.w	r3, r3, #1
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <emergencyStop_save+0xa0>
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	e003      	b.n	8002e08 <emergencyStop_save+0xa8>

	// Calculate base address in case of requiring pass over
	baseAddress += sizeof(crc);
 8002e00:	88fb      	ldrh	r3, [r7, #6]
 8002e02:	3302      	adds	r3, #2
 8002e04:	80fb      	strh	r3, [r7, #6]

	return true; // no pass over required
 8002e06:	2301      	movs	r3, #1
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	20000c50 	.word	0x20000c50
 8002e14:	20000c52 	.word	0x20000c52
 8002e18:	20000c55 	.word	0x20000c55

08002e1c <emergencyStop_clear>:

bool emergencyStop_clear(bool factoryResetMode) {
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	71fb      	strb	r3, [r7, #7]
	defined = false;
 8002e26:	4b09      	ldr	r3, [pc, #36]	@ (8002e4c <emergencyStop_clear+0x30>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]

	if (!factoryResetMode) {
 8002e2c:	79fb      	ldrb	r3, [r7, #7]
 8002e2e:	f083 0301 	eor.w	r3, r3, #1
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d003      	beq.n	8002e40 <emergencyStop_clear+0x24>
		return automation_save_rules();
 8002e38:	f7fe fab4 	bl	80013a4 <automation_save_rules>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	e000      	b.n	8002e42 <emergencyStop_clear+0x26>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8002e40:	2301      	movs	r3, #1
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000c50 	.word	0x20000c50

08002e50 <emergencyStop_load>:

bool emergencyStop_load(uint16_t baseAddress) {
 8002e50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e54:	b089      	sub	sp, #36	@ 0x24
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	4603      	mov	r3, r0
 8002e5a:	80fb      	strh	r3, [r7, #6]
 8002e5c:	466b      	mov	r3, sp
 8002e5e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(bool) + // defined
 8002e60:	2304      	movs	r3, #4
 8002e62:	83fb      	strh	r3, [r7, #30]
			   	   	   sizeof(uint16_t) + // channel
					   sizeof(Emergency_Stop_Input_Mode); // input mode

	uint8_t buffer[dataLen];
 8002e64:	8bf9      	ldrh	r1, [r7, #30]
 8002e66:	460b      	mov	r3, r1
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	61bb      	str	r3, [r7, #24]
 8002e6c:	b28b      	uxth	r3, r1
 8002e6e:	2200      	movs	r2, #0
 8002e70:	4698      	mov	r8, r3
 8002e72:	4691      	mov	r9, r2
 8002e74:	f04f 0200 	mov.w	r2, #0
 8002e78:	f04f 0300 	mov.w	r3, #0
 8002e7c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e80:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e84:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e88:	b28b      	uxth	r3, r1
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	461c      	mov	r4, r3
 8002e8e:	4615      	mov	r5, r2
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	f04f 0300 	mov.w	r3, #0
 8002e98:	00eb      	lsls	r3, r5, #3
 8002e9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e9e:	00e2      	lsls	r2, r4, #3
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	3307      	adds	r3, #7
 8002ea4:	08db      	lsrs	r3, r3, #3
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	ebad 0d03 	sub.w	sp, sp, r3
 8002eac:	466b      	mov	r3, sp
 8002eae:	3300      	adds	r3, #0
 8002eb0:	617b      	str	r3, [r7, #20]

	uint16_t offset = 0;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	827b      	strh	r3, [r7, #18]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002eb6:	8bfa      	ldrh	r2, [r7, #30]
 8002eb8:	88fb      	ldrh	r3, [r7, #6]
 8002eba:	6979      	ldr	r1, [r7, #20]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fa10 	bl	80022e2 <EEPROM_LoadBlock>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f083 0301 	eor.w	r3, r3, #1
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <emergencyStop_load+0x82>
		return false;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	e048      	b.n	8002f64 <emergencyStop_load+0x114>
	}

	// Read defined
	bool temp_defined;
	memcpy(&temp_defined, &buffer[offset], sizeof(temp_defined));
 8002ed2:	8a7b      	ldrh	r3, [r7, #18]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	73fb      	strb	r3, [r7, #15]
	offset += sizeof(temp_defined);
 8002edc:	8a7b      	ldrh	r3, [r7, #18]
 8002ede:	3301      	adds	r3, #1
 8002ee0:	827b      	strh	r3, [r7, #18]

	// Read channel
	uint16_t temp_channel;
	memcpy(&temp_channel, &buffer[offset], sizeof(temp_channel));
 8002ee2:	8a7b      	ldrh	r3, [r7, #18]
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	81bb      	strh	r3, [r7, #12]
	offset += sizeof(temp_channel);
 8002eee:	8a7b      	ldrh	r3, [r7, #18]
 8002ef0:	3302      	adds	r3, #2
 8002ef2:	827b      	strh	r3, [r7, #18]

	// Read input mode
	Emergency_Stop_Input_Mode temp_inputMode;
	memcpy(&temp_inputMode, &buffer[offset], sizeof(temp_inputMode));
 8002ef4:	8a7b      	ldrh	r3, [r7, #18]
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	4413      	add	r3, r2
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	72fb      	strb	r3, [r7, #11]
	offset += sizeof(temp_inputMode);
 8002efe:	8a7b      	ldrh	r3, [r7, #18]
 8002f00:	3301      	adds	r3, #1
 8002f02:	827b      	strh	r3, [r7, #18]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002f04:	88fa      	ldrh	r2, [r7, #6]
 8002f06:	8a7b      	ldrh	r3, [r7, #18]
 8002f08:	4413      	add	r3, r2
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	f107 0108 	add.w	r1, r7, #8
 8002f10:	2202      	movs	r2, #2
 8002f12:	4618      	mov	r0, r3
 8002f14:	f7ff f9e5 	bl	80022e2 <EEPROM_LoadBlock>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	f083 0301 	eor.w	r3, r3, #1
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <emergencyStop_load+0xd8>
		return false;
 8002f24:	2300      	movs	r3, #0
 8002f26:	e01d      	b.n	8002f64 <emergencyStop_load+0x114>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002f28:	8a7b      	ldrh	r3, [r7, #18]
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	6978      	ldr	r0, [r7, #20]
 8002f2e:	f003 f917 	bl	8006160 <modbus_crc16>
 8002f32:	4603      	mov	r3, r0
 8002f34:	823b      	strh	r3, [r7, #16]
	if (computed_crc != stored_crc) {
 8002f36:	893b      	ldrh	r3, [r7, #8]
 8002f38:	8a3a      	ldrh	r2, [r7, #16]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d004      	beq.n	8002f48 <emergencyStop_load+0xf8>
		defined = false;
 8002f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f70 <emergencyStop_load+0x120>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	701a      	strb	r2, [r3, #0]
		return false;
 8002f44:	2300      	movs	r3, #0
 8002f46:	e00d      	b.n	8002f64 <emergencyStop_load+0x114>
	}

	// All checks passed - commit to channels
	defined = temp_defined;
 8002f48:	7bfa      	ldrb	r2, [r7, #15]
 8002f4a:	4b09      	ldr	r3, [pc, #36]	@ (8002f70 <emergencyStop_load+0x120>)
 8002f4c:	701a      	strb	r2, [r3, #0]
	if (defined) {
 8002f4e:	4b08      	ldr	r3, [pc, #32]	@ (8002f70 <emergencyStop_load+0x120>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <emergencyStop_load+0x112>
		channel = temp_channel;
 8002f56:	89ba      	ldrh	r2, [r7, #12]
 8002f58:	4b06      	ldr	r3, [pc, #24]	@ (8002f74 <emergencyStop_load+0x124>)
 8002f5a:	801a      	strh	r2, [r3, #0]
		inputMode = temp_inputMode;
 8002f5c:	7afa      	ldrb	r2, [r7, #11]
 8002f5e:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <emergencyStop_load+0x128>)
 8002f60:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8002f62:	2301      	movs	r3, #1
 8002f64:	46b5      	mov	sp, r6
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3724      	adds	r7, #36	@ 0x24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f70:	20000c50 	.word	0x20000c50
 8002f74:	20000c52 	.word	0x20000c52
 8002f78:	20000c55 	.word	0x20000c55

08002f7c <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	4613      	mov	r3, r2
 8002f88:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 8002f8a:	4b29      	ldr	r3, [pc, #164]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	2b20      	cmp	r3, #32
 8002f90:	d101      	bne.n	8002f96 <io_holding_reg_add_channel+0x1a>
		return false;
 8002f92:	2300      	movs	r3, #0
 8002f94:	e045      	b.n	8003022 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4a26      	ldr	r2, [pc, #152]	@ (8003034 <io_holding_reg_add_channel+0xb8>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d10b      	bne.n	8002fb6 <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002f9e:	4b26      	ldr	r3, [pc, #152]	@ (8003038 <io_holding_reg_add_channel+0xbc>)
 8002fa0:	881b      	ldrh	r3, [r3, #0]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d901      	bls.n	8002faa <io_holding_reg_add_channel+0x2e>
			return false;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	e03b      	b.n	8003022 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002faa:	4b23      	ldr	r3, [pc, #140]	@ (8003038 <io_holding_reg_add_channel+0xbc>)
 8002fac:	881b      	ldrh	r3, [r3, #0]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	4b21      	ldr	r3, [pc, #132]	@ (8003038 <io_holding_reg_add_channel+0xbc>)
 8002fb4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 8002fb8:	881b      	ldrh	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4a1f      	ldr	r2, [pc, #124]	@ (800303c <io_holding_reg_add_channel+0xc0>)
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	440b      	add	r3, r1
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002fcc:	4b18      	ldr	r3, [pc, #96]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 8002fce:	881b      	ldrh	r3, [r3, #0]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800303c <io_holding_reg_add_channel+0xc0>)
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	440b      	add	r3, r1
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	3304      	adds	r3, #4
 8002fe0:	68ba      	ldr	r2, [r7, #8]
 8002fe2:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002fe4:	4b12      	ldr	r3, [pc, #72]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4a14      	ldr	r2, [pc, #80]	@ (800303c <io_holding_reg_add_channel+0xc0>)
 8002fec:	460b      	mov	r3, r1
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	440b      	add	r3, r1
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	3308      	adds	r3, #8
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 8002ffe:	881b      	ldrh	r3, [r3, #0]
 8003000:	4619      	mov	r1, r3
 8003002:	4a0e      	ldr	r2, [pc, #56]	@ (800303c <io_holding_reg_add_channel+0xc0>)
 8003004:	460b      	mov	r3, r1
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	440b      	add	r3, r1
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	4413      	add	r3, r2
 800300e:	330a      	adds	r3, #10
 8003010:	79fa      	ldrb	r2, [r7, #7]
 8003012:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	3301      	adds	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	4b04      	ldr	r3, [pc, #16]	@ (8003030 <io_holding_reg_add_channel+0xb4>)
 800301e:	801a      	strh	r2, [r3, #0]
	return true;
 8003020:	2301      	movs	r3, #1
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	20000dd8 	.word	0x20000dd8
 8003034:	08003139 	.word	0x08003139
 8003038:	20000dda 	.word	0x20000dda
 800303c:	20000c58 	.word	0x20000c58

08003040 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 800304a:	4b0b      	ldr	r3, [pc, #44]	@ (8003078 <io_holding_reg_read+0x38>)
 800304c:	881b      	ldrh	r3, [r3, #0]
 800304e:	88fa      	ldrh	r2, [r7, #6]
 8003050:	429a      	cmp	r2, r3
 8003052:	d209      	bcs.n	8003068 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8003054:	88fa      	ldrh	r2, [r7, #6]
 8003056:	4909      	ldr	r1, [pc, #36]	@ (800307c <io_holding_reg_read+0x3c>)
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	3308      	adds	r3, #8
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	e000      	b.n	800306a <io_holding_reg_read+0x2a>
	}
	return 0;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20000dd8 	.word	0x20000dd8
 800307c:	20000c58 	.word	0x20000c58

08003080 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8003080:	b590      	push	{r4, r7, lr}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
 8003086:	4603      	mov	r3, r0
 8003088:	460a      	mov	r2, r1
 800308a:	80fb      	strh	r3, [r7, #6]
 800308c:	4613      	mov	r3, r2
 800308e:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8003090:	4b1c      	ldr	r3, [pc, #112]	@ (8003104 <io_holding_reg_write+0x84>)
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	88fa      	ldrh	r2, [r7, #6]
 8003096:	429a      	cmp	r2, r3
 8003098:	d230      	bcs.n	80030fc <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 800309a:	88fa      	ldrh	r2, [r7, #6]
 800309c:	491a      	ldr	r1, [pc, #104]	@ (8003108 <io_holding_reg_write+0x88>)
 800309e:	4613      	mov	r3, r2
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	4413      	add	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01c      	beq.n	80030e8 <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 80030ae:	88fa      	ldrh	r2, [r7, #6]
 80030b0:	4915      	ldr	r1, [pc, #84]	@ (8003108 <io_holding_reg_write+0x88>)
 80030b2:	4613      	mov	r3, r2
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	4413      	add	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	440b      	add	r3, r1
 80030bc:	681c      	ldr	r4, [r3, #0]
 80030be:	88fa      	ldrh	r2, [r7, #6]
 80030c0:	4911      	ldr	r1, [pc, #68]	@ (8003108 <io_holding_reg_write+0x88>)
 80030c2:	4613      	mov	r3, r2
 80030c4:	005b      	lsls	r3, r3, #1
 80030c6:	4413      	add	r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	440b      	add	r3, r1
 80030cc:	3304      	adds	r3, #4
 80030ce:	6818      	ldr	r0, [r3, #0]
 80030d0:	88fa      	ldrh	r2, [r7, #6]
 80030d2:	490d      	ldr	r1, [pc, #52]	@ (8003108 <io_holding_reg_write+0x88>)
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	330a      	adds	r3, #10
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	88bb      	ldrh	r3, [r7, #4]
 80030e4:	4619      	mov	r1, r3
 80030e6:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 80030e8:	88fa      	ldrh	r2, [r7, #6]
 80030ea:	4907      	ldr	r1, [pc, #28]	@ (8003108 <io_holding_reg_write+0x88>)
 80030ec:	4613      	mov	r3, r2
 80030ee:	005b      	lsls	r3, r3, #1
 80030f0:	4413      	add	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	3308      	adds	r3, #8
 80030f8:	88ba      	ldrh	r2, [r7, #4]
 80030fa:	801a      	strh	r2, [r3, #0]
	}
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bd90      	pop	{r4, r7, pc}
 8003104:	20000dd8 	.word	0x20000dd8
 8003108:	20000c58 	.word	0x20000c58

0800310c <io_holding_reg_emergencystop>:

void io_holding_reg_emergencystop(void) {
 800310c:	b580      	push	{r7, lr}
 800310e:	b082      	sub	sp, #8
 8003110:	af00      	add	r7, sp, #0
	// Iterate over all coils, even if outside channel count just to be safe
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8003112:	2300      	movs	r3, #0
 8003114:	80fb      	strh	r3, [r7, #6]
 8003116:	e007      	b.n	8003128 <io_holding_reg_emergencystop+0x1c>
		io_holding_reg_write(i, 0);
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	2100      	movs	r1, #0
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff ffaf 	bl	8003080 <io_holding_reg_write>
	for (uint16_t i = 0; i < MAX_IO_HOLDING_REG; i++) {
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	3301      	adds	r3, #1
 8003126:	80fb      	strh	r3, [r7, #6]
 8003128:	88fb      	ldrh	r3, [r7, #6]
 800312a:	2b1f      	cmp	r3, #31
 800312c:	d9f4      	bls.n	8003118 <io_holding_reg_emergencystop+0xc>
	}
}
 800312e:	bf00      	nop
 8003130:	bf00      	nop
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <dac_write_func>:



void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	807b      	strh	r3, [r7, #2]
 8003144:	4613      	mov	r3, r2
 8003146:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8003148:	4b1a      	ldr	r3, [pc, #104]	@ (80031b4 <dac_write_func+0x7c>)
 800314a:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 800314c:	787b      	ldrb	r3, [r7, #1]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <dac_write_func+0x20>
 8003152:	2b01      	cmp	r3, #1
 8003154:	d00a      	beq.n	800316c <dac_write_func+0x34>
 8003156:	e01e      	b.n	8003196 <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8003158:	887a      	ldrh	r2, [r7, #2]
 800315a:	4613      	mov	r3, r2
 800315c:	031b      	lsls	r3, r3, #12
 800315e:	1a9b      	subs	r3, r3, r2
 8003160:	4a15      	ldr	r2, [pc, #84]	@ (80031b8 <dac_write_func+0x80>)
 8003162:	fba2 2303 	umull	r2, r3, r2, r3
 8003166:	0bdb      	lsrs	r3, r3, #15
 8003168:	617b      	str	r3, [r7, #20]
				break;
 800316a:	e014      	b.n	8003196 <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 800316c:	f240 3311 	movw	r3, #785	@ 0x311
 8003170:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8003172:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8003176:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8003178:	89ba      	ldrh	r2, [r7, #12]
 800317a:	89fb      	ldrh	r3, [r7, #14]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8003180:	89fa      	ldrh	r2, [r7, #14]
 8003182:	887b      	ldrh	r3, [r7, #2]
 8003184:	8979      	ldrh	r1, [r7, #10]
 8003186:	fb01 f303 	mul.w	r3, r1, r3
 800318a:	490b      	ldr	r1, [pc, #44]	@ (80031b8 <dac_write_func+0x80>)
 800318c:	fba1 1303 	umull	r1, r3, r1, r3
 8003190:	0bdb      	lsrs	r3, r3, #15
 8003192:	4413      	add	r3, r2
 8003194:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	6938      	ldr	r0, [r7, #16]
 800319e:	f007 f949 	bl	800a434 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 80031a2:	6879      	ldr	r1, [r7, #4]
 80031a4:	6938      	ldr	r0, [r7, #16]
 80031a6:	f007 f8d9 	bl	800a35c <HAL_DAC_Start>
#endif
}
 80031aa:	bf00      	nop
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20001188 	.word	0x20001188
 80031b8:	80008001 	.word	0x80008001

080031bc <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	460a      	mov	r2, r1
 80031c6:	80fb      	strh	r3, [r7, #6]
 80031c8:	4613      	mov	r3, r2
 80031ca:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 80031cc:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <io_holding_reg_set_mode+0x40>)
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	88fa      	ldrh	r2, [r7, #6]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d20d      	bcs.n	80031f2 <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 80031d6:	88fa      	ldrh	r2, [r7, #6]
 80031d8:	4909      	ldr	r1, [pc, #36]	@ (8003200 <io_holding_reg_set_mode+0x44>)
 80031da:	4613      	mov	r3, r2
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4413      	add	r3, r2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	440b      	add	r3, r1
 80031e4:	330a      	adds	r3, #10
 80031e6:	797a      	ldrb	r2, [r7, #5]
 80031e8:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80031ea:	f7fe f8db 	bl	80013a4 <automation_save_rules>
 80031ee:	4603      	mov	r3, r0
 80031f0:	e000      	b.n	80031f4 <io_holding_reg_set_mode+0x38>
	}
	return false;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000dd8 	.word	0x20000dd8
 8003200:	20000c58 	.word	0x20000c58

08003204 <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	4603      	mov	r3, r0
 800320c:	6039      	str	r1, [r7, #0]
 800320e:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8003210:	4b0c      	ldr	r3, [pc, #48]	@ (8003244 <io_holding_reg_get_mode+0x40>)
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	88fa      	ldrh	r2, [r7, #6]
 8003216:	429a      	cmp	r2, r3
 8003218:	d20c      	bcs.n	8003234 <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 800321a:	88fa      	ldrh	r2, [r7, #6]
 800321c:	490a      	ldr	r1, [pc, #40]	@ (8003248 <io_holding_reg_get_mode+0x44>)
 800321e:	4613      	mov	r3, r2
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	4413      	add	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	440b      	add	r3, r1
 8003228:	330a      	adds	r3, #10
 800322a:	781a      	ldrb	r2, [r3, #0]
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	701a      	strb	r2, [r3, #0]
		return true;
 8003230:	2301      	movs	r3, #1
 8003232:	e000      	b.n	8003236 <io_holding_reg_get_mode+0x32>
	}
	return false;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	20000dd8 	.word	0x20000dd8
 8003248:	20000c58 	.word	0x20000c58

0800324c <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 800324c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003250:	b089      	sub	sp, #36	@ 0x24
 8003252:	af00      	add	r7, sp, #0
 8003254:	4603      	mov	r3, r0
 8003256:	80fb      	strh	r3, [r7, #6]
 8003258:	466b      	mov	r3, sp
 800325a:	461e      	mov	r6, r3
	// Count physical DAC holding regs
	uint16_t count = 0;
 800325c:	2300      	movs	r3, #0
 800325e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003260:	2300      	movs	r3, #0
 8003262:	83fb      	strh	r3, [r7, #30]
 8003264:	e011      	b.n	800328a <io_holding_reg_type_save+0x3e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003266:	8bfa      	ldrh	r2, [r7, #30]
 8003268:	4955      	ldr	r1, [pc, #340]	@ (80033c0 <io_holding_reg_type_save+0x174>)
 800326a:	4613      	mov	r3, r2
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	4413      	add	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a53      	ldr	r2, [pc, #332]	@ (80033c4 <io_holding_reg_type_save+0x178>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d103      	bne.n	8003284 <io_holding_reg_type_save+0x38>
			count++;
 800327c:	89fb      	ldrh	r3, [r7, #14]
 800327e:	3301      	adds	r3, #1
 8003280:	b29b      	uxth	r3, r3
 8003282:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003284:	8bfb      	ldrh	r3, [r7, #30]
 8003286:	3301      	adds	r3, #1
 8003288:	83fb      	strh	r3, [r7, #30]
 800328a:	4b4f      	ldr	r3, [pc, #316]	@ (80033c8 <io_holding_reg_type_save+0x17c>)
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	8bfa      	ldrh	r2, [r7, #30]
 8003290:	429a      	cmp	r2, r3
 8003292:	d3e8      	bcc.n	8003266 <io_holding_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003294:	89fb      	ldrh	r3, [r7, #14]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <io_holding_reg_type_save+0x52>
 800329a:	2301      	movs	r3, #1
 800329c:	e089      	b.n	80033b2 <io_holding_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 800329e:	89fb      	ldrh	r3, [r7, #14]
 80032a0:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 80032a2:	1c99      	adds	r1, r3, #2
 80032a4:	460b      	mov	r3, r1
	uint8_t buffer[
 80032a6:	3b01      	subs	r3, #1
 80032a8:	617b      	str	r3, [r7, #20]
 80032aa:	2300      	movs	r3, #0
 80032ac:	4688      	mov	r8, r1
 80032ae:	4699      	mov	r9, r3
 80032b0:	f04f 0200 	mov.w	r2, #0
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032c4:	2300      	movs	r3, #0
 80032c6:	460c      	mov	r4, r1
 80032c8:	461d      	mov	r5, r3
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	00eb      	lsls	r3, r5, #3
 80032d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032d8:	00e2      	lsls	r2, r4, #3
 80032da:	1dcb      	adds	r3, r1, #7
 80032dc:	08db      	lsrs	r3, r3, #3
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	ebad 0d03 	sub.w	sp, sp, r3
 80032e4:	466b      	mov	r3, sp
 80032e6:	3300      	adds	r3, #0
 80032e8:	613b      	str	r3, [r7, #16]
    ];

	uint16_t offset = 0;
 80032ea:	2300      	movs	r3, #0
 80032ec:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80032ee:	8bbb      	ldrh	r3, [r7, #28]
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4413      	add	r3, r2
 80032f4:	89fa      	ldrh	r2, [r7, #14]
 80032f6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80032f8:	8bbb      	ldrh	r3, [r7, #28]
 80032fa:	3302      	adds	r3, #2
 80032fc:	83bb      	strh	r3, [r7, #28]

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 80032fe:	2300      	movs	r3, #0
 8003300:	837b      	strh	r3, [r7, #26]
 8003302:	e021      	b.n	8003348 <io_holding_reg_type_save+0xfc>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003304:	8b7a      	ldrh	r2, [r7, #26]
 8003306:	492e      	ldr	r1, [pc, #184]	@ (80033c0 <io_holding_reg_type_save+0x174>)
 8003308:	4613      	mov	r3, r2
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	4413      	add	r3, r2
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	440b      	add	r3, r1
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a2b      	ldr	r2, [pc, #172]	@ (80033c4 <io_holding_reg_type_save+0x178>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d113      	bne.n	8003342 <io_holding_reg_type_save+0xf6>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 800331a:	8b7b      	ldrh	r3, [r7, #26]
 800331c:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 800331e:	8b7a      	ldrh	r2, [r7, #26]
 8003320:	4927      	ldr	r1, [pc, #156]	@ (80033c0 <io_holding_reg_type_save+0x174>)
 8003322:	4613      	mov	r3, r2
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	330a      	adds	r3, #10
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003332:	8bbb      	ldrh	r3, [r7, #28]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4413      	add	r3, r2
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 800333c:	8bbb      	ldrh	r3, [r7, #28]
 800333e:	3304      	adds	r3, #4
 8003340:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003342:	8b7b      	ldrh	r3, [r7, #26]
 8003344:	3301      	adds	r3, #1
 8003346:	837b      	strh	r3, [r7, #26]
 8003348:	4b1f      	ldr	r3, [pc, #124]	@ (80033c8 <io_holding_reg_type_save+0x17c>)
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	8b7a      	ldrh	r2, [r7, #26]
 800334e:	429a      	cmp	r2, r3
 8003350:	d3d8      	bcc.n	8003304 <io_holding_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003352:	8bba      	ldrh	r2, [r7, #28]
 8003354:	88fb      	ldrh	r3, [r7, #6]
 8003356:	6939      	ldr	r1, [r7, #16]
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe ffaa 	bl	80022b2 <EEPROM_WriteBlock>
 800335e:	4603      	mov	r3, r0
 8003360:	f083 0301 	eor.w	r3, r3, #1
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <io_holding_reg_type_save+0x122>
 800336a:	2300      	movs	r3, #0
 800336c:	e021      	b.n	80033b2 <io_holding_reg_type_save+0x166>
	baseAddress += offset;
 800336e:	88fa      	ldrh	r2, [r7, #6]
 8003370:	8bbb      	ldrh	r3, [r7, #28]
 8003372:	4413      	add	r3, r2
 8003374:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003376:	8bbb      	ldrh	r3, [r7, #28]
 8003378:	4619      	mov	r1, r3
 800337a:	6938      	ldr	r0, [r7, #16]
 800337c:	f002 fef0 	bl	8006160 <modbus_crc16>
 8003380:	4603      	mov	r3, r0
 8003382:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003384:	f107 010c 	add.w	r1, r7, #12
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	2202      	movs	r2, #2
 800338c:	4618      	mov	r0, r3
 800338e:	f7fe ff90 	bl	80022b2 <EEPROM_WriteBlock>
 8003392:	4603      	mov	r3, r0
 8003394:	f083 0301 	eor.w	r3, r3, #1
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <io_holding_reg_type_save+0x156>
 800339e:	2300      	movs	r3, #0
 80033a0:	e007      	b.n	80033b2 <io_holding_reg_type_save+0x166>

	// Pass onto input reg to save
	baseAddress += sizeof(crc);
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	3302      	adds	r3, #2
 80033a6:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_save(baseAddress);
 80033a8:	88fb      	ldrh	r3, [r7, #6]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f000 fa46 	bl	800383c <io_input_reg_type_save>
 80033b0:	4603      	mov	r3, r0
 80033b2:	46b5      	mov	sp, r6
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3724      	adds	r7, #36	@ 0x24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033be:	bf00      	nop
 80033c0:	20000c58 	.word	0x20000c58
 80033c4:	08003139 	.word	0x08003139
 80033c8:	20000dd8 	.word	0x20000dd8

080033cc <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 80033cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80033d0:	b08b      	sub	sp, #44	@ 0x2c
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	4603      	mov	r3, r0
 80033d6:	80fb      	strh	r3, [r7, #6]
 80033d8:	466b      	mov	r3, sp
 80033da:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 80033dc:	230c      	movs	r3, #12
 80033de:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint8_t buffer[dataLen];
 80033e0:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80033e2:	460b      	mov	r3, r1
 80033e4:	3b01      	subs	r3, #1
 80033e6:	623b      	str	r3, [r7, #32]
 80033e8:	b28b      	uxth	r3, r1
 80033ea:	2200      	movs	r2, #0
 80033ec:	4698      	mov	r8, r3
 80033ee:	4691      	mov	r9, r2
 80033f0:	f04f 0200 	mov.w	r2, #0
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003400:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003404:	b28b      	uxth	r3, r1
 8003406:	2200      	movs	r2, #0
 8003408:	461c      	mov	r4, r3
 800340a:	4615      	mov	r5, r2
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	f04f 0300 	mov.w	r3, #0
 8003414:	00eb      	lsls	r3, r5, #3
 8003416:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800341a:	00e2      	lsls	r2, r4, #3
 800341c:	460b      	mov	r3, r1
 800341e:	3307      	adds	r3, #7
 8003420:	08db      	lsrs	r3, r3, #3
 8003422:	00db      	lsls	r3, r3, #3
 8003424:	ebad 0d03 	sub.w	sp, sp, r3
 8003428:	466b      	mov	r3, sp
 800342a:	3300      	adds	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]

	uint16_t offset = 0;
 800342e:	2300      	movs	r3, #0
 8003430:	837b      	strh	r3, [r7, #26]

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003432:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003434:	88fb      	ldrh	r3, [r7, #6]
 8003436:	69f9      	ldr	r1, [r7, #28]
 8003438:	4618      	mov	r0, r3
 800343a:	f7fe ff52 	bl	80022e2 <EEPROM_LoadBlock>
 800343e:	4603      	mov	r3, r0
 8003440:	f083 0301 	eor.w	r3, r3, #1
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <io_holding_reg_type_load+0x82>
		return false;
 800344a:	2300      	movs	r3, #0
 800344c:	e074      	b.n	8003538 <io_holding_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 800344e:	8b7b      	ldrh	r3, [r7, #26]
 8003450:	69fa      	ldr	r2, [r7, #28]
 8003452:	4413      	add	r3, r2
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	b29b      	uxth	r3, r3
 8003458:	82bb      	strh	r3, [r7, #20]
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 800345a:	8abb      	ldrh	r3, [r7, #20]
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <io_holding_reg_type_load+0x98>
		return false;
 8003460:	2300      	movs	r3, #0
 8003462:	e069      	b.n	8003538 <io_holding_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003464:	8b7b      	ldrh	r3, [r7, #26]
 8003466:	3302      	adds	r3, #2
 8003468:	837b      	strh	r3, [r7, #26]

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 800346a:	8b7b      	ldrh	r3, [r7, #26]
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	18d1      	adds	r1, r2, r3
 8003470:	8abb      	ldrh	r3, [r7, #20]
 8003472:	009a      	lsls	r2, r3, #2
 8003474:	f107 030c 	add.w	r3, r7, #12
 8003478:	4618      	mov	r0, r3
 800347a:	f015 fc8c 	bl	8018d96 <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 800347e:	8abb      	ldrh	r3, [r7, #20]
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	b29a      	uxth	r2, r3
 8003484:	8b7b      	ldrh	r3, [r7, #26]
 8003486:	4413      	add	r3, r2
 8003488:	837b      	strh	r3, [r7, #26]

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 800348a:	88fa      	ldrh	r2, [r7, #6]
 800348c:	8b7b      	ldrh	r3, [r7, #26]
 800348e:	4413      	add	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	f107 010a 	add.w	r1, r7, #10
 8003496:	2202      	movs	r2, #2
 8003498:	4618      	mov	r0, r3
 800349a:	f7fe ff22 	bl	80022e2 <EEPROM_LoadBlock>
 800349e:	4603      	mov	r3, r0
 80034a0:	f083 0301 	eor.w	r3, r3, #1
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <io_holding_reg_type_load+0xe2>
		return false;
 80034aa:	2300      	movs	r3, #0
 80034ac:	e044      	b.n	8003538 <io_holding_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 80034ae:	8b7b      	ldrh	r3, [r7, #26]
 80034b0:	4619      	mov	r1, r3
 80034b2:	69f8      	ldr	r0, [r7, #28]
 80034b4:	f002 fe54 	bl	8006160 <modbus_crc16>
 80034b8:	4603      	mov	r3, r0
 80034ba:	833b      	strh	r3, [r7, #24]
	if (computed_crc != stored_crc) {
 80034bc:	897b      	ldrh	r3, [r7, #10]
 80034be:	8b3a      	ldrh	r2, [r7, #24]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d001      	beq.n	80034c8 <io_holding_reg_type_load+0xfc>
		return false;
 80034c4:	2300      	movs	r3, #0
 80034c6:	e037      	b.n	8003538 <io_holding_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 80034c8:	2300      	movs	r3, #0
 80034ca:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80034cc:	e024      	b.n	8003518 <io_holding_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 80034ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	3328      	adds	r3, #40	@ 0x28
 80034d4:	443b      	add	r3, r7
 80034d6:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80034da:	82fb      	strh	r3, [r7, #22]
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 80034dc:	8afa      	ldrh	r2, [r7, #22]
 80034de:	4919      	ldr	r1, [pc, #100]	@ (8003544 <io_holding_reg_type_load+0x178>)
 80034e0:	4613      	mov	r3, r2
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	4413      	add	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a16      	ldr	r2, [pc, #88]	@ (8003548 <io_holding_reg_type_load+0x17c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d10f      	bne.n	8003512 <io_holding_reg_type_load+0x146>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 80034f2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80034f4:	8afa      	ldrh	r2, [r7, #22]
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	3328      	adds	r3, #40	@ 0x28
 80034fa:	443b      	add	r3, r7
 80034fc:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8003500:	4910      	ldr	r1, [pc, #64]	@ (8003544 <io_holding_reg_type_load+0x178>)
 8003502:	4613      	mov	r3, r2
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	4413      	add	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	440b      	add	r3, r1
 800350c:	330a      	adds	r3, #10
 800350e:	4602      	mov	r2, r0
 8003510:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003512:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003514:	3301      	adds	r3, #1
 8003516:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003518:	8abb      	ldrh	r3, [r7, #20]
 800351a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800351c:	429a      	cmp	r2, r3
 800351e:	d3d6      	bcc.n	80034ce <io_holding_reg_type_load+0x102>
		}
	}

	// Pass onto input reg to load
	baseAddress += offset;
 8003520:	88fa      	ldrh	r2, [r7, #6]
 8003522:	8b7b      	ldrh	r3, [r7, #26]
 8003524:	4413      	add	r3, r2
 8003526:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003528:	88fb      	ldrh	r3, [r7, #6]
 800352a:	3302      	adds	r3, #2
 800352c:	80fb      	strh	r3, [r7, #6]

	return io_input_reg_type_load(baseAddress);
 800352e:	88fb      	ldrh	r3, [r7, #6]
 8003530:	4618      	mov	r0, r3
 8003532:	f000 fa7d 	bl	8003a30 <io_input_reg_type_load>
 8003536:	4603      	mov	r3, r0
 8003538:	46b5      	mov	sp, r6
}
 800353a:	4618      	mov	r0, r3
 800353c:	372c      	adds	r7, #44	@ 0x2c
 800353e:	46bd      	mov	sp, r7
 8003540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003544:	20000c58 	.word	0x20000c58
 8003548:	08003139 	.word	0x08003139

0800354c <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003556:	2300      	movs	r3, #0
 8003558:	81fb      	strh	r3, [r7, #14]
 800355a:	e017      	b.n	800358c <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 800355c:	89fa      	ldrh	r2, [r7, #14]
 800355e:	4915      	ldr	r1, [pc, #84]	@ (80035b4 <io_holding_reg_type_clear+0x68>)
 8003560:	4613      	mov	r3, r2
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a12      	ldr	r2, [pc, #72]	@ (80035b8 <io_holding_reg_type_clear+0x6c>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d109      	bne.n	8003586 <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003572:	89fa      	ldrh	r2, [r7, #14]
 8003574:	490f      	ldr	r1, [pc, #60]	@ (80035b4 <io_holding_reg_type_clear+0x68>)
 8003576:	4613      	mov	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	330a      	adds	r3, #10
 8003582:	2200      	movs	r2, #0
 8003584:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8003586:	89fb      	ldrh	r3, [r7, #14]
 8003588:	3301      	adds	r3, #1
 800358a:	81fb      	strh	r3, [r7, #14]
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <io_holding_reg_type_clear+0x70>)
 800358e:	881b      	ldrh	r3, [r3, #0]
 8003590:	89fa      	ldrh	r2, [r7, #14]
 8003592:	429a      	cmp	r2, r3
 8003594:	d3e2      	bcc.n	800355c <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	f083 0301 	eor.w	r3, r3, #1
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 80035a2:	f7fd feff 	bl	80013a4 <automation_save_rules>
 80035a6:	4603      	mov	r3, r0
 80035a8:	e000      	b.n	80035ac <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80035aa:	2301      	movs	r3, #1
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	20000c58 	.word	0x20000c58
 80035b8:	08003139 	.word	0x08003139
 80035bc:	20000dd8 	.word	0x20000dd8

080035c0 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*, IO_Input_Reg_Mode), void* context, IO_Input_Reg_Mode mode) {
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	4613      	mov	r3, r2
 80035cc:	71fb      	strb	r3, [r7, #7]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4a1e      	ldr	r2, [pc, #120]	@ (800364c <io_input_reg_add_channel+0x8c>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d109      	bne.n	80035ea <io_input_reg_add_channel+0x2a>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80035d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003650 <io_input_reg_add_channel+0x90>)
 80035d8:	881b      	ldrh	r3, [r3, #0]
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d82f      	bhi.n	800363e <io_input_reg_add_channel+0x7e>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80035de:	4b1c      	ldr	r3, [pc, #112]	@ (8003650 <io_input_reg_add_channel+0x90>)
 80035e0:	881b      	ldrh	r3, [r3, #0]
 80035e2:	3301      	adds	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003650 <io_input_reg_add_channel+0x90>)
 80035e8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80035ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003654 <io_input_reg_add_channel+0x94>)
 80035ec:	881b      	ldrh	r3, [r3, #0]
 80035ee:	4619      	mov	r1, r3
 80035f0:	4a19      	ldr	r2, [pc, #100]	@ (8003658 <io_input_reg_add_channel+0x98>)
 80035f2:	460b      	mov	r3, r1
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	440b      	add	r3, r1
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8003600:	4b14      	ldr	r3, [pc, #80]	@ (8003654 <io_input_reg_add_channel+0x94>)
 8003602:	881b      	ldrh	r3, [r3, #0]
 8003604:	4619      	mov	r1, r3
 8003606:	4a14      	ldr	r2, [pc, #80]	@ (8003658 <io_input_reg_add_channel+0x98>)
 8003608:	460b      	mov	r3, r1
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	440b      	add	r3, r1
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	4413      	add	r3, r2
 8003612:	3304      	adds	r3, #4
 8003614:	68ba      	ldr	r2, [r7, #8]
 8003616:	601a      	str	r2, [r3, #0]
	io_input_reg_channels[io_input_reg_channel_count].mode = mode;
 8003618:	4b0e      	ldr	r3, [pc, #56]	@ (8003654 <io_input_reg_add_channel+0x94>)
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	4619      	mov	r1, r3
 800361e:	4a0e      	ldr	r2, [pc, #56]	@ (8003658 <io_input_reg_add_channel+0x98>)
 8003620:	460b      	mov	r3, r1
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	440b      	add	r3, r1
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	3308      	adds	r3, #8
 800362c:	79fa      	ldrb	r2, [r7, #7]
 800362e:	701a      	strb	r2, [r3, #0]

	io_input_reg_channel_count++; // increase overall channel count
 8003630:	4b08      	ldr	r3, [pc, #32]	@ (8003654 <io_input_reg_add_channel+0x94>)
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	3301      	adds	r3, #1
 8003636:	b29a      	uxth	r2, r3
 8003638:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <io_input_reg_add_channel+0x94>)
 800363a:	801a      	strh	r2, [r3, #0]
 800363c:	e000      	b.n	8003640 <io_input_reg_add_channel+0x80>
			return;
 800363e:	bf00      	nop
}
 8003640:	3714      	adds	r7, #20
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	080036c1 	.word	0x080036c1
 8003650:	20000f5e 	.word	0x20000f5e
 8003654:	20000f5c 	.word	0x20000f5c
 8003658:	20000ddc 	.word	0x20000ddc

0800365c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800365c:	b590      	push	{r4, r7, lr}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	4603      	mov	r3, r0
 8003664:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003666:	4b14      	ldr	r3, [pc, #80]	@ (80036b8 <io_input_reg_read+0x5c>)
 8003668:	881b      	ldrh	r3, [r3, #0]
 800366a:	88fa      	ldrh	r2, [r7, #6]
 800366c:	429a      	cmp	r2, r3
 800366e:	d21d      	bcs.n	80036ac <io_input_reg_read+0x50>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context, io_input_reg_channels[index].mode);
 8003670:	88fa      	ldrh	r2, [r7, #6]
 8003672:	4912      	ldr	r1, [pc, #72]	@ (80036bc <io_input_reg_read+0x60>)
 8003674:	4613      	mov	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	440b      	add	r3, r1
 800367e:	681c      	ldr	r4, [r3, #0]
 8003680:	88fa      	ldrh	r2, [r7, #6]
 8003682:	490e      	ldr	r1, [pc, #56]	@ (80036bc <io_input_reg_read+0x60>)
 8003684:	4613      	mov	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	4413      	add	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	3304      	adds	r3, #4
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	88fa      	ldrh	r2, [r7, #6]
 8003694:	4909      	ldr	r1, [pc, #36]	@ (80036bc <io_input_reg_read+0x60>)
 8003696:	4613      	mov	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	4413      	add	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	3308      	adds	r3, #8
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	4619      	mov	r1, r3
 80036a6:	47a0      	blx	r4
 80036a8:	4603      	mov	r3, r0
 80036aa:	e000      	b.n	80036ae <io_input_reg_read+0x52>
	}
	return 0;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd90      	pop	{r4, r7, pc}
 80036b6:	bf00      	nop
 80036b8:	20000f5c 	.word	0x20000f5c
 80036bc:	20000ddc 	.word	0x20000ddc

080036c0 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel, IO_Input_Reg_Mode mode) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b08e      	sub	sp, #56	@ 0x38
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	70fb      	strb	r3, [r7, #3]
// TODO: NEED TO ADD CURRENT MODE!

#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 80036cc:	4b35      	ldr	r3, [pc, #212]	@ (80037a4 <adc_read_func+0xe4>)
 80036ce:	637b      	str	r3, [r7, #52]	@ 0x34

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 80036d0:	4834      	ldr	r0, [pc, #208]	@ (80037a4 <adc_read_func+0xe4>)
 80036d2:	f005 fd9b 	bl	800920c <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 80036d6:	f107 030c 	add.w	r3, r7, #12
 80036da:	2220      	movs	r2, #32
 80036dc:	2100      	movs	r1, #0
 80036de:	4618      	mov	r0, r3
 80036e0:	f015 fad9 	bl	8018c96 <memset>
		sConfig.Channel = channel;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80036e8:	2306      	movs	r3, #6
 80036ea:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80036ec:	2304      	movs	r3, #4
 80036ee:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80036f0:	237f      	movs	r3, #127	@ 0x7f
 80036f2:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80036f4:	f107 030c 	add.w	r3, r7, #12
 80036f8:	4619      	mov	r1, r3
 80036fa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80036fc:	f005 fea0 	bl	8009440 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8003700:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003702:	f005 fcc7 	bl	8009094 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8003706:	2164      	movs	r1, #100	@ 0x64
 8003708:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800370a:	f005 fdb3 	bl	8009274 <HAL_ADC_PollForConversion>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d13f      	bne.n	8003794 <adc_read_func+0xd4>
			uint16_t adcValue = HAL_ADC_GetValue(hadc); // 12 bit 0-4095
 8003714:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003716:	f005 fe85 	bl	8009424 <HAL_ADC_GetValue>
 800371a:	4603      	mov	r3, r0
 800371c:	867b      	strh	r3, [r7, #50]	@ 0x32
			HAL_ADC_Stop(hadc);
 800371e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003720:	f005 fd74 	bl	800920c <HAL_ADC_Stop>

			switch (mode) {
 8003724:	78fb      	ldrb	r3, [r7, #3]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d002      	beq.n	8003730 <adc_read_func+0x70>
 800372a:	2b01      	cmp	r3, #1
 800372c:	d00d      	beq.n	800374a <adc_read_func+0x8a>
 800372e:	e02f      	b.n	8003790 <adc_read_func+0xd0>
				case IO_INPUT_REG_VOLTAGE: {
					// direct linear mapping to 16 bit
					return (adcValue * 65535U) / 4095U;
 8003730:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003732:	4613      	mov	r3, r2
 8003734:	041b      	lsls	r3, r3, #16
 8003736:	1a9a      	subs	r2, r3, r2
 8003738:	4b1b      	ldr	r3, [pc, #108]	@ (80037a8 <adc_read_func+0xe8>)
 800373a:	fba3 1302 	umull	r1, r3, r3, r2
 800373e:	1ad2      	subs	r2, r2, r3
 8003740:	0852      	lsrs	r2, r2, #1
 8003742:	4413      	add	r3, r2
 8003744:	0adb      	lsrs	r3, r3, #11
 8003746:	b29b      	uxth	r3, r3
 8003748:	e028      	b.n	800379c <adc_read_func+0xdc>
				}

				case IO_INPUT_REG_CURRENT: {
					// define the calibrated ADC range
					const uint16_t adc_min_current = 497; // 4mA through 10R = 40mV -> 10x nsi1200 gain -> 0.4V = 497
 800374a:	f240 13f1 	movw	r3, #497	@ 0x1f1
 800374e:	863b      	strh	r3, [r7, #48]	@ 0x30
					const uint16_t adc_max_current = 2481; // 20mA through 10R = 200mV -> 10x nsi1200 gain -> 2V = 2481
 8003750:	f640 13b1 	movw	r3, #2481	@ 0x9b1
 8003754:	85fb      	strh	r3, [r7, #46]	@ 0x2e

					if (adcValue <= adc_min_current) return 0;
 8003756:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003758:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800375a:	429a      	cmp	r2, r3
 800375c:	d801      	bhi.n	8003762 <adc_read_func+0xa2>
 800375e:	2300      	movs	r3, #0
 8003760:	e01c      	b.n	800379c <adc_read_func+0xdc>
					if (adcValue >= adc_max_current) return 65535; // round to max 16 bit val
 8003762:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003764:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003766:	429a      	cmp	r2, r3
 8003768:	d302      	bcc.n	8003770 <adc_read_func+0xb0>
 800376a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800376e:	e015      	b.n	800379c <adc_read_func+0xdc>

					uint16_t range = adc_max_current - adc_min_current;
 8003770:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003772:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	85bb      	strh	r3, [r7, #44]	@ 0x2c
					return ((adcValue - adc_min_current) * 65535U) / range;
 8003778:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800377a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	461a      	mov	r2, r3
 8003780:	4613      	mov	r3, r2
 8003782:	041b      	lsls	r3, r3, #16
 8003784:	1a9a      	subs	r2, r3, r2
 8003786:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003788:	fbb2 f3f3 	udiv	r3, r2, r3
 800378c:	b29b      	uxth	r3, r3
 800378e:	e005      	b.n	800379c <adc_read_func+0xdc>
				}

				default:
					return 0;
 8003790:	2300      	movs	r3, #0
 8003792:	e003      	b.n	800379c <adc_read_func+0xdc>
			}

		}
		HAL_ADC_Stop(hadc);
 8003794:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003796:	f005 fd39 	bl	800920c <HAL_ADC_Stop>
#endif
	return 0;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3738      	adds	r7, #56	@ 0x38
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	2000111c 	.word	0x2000111c
 80037a8:	00100101 	.word	0x00100101

080037ac <io_input_reg_set_mode>:

bool io_input_reg_set_mode(uint16_t index, IO_Input_Reg_Mode mode) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	460a      	mov	r2, r1
 80037b6:	80fb      	strh	r3, [r7, #6]
 80037b8:	4613      	mov	r3, r2
 80037ba:	717b      	strb	r3, [r7, #5]
	if (index < io_input_reg_channel_count) {
 80037bc:	4b0b      	ldr	r3, [pc, #44]	@ (80037ec <io_input_reg_set_mode+0x40>)
 80037be:	881b      	ldrh	r3, [r3, #0]
 80037c0:	88fa      	ldrh	r2, [r7, #6]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d20d      	bcs.n	80037e2 <io_input_reg_set_mode+0x36>
		io_input_reg_channels[index].mode = mode;
 80037c6:	88fa      	ldrh	r2, [r7, #6]
 80037c8:	4909      	ldr	r1, [pc, #36]	@ (80037f0 <io_input_reg_set_mode+0x44>)
 80037ca:	4613      	mov	r3, r2
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	4413      	add	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	3308      	adds	r3, #8
 80037d6:	797a      	ldrb	r2, [r7, #5]
 80037d8:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 80037da:	f7fd fde3 	bl	80013a4 <automation_save_rules>
 80037de:	4603      	mov	r3, r0
 80037e0:	e000      	b.n	80037e4 <io_input_reg_set_mode+0x38>
	}
	return false;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	20000f5c 	.word	0x20000f5c
 80037f0:	20000ddc 	.word	0x20000ddc

080037f4 <io_input_reg_get_mode>:

bool io_input_reg_get_mode(uint16_t index, IO_Input_Reg_Mode* mode) {
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	4603      	mov	r3, r0
 80037fc:	6039      	str	r1, [r7, #0]
 80037fe:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8003800:	4b0c      	ldr	r3, [pc, #48]	@ (8003834 <io_input_reg_get_mode+0x40>)
 8003802:	881b      	ldrh	r3, [r3, #0]
 8003804:	88fa      	ldrh	r2, [r7, #6]
 8003806:	429a      	cmp	r2, r3
 8003808:	d20c      	bcs.n	8003824 <io_input_reg_get_mode+0x30>
		*mode = io_input_reg_channels[index].mode;
 800380a:	88fa      	ldrh	r2, [r7, #6]
 800380c:	490a      	ldr	r1, [pc, #40]	@ (8003838 <io_input_reg_get_mode+0x44>)
 800380e:	4613      	mov	r3, r2
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	4413      	add	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	3308      	adds	r3, #8
 800381a:	781a      	ldrb	r2, [r3, #0]
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	701a      	strb	r2, [r3, #0]
		return true;
 8003820:	2301      	movs	r3, #1
 8003822:	e000      	b.n	8003826 <io_input_reg_get_mode+0x32>
	}
	return false;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	370c      	adds	r7, #12
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20000f5c 	.word	0x20000f5c
 8003838:	20000ddc 	.word	0x20000ddc

0800383c <io_input_reg_type_save>:

bool io_input_reg_type_save(uint16_t baseAddress) {
 800383c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003840:	b089      	sub	sp, #36	@ 0x24
 8003842:	af00      	add	r7, sp, #0
 8003844:	4603      	mov	r3, r0
 8003846:	80fb      	strh	r3, [r7, #6]
 8003848:	466b      	mov	r3, sp
 800384a:	461e      	mov	r6, r3
	// Count physical ADC input regs
	uint16_t count = 0;
 800384c:	2300      	movs	r3, #0
 800384e:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003850:	2300      	movs	r3, #0
 8003852:	83fb      	strh	r3, [r7, #30]
 8003854:	e011      	b.n	800387a <io_input_reg_type_save+0x3e>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 8003856:	8bfa      	ldrh	r2, [r7, #30]
 8003858:	4955      	ldr	r1, [pc, #340]	@ (80039b0 <io_input_reg_type_save+0x174>)
 800385a:	4613      	mov	r3, r2
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	4413      	add	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a53      	ldr	r2, [pc, #332]	@ (80039b4 <io_input_reg_type_save+0x178>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d103      	bne.n	8003874 <io_input_reg_type_save+0x38>
			count++;
 800386c:	89fb      	ldrh	r3, [r7, #14]
 800386e:	3301      	adds	r3, #1
 8003870:	b29b      	uxth	r3, r3
 8003872:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003874:	8bfb      	ldrh	r3, [r7, #30]
 8003876:	3301      	adds	r3, #1
 8003878:	83fb      	strh	r3, [r7, #30]
 800387a:	4b4f      	ldr	r3, [pc, #316]	@ (80039b8 <io_input_reg_type_save+0x17c>)
 800387c:	881b      	ldrh	r3, [r3, #0]
 800387e:	8bfa      	ldrh	r2, [r7, #30]
 8003880:	429a      	cmp	r2, r3
 8003882:	d3e8      	bcc.n	8003856 <io_input_reg_type_save+0x1a>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8003884:	89fb      	ldrh	r3, [r7, #14]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <io_input_reg_type_save+0x52>
 800388a:	2301      	movs	r3, #1
 800388c:	e089      	b.n	80039a2 <io_input_reg_type_save+0x166>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Input_Reg_Type_Record) * count
 800388e:	89fb      	ldrh	r3, [r7, #14]
 8003890:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8003892:	1c99      	adds	r1, r3, #2
 8003894:	460b      	mov	r3, r1
	uint8_t buffer[
 8003896:	3b01      	subs	r3, #1
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	2300      	movs	r3, #0
 800389c:	4688      	mov	r8, r1
 800389e:	4699      	mov	r9, r3
 80038a0:	f04f 0200 	mov.w	r2, #0
 80038a4:	f04f 0300 	mov.w	r3, #0
 80038a8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038ac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038b0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038b4:	2300      	movs	r3, #0
 80038b6:	460c      	mov	r4, r1
 80038b8:	461d      	mov	r5, r3
 80038ba:	f04f 0200 	mov.w	r2, #0
 80038be:	f04f 0300 	mov.w	r3, #0
 80038c2:	00eb      	lsls	r3, r5, #3
 80038c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038c8:	00e2      	lsls	r2, r4, #3
 80038ca:	1dcb      	adds	r3, r1, #7
 80038cc:	08db      	lsrs	r3, r3, #3
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	ebad 0d03 	sub.w	sp, sp, r3
 80038d4:	466b      	mov	r3, sp
 80038d6:	3300      	adds	r3, #0
 80038d8:	613b      	str	r3, [r7, #16]
	];

	uint16_t offset = 0;
 80038da:	2300      	movs	r3, #0
 80038dc:	83bb      	strh	r3, [r7, #28]

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 80038de:	8bbb      	ldrh	r3, [r7, #28]
 80038e0:	693a      	ldr	r2, [r7, #16]
 80038e2:	4413      	add	r3, r2
 80038e4:	89fa      	ldrh	r2, [r7, #14]
 80038e6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 80038e8:	8bbb      	ldrh	r3, [r7, #28]
 80038ea:	3302      	adds	r3, #2
 80038ec:	83bb      	strh	r3, [r7, #28]

	// input register records
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80038ee:	2300      	movs	r3, #0
 80038f0:	837b      	strh	r3, [r7, #26]
 80038f2:	e021      	b.n	8003938 <io_input_reg_type_save+0xfc>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80038f4:	8b7a      	ldrh	r2, [r7, #26]
 80038f6:	492e      	ldr	r1, [pc, #184]	@ (80039b0 <io_input_reg_type_save+0x174>)
 80038f8:	4613      	mov	r3, r2
 80038fa:	005b      	lsls	r3, r3, #1
 80038fc:	4413      	add	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a2b      	ldr	r2, [pc, #172]	@ (80039b4 <io_input_reg_type_save+0x178>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d113      	bne.n	8003932 <io_input_reg_type_save+0xf6>
			IO_Input_Reg_Type_Record newRecord;
			newRecord.index = i;
 800390a:	8b7b      	ldrh	r3, [r7, #26]
 800390c:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_input_reg_channels[i].mode;
 800390e:	8b7a      	ldrh	r2, [r7, #26]
 8003910:	4927      	ldr	r1, [pc, #156]	@ (80039b0 <io_input_reg_type_save+0x174>)
 8003912:	4613      	mov	r3, r2
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	4413      	add	r3, r2
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	440b      	add	r3, r1
 800391c:	3308      	adds	r3, #8
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8003922:	8bbb      	ldrh	r3, [r7, #28]
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4413      	add	r3, r2
 8003928:	68ba      	ldr	r2, [r7, #8]
 800392a:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 800392c:	8bbb      	ldrh	r3, [r7, #28]
 800392e:	3304      	adds	r3, #4
 8003930:	83bb      	strh	r3, [r7, #28]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 8003932:	8b7b      	ldrh	r3, [r7, #26]
 8003934:	3301      	adds	r3, #1
 8003936:	837b      	strh	r3, [r7, #26]
 8003938:	4b1f      	ldr	r3, [pc, #124]	@ (80039b8 <io_input_reg_type_save+0x17c>)
 800393a:	881b      	ldrh	r3, [r3, #0]
 800393c:	8b7a      	ldrh	r2, [r7, #26]
 800393e:	429a      	cmp	r2, r3
 8003940:	d3d8      	bcc.n	80038f4 <io_input_reg_type_save+0xb8>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003942:	8bba      	ldrh	r2, [r7, #28]
 8003944:	88fb      	ldrh	r3, [r7, #6]
 8003946:	6939      	ldr	r1, [r7, #16]
 8003948:	4618      	mov	r0, r3
 800394a:	f7fe fcb2 	bl	80022b2 <EEPROM_WriteBlock>
 800394e:	4603      	mov	r3, r0
 8003950:	f083 0301 	eor.w	r3, r3, #1
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <io_input_reg_type_save+0x122>
 800395a:	2300      	movs	r3, #0
 800395c:	e021      	b.n	80039a2 <io_input_reg_type_save+0x166>
	baseAddress += offset;
 800395e:	88fa      	ldrh	r2, [r7, #6]
 8003960:	8bbb      	ldrh	r3, [r7, #28]
 8003962:	4413      	add	r3, r2
 8003964:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003966:	8bbb      	ldrh	r3, [r7, #28]
 8003968:	4619      	mov	r1, r3
 800396a:	6938      	ldr	r0, [r7, #16]
 800396c:	f002 fbf8 	bl	8006160 <modbus_crc16>
 8003970:	4603      	mov	r3, r0
 8003972:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003974:	f107 010c 	add.w	r1, r7, #12
 8003978:	88fb      	ldrh	r3, [r7, #6]
 800397a:	2202      	movs	r2, #2
 800397c:	4618      	mov	r0, r3
 800397e:	f7fe fc98 	bl	80022b2 <EEPROM_WriteBlock>
 8003982:	4603      	mov	r3, r0
 8003984:	f083 0301 	eor.w	r3, r3, #1
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <io_input_reg_type_save+0x156>
 800398e:	2300      	movs	r3, #0
 8003990:	e007      	b.n	80039a2 <io_input_reg_type_save+0x166>

	// Pass onto emergency stop to save
	baseAddress += sizeof(crc);
 8003992:	88fb      	ldrh	r3, [r7, #6]
 8003994:	3302      	adds	r3, #2
 8003996:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_save(baseAddress);
 8003998:	88fb      	ldrh	r3, [r7, #6]
 800399a:	4618      	mov	r0, r3
 800399c:	f7ff f9e0 	bl	8002d60 <emergencyStop_save>
 80039a0:	4603      	mov	r3, r0
 80039a2:	46b5      	mov	sp, r6
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3724      	adds	r7, #36	@ 0x24
 80039a8:	46bd      	mov	sp, r7
 80039aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80039ae:	bf00      	nop
 80039b0:	20000ddc 	.word	0x20000ddc
 80039b4:	080036c1 	.word	0x080036c1
 80039b8:	20000f5c 	.word	0x20000f5c

080039bc <io_input_reg_type_clear>:

bool io_input_reg_type_clear(bool factoryResetMode) {
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	4603      	mov	r3, r0
 80039c4:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80039c6:	2300      	movs	r3, #0
 80039c8:	81fb      	strh	r3, [r7, #14]
 80039ca:	e017      	b.n	80039fc <io_input_reg_type_clear+0x40>
		if (io_input_reg_channels[i].read_func == (void*)adc_read_func) {
 80039cc:	89fa      	ldrh	r2, [r7, #14]
 80039ce:	4915      	ldr	r1, [pc, #84]	@ (8003a24 <io_input_reg_type_clear+0x68>)
 80039d0:	4613      	mov	r3, r2
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	4413      	add	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	440b      	add	r3, r1
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a12      	ldr	r2, [pc, #72]	@ (8003a28 <io_input_reg_type_clear+0x6c>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d109      	bne.n	80039f6 <io_input_reg_type_clear+0x3a>
			io_input_reg_channels[i].mode = IO_INPUT_REG_VOLTAGE; // default is voltage
 80039e2:	89fa      	ldrh	r2, [r7, #14]
 80039e4:	490f      	ldr	r1, [pc, #60]	@ (8003a24 <io_input_reg_type_clear+0x68>)
 80039e6:	4613      	mov	r3, r2
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	4413      	add	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	3308      	adds	r3, #8
 80039f2:	2200      	movs	r2, #0
 80039f4:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_input_reg_channel_count; i++) {
 80039f6:	89fb      	ldrh	r3, [r7, #14]
 80039f8:	3301      	adds	r3, #1
 80039fa:	81fb      	strh	r3, [r7, #14]
 80039fc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <io_input_reg_type_clear+0x70>)
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	89fa      	ldrh	r2, [r7, #14]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d3e2      	bcc.n	80039cc <io_input_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	f083 0301 	eor.w	r3, r3, #1
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d003      	beq.n	8003a1a <io_input_reg_type_clear+0x5e>
		return automation_save_rules();
 8003a12:	f7fd fcc7 	bl	80013a4 <automation_save_rules>
 8003a16:	4603      	mov	r3, r0
 8003a18:	e000      	b.n	8003a1c <io_input_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 8003a1a:	2301      	movs	r3, #1
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20000ddc 	.word	0x20000ddc
 8003a28:	080036c1 	.word	0x080036c1
 8003a2c:	20000f5c 	.word	0x20000f5c

08003a30 <io_input_reg_type_load>:

bool io_input_reg_type_load(uint16_t baseAddress) {
 8003a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a34:	b08d      	sub	sp, #52	@ 0x34
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	4603      	mov	r3, r0
 8003a3a:	80fb      	strh	r3, [r7, #6]
 8003a3c:	466b      	mov	r3, sp
 8003a3e:	461e      	mov	r6, r3
	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Input_Reg_Type_Record) * MAX_IO_INPUT_REG_PHYSICAL + sizeof(uint16_t);
 8003a40:	2314      	movs	r3, #20
 8003a42:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint8_t buffer[dataLen];
 8003a44:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8003a46:	460b      	mov	r3, r1
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a4c:	b28b      	uxth	r3, r1
 8003a4e:	2200      	movs	r2, #0
 8003a50:	4698      	mov	r8, r3
 8003a52:	4691      	mov	r9, r2
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a60:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a64:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a68:	b28b      	uxth	r3, r1
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	461c      	mov	r4, r3
 8003a6e:	4615      	mov	r5, r2
 8003a70:	f04f 0200 	mov.w	r2, #0
 8003a74:	f04f 0300 	mov.w	r3, #0
 8003a78:	00eb      	lsls	r3, r5, #3
 8003a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a7e:	00e2      	lsls	r2, r4, #3
 8003a80:	460b      	mov	r3, r1
 8003a82:	3307      	adds	r3, #7
 8003a84:	08db      	lsrs	r3, r3, #3
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	ebad 0d03 	sub.w	sp, sp, r3
 8003a8c:	466b      	mov	r3, sp
 8003a8e:	3300      	adds	r3, #0
 8003a90:	627b      	str	r3, [r7, #36]	@ 0x24

	uint16_t offset = 0;
 8003a92:	2300      	movs	r3, #0
 8003a94:	847b      	strh	r3, [r7, #34]	@ 0x22

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8003a96:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003a98:	88fb      	ldrh	r3, [r7, #6]
 8003a9a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fe fc20 	bl	80022e2 <EEPROM_LoadBlock>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	f083 0301 	eor.w	r3, r3, #1
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <io_input_reg_type_load+0x82>
		return false;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	e074      	b.n	8003b9c <io_input_reg_type_load+0x16c>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8003ab2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab6:	4413      	add	r3, r2
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	83bb      	strh	r3, [r7, #28]
	if (temp_reg_count > MAX_IO_INPUT_REG_PHYSICAL) {
 8003abe:	8bbb      	ldrh	r3, [r7, #28]
 8003ac0:	2b04      	cmp	r3, #4
 8003ac2:	d901      	bls.n	8003ac8 <io_input_reg_type_load+0x98>
		return false;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	e069      	b.n	8003b9c <io_input_reg_type_load+0x16c>
	}
	offset += sizeof(temp_reg_count);
 8003ac8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003aca:	3302      	adds	r3, #2
 8003acc:	847b      	strh	r3, [r7, #34]	@ 0x22

	IO_Input_Reg_Type_Record temp_records[MAX_IO_INPUT_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Input_Reg_Type_Record));
 8003ace:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ad2:	18d1      	adds	r1, r2, r3
 8003ad4:	8bbb      	ldrh	r3, [r7, #28]
 8003ad6:	009a      	lsls	r2, r3, #2
 8003ad8:	f107 030c 	add.w	r3, r7, #12
 8003adc:	4618      	mov	r0, r3
 8003ade:	f015 f95a 	bl	8018d96 <memcpy>
	offset += temp_reg_count * sizeof(IO_Input_Reg_Type_Record);
 8003ae2:	8bbb      	ldrh	r3, [r7, #28]
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003aea:	4413      	add	r3, r2
 8003aec:	847b      	strh	r3, [r7, #34]	@ 0x22

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8003aee:	88fa      	ldrh	r2, [r7, #6]
 8003af0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003af2:	4413      	add	r3, r2
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	f107 010a 	add.w	r1, r7, #10
 8003afa:	2202      	movs	r2, #2
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7fe fbf0 	bl	80022e2 <EEPROM_LoadBlock>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f083 0301 	eor.w	r3, r3, #1
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <io_input_reg_type_load+0xe2>
		return false;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	e044      	b.n	8003b9c <io_input_reg_type_load+0x16c>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003b12:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003b14:	4619      	mov	r1, r3
 8003b16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003b18:	f002 fb22 	bl	8006160 <modbus_crc16>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	843b      	strh	r3, [r7, #32]
	if (computed_crc != stored_crc) {
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	8c3a      	ldrh	r2, [r7, #32]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d001      	beq.n	8003b2c <io_input_reg_type_load+0xfc>
		return false;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	e037      	b.n	8003b9c <io_input_reg_type_load+0x16c>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003b30:	e024      	b.n	8003b7c <io_input_reg_type_load+0x14c>
		uint16_t index = temp_records[i].index;
 8003b32:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	3330      	adds	r3, #48	@ 0x30
 8003b38:	443b      	add	r3, r7
 8003b3a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003b3e:	83fb      	strh	r3, [r7, #30]
		if (io_input_reg_channels[index].read_func == (void*)adc_read_func) {
 8003b40:	8bfa      	ldrh	r2, [r7, #30]
 8003b42:	4919      	ldr	r1, [pc, #100]	@ (8003ba8 <io_input_reg_type_load+0x178>)
 8003b44:	4613      	mov	r3, r2
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	4413      	add	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a16      	ldr	r2, [pc, #88]	@ (8003bac <io_input_reg_type_load+0x17c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d10f      	bne.n	8003b76 <io_input_reg_type_load+0x146>
			io_input_reg_channels[index].mode = temp_records[i].mode;
 8003b56:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003b58:	8bfa      	ldrh	r2, [r7, #30]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	3330      	adds	r3, #48	@ 0x30
 8003b5e:	443b      	add	r3, r7
 8003b60:	f813 0c22 	ldrb.w	r0, [r3, #-34]
 8003b64:	4910      	ldr	r1, [pc, #64]	@ (8003ba8 <io_input_reg_type_load+0x178>)
 8003b66:	4613      	mov	r3, r2
 8003b68:	005b      	lsls	r3, r3, #1
 8003b6a:	4413      	add	r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	440b      	add	r3, r1
 8003b70:	3308      	adds	r3, #8
 8003b72:	4602      	mov	r2, r0
 8003b74:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003b76:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003b78:	3301      	adds	r3, #1
 8003b7a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8003b7c:	8bbb      	ldrh	r3, [r7, #28]
 8003b7e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d3d6      	bcc.n	8003b32 <io_input_reg_type_load+0x102>
		}
	}

	// Pass onto emergencystop to load
	baseAddress += offset;
 8003b84:	88fa      	ldrh	r2, [r7, #6]
 8003b86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003b88:	4413      	add	r3, r2
 8003b8a:	80fb      	strh	r3, [r7, #6]
	baseAddress += sizeof(stored_crc);
 8003b8c:	88fb      	ldrh	r3, [r7, #6]
 8003b8e:	3302      	adds	r3, #2
 8003b90:	80fb      	strh	r3, [r7, #6]

	return emergencyStop_load(baseAddress);
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7ff f95b 	bl	8002e50 <emergencyStop_load>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	46b5      	mov	sp, r6
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3734      	adds	r7, #52	@ 0x34
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ba8:	20000ddc 	.word	0x20000ddc
 8003bac:	080036c1 	.word	0x080036c1

08003bb0 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 8003bb6:	f001 fce5 	bl	8005584 <modbus_master_is_busy>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d15a      	bne.n	8003c76 <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003bc0:	4b30      	ldr	r3, [pc, #192]	@ (8003c84 <io_modbus_slave_poll_all+0xd4>)
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 8003bc6:	4b30      	ldr	r3, [pc, #192]	@ (8003c88 <io_modbus_slave_poll_all+0xd8>)
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d055      	beq.n	8003c7a <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003bce:	f002 fb5b 	bl	8006288 <get_ms>
 8003bd2:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	75fb      	strb	r3, [r7, #23]
 8003bd8:	e046      	b.n	8003c68 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003bda:	4b2c      	ldr	r3, [pc, #176]	@ (8003c8c <io_modbus_slave_poll_all+0xdc>)
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
 8003be2:	4413      	add	r3, r2
 8003be4:	4a28      	ldr	r2, [pc, #160]	@ (8003c88 <io_modbus_slave_poll_all+0xd8>)
 8003be6:	8812      	ldrh	r2, [r2, #0]
 8003be8:	fb93 f1f2 	sdiv	r1, r3, r2
 8003bec:	fb01 f202 	mul.w	r2, r1, r2
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 8003bf4:	7bfa      	ldrb	r2, [r7, #15]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	4413      	add	r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4a24      	ldr	r2, [pc, #144]	@ (8003c90 <io_modbus_slave_poll_all+0xe0>)
 8003c00:	4413      	add	r3, r2
 8003c02:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003c10:	d327      	bcc.n	8003c62 <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	7818      	ldrb	r0, [r3, #0]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	7859      	ldrb	r1, [r3, #1]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	885a      	ldrh	r2, [r3, #2]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	3304      	adds	r3, #4
 8003c22:	f001 fc4d 	bl	80054c0 <modbus_master_request_read>
 8003c26:	4603      	mov	r3, r0
 8003c28:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d012      	beq.n	8003c56 <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003c30:	4b14      	ldr	r3, [pc, #80]	@ (8003c84 <io_modbus_slave_poll_all+0xd4>)
 8003c32:	2201      	movs	r2, #1
 8003c34:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	4a11      	ldr	r2, [pc, #68]	@ (8003c88 <io_modbus_slave_poll_all+0xd8>)
 8003c42:	8812      	ldrh	r2, [r2, #0]
 8003c44:	fb93 f1f2 	sdiv	r1, r3, r2
 8003c48:	fb01 f202 	mul.w	r2, r1, r2
 8003c4c:	1a9b      	subs	r3, r3, r2
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	4b0e      	ldr	r3, [pc, #56]	@ (8003c8c <io_modbus_slave_poll_all+0xdc>)
 8003c52:	701a      	strb	r2, [r3, #0]
				break;
 8003c54:	e012      	b.n	8003c7c <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 8003c56:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <io_modbus_slave_poll_all+0xd4>)
 8003c58:	2200      	movs	r2, #0
 8003c5a:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 8003c5c:	480d      	ldr	r0, [pc, #52]	@ (8003c94 <io_modbus_slave_poll_all+0xe4>)
 8003c5e:	f001 fb7f 	bl	8005360 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 8003c62:	7dfb      	ldrb	r3, [r7, #23]
 8003c64:	3301      	adds	r3, #1
 8003c66:	75fb      	strb	r3, [r7, #23]
 8003c68:	7dfb      	ldrb	r3, [r7, #23]
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <io_modbus_slave_poll_all+0xd8>)
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d3b2      	bcc.n	8003bda <io_modbus_slave_poll_all+0x2a>
 8003c74:	e002      	b.n	8003c7c <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 8003c76:	bf00      	nop
 8003c78:	e000      	b.n	8003c7c <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 8003c7a:	bf00      	nop
			}
		}
	}
}
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	20000f93 	.word	0x20000f93
 8003c88:	20000f90 	.word	0x20000f90
 8003c8c:	20000f92 	.word	0x20000f92
 8003c90:	20000f60 	.word	0x20000f60
 8003c94:	0801b03c 	.word	0x0801b03c

08003c98 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d002      	beq.n	8003cae <io_virtual_add+0x16>
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d013      	beq.n	8003cd4 <io_virtual_add+0x3c>
 8003cac:	e026      	b.n	8003cfc <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003cae:	4b1c      	ldr	r3, [pc, #112]	@ (8003d20 <io_virtual_add+0x88>)
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	2b80      	cmp	r3, #128	@ 0x80
 8003cb4:	d101      	bne.n	8003cba <io_virtual_add+0x22>
				return false;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e02d      	b.n	8003d16 <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003cba:	4b19      	ldr	r3, [pc, #100]	@ (8003d20 <io_virtual_add+0x88>)
 8003cbc:	881b      	ldrh	r3, [r3, #0]
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4b18      	ldr	r3, [pc, #96]	@ (8003d24 <io_virtual_add+0x8c>)
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 8003cc6:	4b16      	ldr	r3, [pc, #88]	@ (8003d20 <io_virtual_add+0x88>)
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	4b14      	ldr	r3, [pc, #80]	@ (8003d20 <io_virtual_add+0x88>)
 8003cd0:	801a      	strh	r2, [r3, #0]
			break;
 8003cd2:	e015      	b.n	8003d00 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 8003cd4:	4b14      	ldr	r3, [pc, #80]	@ (8003d28 <io_virtual_add+0x90>)
 8003cd6:	881b      	ldrh	r3, [r3, #0]
 8003cd8:	2b80      	cmp	r3, #128	@ 0x80
 8003cda:	d101      	bne.n	8003ce0 <io_virtual_add+0x48>
				return false;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	e01a      	b.n	8003d16 <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003ce0:	4b11      	ldr	r3, [pc, #68]	@ (8003d28 <io_virtual_add+0x90>)
 8003ce2:	881b      	ldrh	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4b11      	ldr	r3, [pc, #68]	@ (8003d2c <io_virtual_add+0x94>)
 8003ce8:	2100      	movs	r1, #0
 8003cea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003cee:	4b0e      	ldr	r3, [pc, #56]	@ (8003d28 <io_virtual_add+0x90>)
 8003cf0:	881b      	ldrh	r3, [r3, #0]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8003d28 <io_virtual_add+0x90>)
 8003cf8:	801a      	strh	r2, [r3, #0]
			break;
 8003cfa:	e001      	b.n	8003d00 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	e00a      	b.n	8003d16 <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003d00:	f7fd fb50 	bl	80013a4 <automation_save_rules>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f083 0301 	eor.w	r3, r3, #1
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <io_virtual_add+0x7c>
		return false;
 8003d10:	2300      	movs	r3, #0
 8003d12:	e000      	b.n	8003d16 <io_virtual_add+0x7e>
	}

	return true;
 8003d14:	2301      	movs	r3, #1
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20001014 	.word	0x20001014
 8003d24:	20000f94 	.word	0x20000f94
 8003d28:	20001118 	.word	0x20001118
 8003d2c:	20001018 	.word	0x20001018

08003d30 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	6039      	str	r1, [r7, #0]
 8003d3a:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <io_virtual_get_count+0x16>
 8003d42:	2300      	movs	r3, #0
 8003d44:	e012      	b.n	8003d6c <io_virtual_get_count+0x3c>

	switch (type) {
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d002      	beq.n	8003d52 <io_virtual_get_count+0x22>
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d006      	beq.n	8003d5e <io_virtual_get_count+0x2e>
 8003d50:	e00b      	b.n	8003d6a <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 8003d52:	4b09      	ldr	r3, [pc, #36]	@ (8003d78 <io_virtual_get_count+0x48>)
 8003d54:	881a      	ldrh	r2, [r3, #0]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	801a      	strh	r2, [r3, #0]
			return true;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e006      	b.n	8003d6c <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 8003d5e:	4b07      	ldr	r3, [pc, #28]	@ (8003d7c <io_virtual_get_count+0x4c>)
 8003d60:	881a      	ldrh	r2, [r3, #0]
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	801a      	strh	r2, [r3, #0]
			return true;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 8003d6a:	2300      	movs	r3, #0
		}
	}
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	20001014 	.word	0x20001014
 8003d7c:	20001118 	.word	0x20001118

08003d80 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	603a      	str	r2, [r7, #0]
 8003d8a:	71fb      	strb	r3, [r7, #7]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <io_virtual_read+0x1a>
 8003d96:	2300      	movs	r3, #0
 8003d98:	e024      	b.n	8003de4 <io_virtual_read+0x64>

	switch (type) {
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <io_virtual_read+0x26>
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d00f      	beq.n	8003dc4 <io_virtual_read+0x44>
 8003da4:	e01d      	b.n	8003de2 <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003da6:	4b12      	ldr	r3, [pc, #72]	@ (8003df0 <io_virtual_read+0x70>)
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	88ba      	ldrh	r2, [r7, #4]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d301      	bcc.n	8003db4 <io_virtual_read+0x34>
				return false;
 8003db0:	2300      	movs	r3, #0
 8003db2:	e017      	b.n	8003de4 <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 8003db4:	88bb      	ldrh	r3, [r7, #4]
 8003db6:	4a0f      	ldr	r2, [pc, #60]	@ (8003df4 <io_virtual_read+0x74>)
 8003db8:	5cd3      	ldrb	r3, [r2, r3]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	801a      	strh	r2, [r3, #0]
			return true;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e00f      	b.n	8003de4 <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003df8 <io_virtual_read+0x78>)
 8003dc6:	881b      	ldrh	r3, [r3, #0]
 8003dc8:	88ba      	ldrh	r2, [r7, #4]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d301      	bcc.n	8003dd2 <io_virtual_read+0x52>
				return false;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	e008      	b.n	8003de4 <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 8003dd2:	88bb      	ldrh	r3, [r7, #4]
 8003dd4:	4a09      	ldr	r2, [pc, #36]	@ (8003dfc <io_virtual_read+0x7c>)
 8003dd6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	801a      	strh	r2, [r3, #0]
			return true;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <io_virtual_read+0x64>
		}
		default: {
			return false;
 8003de2:	2300      	movs	r3, #0
		}
	}
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	20001014 	.word	0x20001014
 8003df4:	20000f94 	.word	0x20000f94
 8003df8:	20001118 	.word	0x20001118
 8003dfc:	20001018 	.word	0x20001018

08003e00 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	80bb      	strh	r3, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8003e12:	79fb      	ldrb	r3, [r7, #7]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d002      	beq.n	8003e1e <io_virtual_write+0x1e>
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d013      	beq.n	8003e44 <io_virtual_write+0x44>
 8003e1c:	e020      	b.n	8003e60 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003e1e:	4b14      	ldr	r3, [pc, #80]	@ (8003e70 <io_virtual_write+0x70>)
 8003e20:	881b      	ldrh	r3, [r3, #0]
 8003e22:	88ba      	ldrh	r2, [r7, #4]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d301      	bcc.n	8003e2c <io_virtual_write+0x2c>
				return false;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e01a      	b.n	8003e62 <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003e2c:	887b      	ldrh	r3, [r7, #2]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	bf14      	ite	ne
 8003e32:	2301      	movne	r3, #1
 8003e34:	2300      	moveq	r3, #0
 8003e36:	b2da      	uxtb	r2, r3
 8003e38:	88bb      	ldrh	r3, [r7, #4]
 8003e3a:	4611      	mov	r1, r2
 8003e3c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e74 <io_virtual_write+0x74>)
 8003e3e:	54d1      	strb	r1, [r2, r3]
			return true;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e00e      	b.n	8003e62 <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 8003e44:	4b0c      	ldr	r3, [pc, #48]	@ (8003e78 <io_virtual_write+0x78>)
 8003e46:	881b      	ldrh	r3, [r3, #0]
 8003e48:	88ba      	ldrh	r2, [r7, #4]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d301      	bcc.n	8003e52 <io_virtual_write+0x52>
				return false;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	e007      	b.n	8003e62 <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 8003e52:	88bb      	ldrh	r3, [r7, #4]
 8003e54:	4909      	ldr	r1, [pc, #36]	@ (8003e7c <io_virtual_write+0x7c>)
 8003e56:	887a      	ldrh	r2, [r7, #2]
 8003e58:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e000      	b.n	8003e62 <io_virtual_write+0x62>
		}
		default: {
			return false;
 8003e60:	2300      	movs	r3, #0
		}
	}
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	20001014 	.word	0x20001014
 8003e74:	20000f94 	.word	0x20000f94
 8003e78:	20001118 	.word	0x20001118
 8003e7c:	20001018 	.word	0x20001018

08003e80 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b0e6      	sub	sp, #408	@ 0x198
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4602      	mov	r2, r0
 8003e88:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003e8c:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003e90:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 8003e98:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003e9c:	f107 0210 	add.w	r2, r7, #16
 8003ea0:	4413      	add	r3, r2
 8003ea2:	4a4c      	ldr	r2, [pc, #304]	@ (8003fd4 <io_virtual_save+0x154>)
 8003ea4:	8812      	ldrh	r2, [r2, #0]
 8003ea6:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8003ea8:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003eac:	3302      	adds	r3, #2
 8003eae:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 8003eb2:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003eb6:	f107 0210 	add.w	r2, r7, #16
 8003eba:	4413      	add	r3, r2
 8003ebc:	4a45      	ldr	r2, [pc, #276]	@ (8003fd4 <io_virtual_save+0x154>)
 8003ebe:	8812      	ldrh	r2, [r2, #0]
 8003ec0:	4945      	ldr	r1, [pc, #276]	@ (8003fd8 <io_virtual_save+0x158>)
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f014 ff67 	bl	8018d96 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8003ec8:	4b42      	ldr	r3, [pc, #264]	@ (8003fd4 <io_virtual_save+0x154>)
 8003eca:	881a      	ldrh	r2, [r3, #0]
 8003ecc:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003ed0:	4413      	add	r3, r2
 8003ed2:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 8003ed6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003eda:	f107 0210 	add.w	r2, r7, #16
 8003ede:	4413      	add	r3, r2
 8003ee0:	4a3e      	ldr	r2, [pc, #248]	@ (8003fdc <io_virtual_save+0x15c>)
 8003ee2:	8812      	ldrh	r2, [r2, #0]
 8003ee4:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 8003ee6:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003eea:	3302      	adds	r3, #2
 8003eec:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8003ef0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003ef4:	f107 0210 	add.w	r2, r7, #16
 8003ef8:	4413      	add	r3, r2
 8003efa:	4a38      	ldr	r2, [pc, #224]	@ (8003fdc <io_virtual_save+0x15c>)
 8003efc:	8812      	ldrh	r2, [r2, #0]
 8003efe:	0052      	lsls	r2, r2, #1
 8003f00:	4937      	ldr	r1, [pc, #220]	@ (8003fe0 <io_virtual_save+0x160>)
 8003f02:	4618      	mov	r0, r3
 8003f04:	f014 ff47 	bl	8018d96 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003f08:	4b34      	ldr	r3, [pc, #208]	@ (8003fdc <io_virtual_save+0x15c>)
 8003f0a:	881b      	ldrh	r3, [r3, #0]
 8003f0c:	005b      	lsls	r3, r3, #1
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003f14:	4413      	add	r3, r2
 8003f16:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003f1a:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003f1e:	f107 0110 	add.w	r1, r7, #16
 8003f22:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003f26:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fe f9c0 	bl	80022b2 <EEPROM_WriteBlock>
 8003f32:	4603      	mov	r3, r0
 8003f34:	f083 0301 	eor.w	r3, r3, #1
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <io_virtual_save+0xc2>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e042      	b.n	8003fc8 <io_virtual_save+0x148>
	baseAddress += offset;
 8003f42:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003f46:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003f4a:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003f4e:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003f52:	8811      	ldrh	r1, [r2, #0]
 8003f54:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003f58:	440a      	add	r2, r1
 8003f5a:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8003f5c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003f60:	f107 0310 	add.w	r3, r7, #16
 8003f64:	4611      	mov	r1, r2
 8003f66:	4618      	mov	r0, r3
 8003f68:	f002 f8fa 	bl	8006160 <modbus_crc16>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003f74:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 8003f78:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8003f7a:	f107 010e 	add.w	r1, r7, #14
 8003f7e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003f82:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003f86:	881b      	ldrh	r3, [r3, #0]
 8003f88:	2202      	movs	r2, #2
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7fe f991 	bl	80022b2 <EEPROM_WriteBlock>
 8003f90:	4603      	mov	r3, r0
 8003f92:	f083 0301 	eor.w	r3, r3, #1
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <io_virtual_save+0x120>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	e013      	b.n	8003fc8 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 8003fa0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003fa4:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003fa8:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003fac:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003fb0:	8812      	ldrh	r2, [r2, #0]
 8003fb2:	3202      	adds	r2, #2
 8003fb4:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 8003fb6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003fba:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff f943 	bl	800324c <io_holding_reg_type_save>
 8003fc6:	4603      	mov	r3, r0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20001014 	.word	0x20001014
 8003fd8:	20000f94 	.word	0x20000f94
 8003fdc:	20001118 	.word	0x20001118
 8003fe0:	20001018 	.word	0x20001018

08003fe4 <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	4602      	mov	r2, r0
 8003fee:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003ff2:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003ff6:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003ffe:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 8004002:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 8004006:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 800400a:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 800400e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004012:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8004016:	881b      	ldrh	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f7fe f962 	bl	80022e2 <EEPROM_LoadBlock>
 800401e:	4603      	mov	r3, r0
 8004020:	f083 0301 	eor.w	r3, r3, #1
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <io_virtual_load+0x4a>
 800402a:	2300      	movs	r3, #0
 800402c:	e0dd      	b.n	80041ea <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 800402e:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004032:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 8004036:	4413      	add	r3, r2
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	b29a      	uxth	r2, r3
 800403c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004040:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004044:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 8004046:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800404a:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800404e:	881b      	ldrh	r3, [r3, #0]
 8004050:	2b80      	cmp	r3, #128	@ 0x80
 8004052:	d901      	bls.n	8004058 <io_virtual_load+0x74>
 8004054:	2300      	movs	r3, #0
 8004056:	e0c8      	b.n	80041ea <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 8004058:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800405c:	3302      	adds	r3, #2
 800405e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 8004062:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004066:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800406a:	18d1      	adds	r1, r2, r3
 800406c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004070:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800407c:	4618      	mov	r0, r3
 800407e:	f014 fe8a 	bl	8018d96 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 8004082:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004086:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800408a:	881a      	ldrh	r2, [r3, #0]
 800408c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004090:	4413      	add	r3, r2
 8004092:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 8004096:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800409a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800409e:	4413      	add	r3, r2
 80040a0:	881b      	ldrh	r3, [r3, #0]
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80040a8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80040ac:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 80040ae:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80040b2:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	2b80      	cmp	r3, #128	@ 0x80
 80040ba:	d901      	bls.n	80040c0 <io_virtual_load+0xdc>
 80040bc:	2300      	movs	r3, #0
 80040be:	e094      	b.n	80041ea <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 80040c0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80040c4:	3302      	adds	r3, #2
 80040c6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80040ca:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80040ce:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80040d2:	18d1      	adds	r1, r2, r3
 80040d4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80040d8:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	005a      	lsls	r2, r3, #1
 80040e0:	f107 030c 	add.w	r3, r7, #12
 80040e4:	4618      	mov	r0, r3
 80040e6:	f014 fe56 	bl	8018d96 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 80040ea:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80040ee:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80040fc:	4413      	add	r3, r2
 80040fe:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 8004102:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004106:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800410a:	881a      	ldrh	r2, [r3, #0]
 800410c:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8004110:	4413      	add	r3, r2
 8004112:	b29b      	uxth	r3, r3
 8004114:	f107 010a 	add.w	r1, r7, #10
 8004118:	2202      	movs	r2, #2
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe f8e1 	bl	80022e2 <EEPROM_LoadBlock>
 8004120:	4603      	mov	r3, r0
 8004122:	f083 0301 	eor.w	r3, r3, #1
 8004126:	b2db      	uxtb	r3, r3
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <io_virtual_load+0x14c>
 800412c:	2300      	movs	r3, #0
 800412e:	e05c      	b.n	80041ea <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8004130:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8004134:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8004138:	4611      	mov	r1, r2
 800413a:	4618      	mov	r0, r3
 800413c:	f002 f810 	bl	8006160 <modbus_crc16>
 8004140:	4603      	mov	r3, r0
 8004142:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 8004146:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800414a:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 8004154:	429a      	cmp	r2, r3
 8004156:	d001      	beq.n	800415c <io_virtual_load+0x178>
 8004158:	2300      	movs	r3, #0
 800415a:	e046      	b.n	80041ea <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 800415c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004160:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004164:	881a      	ldrh	r2, [r3, #0]
 8004166:	4b23      	ldr	r3, [pc, #140]	@ (80041f4 <io_virtual_load+0x210>)
 8004168:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 800416a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800416e:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 8004172:	881b      	ldrh	r3, [r3, #0]
 8004174:	461a      	mov	r2, r3
 8004176:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800417a:	4619      	mov	r1, r3
 800417c:	481e      	ldr	r0, [pc, #120]	@ (80041f8 <io_virtual_load+0x214>)
 800417e:	f014 fe0a 	bl	8018d96 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 8004182:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004186:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800418a:	881a      	ldrh	r2, [r3, #0]
 800418c:	4b1b      	ldr	r3, [pc, #108]	@ (80041fc <io_virtual_load+0x218>)
 800418e:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8004190:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8004194:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	005a      	lsls	r2, r3, #1
 800419c:	f107 030c 	add.w	r3, r7, #12
 80041a0:	4619      	mov	r1, r3
 80041a2:	4817      	ldr	r0, [pc, #92]	@ (8004200 <io_virtual_load+0x21c>)
 80041a4:	f014 fdf7 	bl	8018d96 <memcpy>

	baseAddress += offset;
 80041a8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80041ac:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80041b0:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 80041b4:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 80041b8:	8811      	ldrh	r1, [r2, #0]
 80041ba:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 80041be:	440a      	add	r2, r1
 80041c0:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 80041c2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80041c6:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80041ca:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 80041ce:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 80041d2:	8812      	ldrh	r2, [r2, #0]
 80041d4:	3202      	adds	r2, #2
 80041d6:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 80041d8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80041dc:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f7ff f8f2 	bl	80033cc <io_holding_reg_type_load>
 80041e8:	4603      	mov	r3, r0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	20001014 	.word	0x20001014
 80041f8:	20000f94 	.word	0x20000f94
 80041fc:	20001118 	.word	0x20001118
 8004200:	20001018 	.word	0x20001018

08004204 <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8004208:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <io_virtual_clear+0x30>)
 800420a:	2200      	movs	r2, #0
 800420c:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 800420e:	4b0a      	ldr	r3, [pc, #40]	@ (8004238 <io_virtual_clear+0x34>)
 8004210:	2200      	movs	r2, #0
 8004212:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 8004214:	2280      	movs	r2, #128	@ 0x80
 8004216:	2100      	movs	r1, #0
 8004218:	4808      	ldr	r0, [pc, #32]	@ (800423c <io_virtual_clear+0x38>)
 800421a:	f014 fd3c 	bl	8018c96 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 800421e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004222:	2100      	movs	r1, #0
 8004224:	4806      	ldr	r0, [pc, #24]	@ (8004240 <io_virtual_clear+0x3c>)
 8004226:	f014 fd36 	bl	8018c96 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 800422a:	f7fd f8bb 	bl	80013a4 <automation_save_rules>
 800422e:	4603      	mov	r3, r0
}
 8004230:	4618      	mov	r0, r3
 8004232:	bd80      	pop	{r7, pc}
 8004234:	20001014 	.word	0x20001014
 8004238:	20001118 	.word	0x20001118
 800423c:	20000f94 	.word	0x20000f94
 8004240:	20001018 	.word	0x20001018

08004244 <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 800424e:	4b0d      	ldr	r3, [pc, #52]	@ (8004284 <io_virtual_factory_reset+0x40>)
 8004250:	2200      	movs	r2, #0
 8004252:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8004254:	4b0c      	ldr	r3, [pc, #48]	@ (8004288 <io_virtual_factory_reset+0x44>)
 8004256:	2200      	movs	r2, #0
 8004258:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 800425a:	2280      	movs	r2, #128	@ 0x80
 800425c:	2100      	movs	r1, #0
 800425e:	480b      	ldr	r0, [pc, #44]	@ (800428c <io_virtual_factory_reset+0x48>)
 8004260:	f014 fd19 	bl	8018c96 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8004264:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004268:	2100      	movs	r1, #0
 800426a:	4809      	ldr	r0, [pc, #36]	@ (8004290 <io_virtual_factory_reset+0x4c>)
 800426c:	f014 fd13 	bl	8018c96 <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 8004270:	88fb      	ldrh	r3, [r7, #6]
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff fe04 	bl	8003e80 <io_virtual_save>
}
 8004278:	bf00      	nop
 800427a:	4618      	mov	r0, r3
 800427c:	3708      	adds	r7, #8
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	20001014 	.word	0x20001014
 8004288:	20001118 	.word	0x20001118
 800428c:	20000f94 	.word	0x20000f94
 8004290:	20001018 	.word	0x20001018

08004294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b096      	sub	sp, #88	@ 0x58
 8004298:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800429a:	f004 fa6a 	bl	8008772 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800429e:	f000 f9e1 	bl	8004664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80042a2:	f000 fbe5 	bl	8004a70 <MX_GPIO_Init>
  MX_DMA_Init();
 80042a6:	f000 fbb1 	bl	8004a0c <MX_DMA_Init>
  MX_I2C1_Init();
 80042aa:	f000 fae3 	bl	8004874 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80042ae:	f000 fb5f 	bl	8004970 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80042b2:	f000 fa23 	bl	80046fc <MX_ADC1_Init>
  MX_DAC1_Init();
 80042b6:	f000 fa99 	bl	80047ec <MX_DAC1_Init>
  MX_USB_Device_Init();
 80042ba:	f013 fa15 	bl	80176e8 <MX_USB_Device_Init>
  MX_SPI1_Init();
 80042be:	f000 fb19 	bl	80048f4 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80042c2:	f00e fcf1 	bl	8012ca8 <MX_FATFS_Init>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <main+0x3c>
    Error_Handler();
 80042cc:	f000 fc8a 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 80042d0:	f7fd fa24 	bl	800171c <display_Setup>
	display_Boot();
 80042d4:	f7fd fa28 	bl	8001728 <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 80042d8:	48c7      	ldr	r0, [pc, #796]	@ (80045f8 <main+0x364>)
 80042da:	f7fe f815 	bl	8002308 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 80042de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80042e2:	f004 fab7 	bl	8008854 <HAL_Delay>
	SD_Detect();
 80042e6:	f003 fc81 	bl	8007bec <SD_Detect>
	SD_Log("System booting");
 80042ea:	48c4      	ldr	r0, [pc, #784]	@ (80045fc <main+0x368>)
 80042ec:	f003 fc86 	bl	8007bfc <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 80042f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80042f4:	48c2      	ldr	r0, [pc, #776]	@ (8004600 <main+0x36c>)
 80042f6:	f006 ff39 	bl	800b16c <HAL_GPIO_ReadPin>
 80042fa:	4603      	mov	r3, r0
 80042fc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8004300:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004304:	2b01      	cmp	r3, #1
 8004306:	d144      	bne.n	8004392 <main+0xfe>
		uint32_t heldTime = 0;
 8004308:	2300      	movs	r3, #0
 800430a:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 800430c:	48bd      	ldr	r0, [pc, #756]	@ (8004604 <main+0x370>)
 800430e:	f003 fc75 	bl	8007bfc <SD_Log>
		display_FactoryResetPage(0); // main
 8004312:	2000      	movs	r0, #0
 8004314:	f7fd fe44 	bl	8001fa0 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8004318:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800431c:	48b8      	ldr	r0, [pc, #736]	@ (8004600 <main+0x36c>)
 800431e:	f006 ff25 	bl	800b16c <HAL_GPIO_ReadPin>
 8004322:	4603      	mov	r3, r0
 8004324:	2b01      	cmp	r3, #1
 8004326:	d128      	bne.n	800437a <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8004328:	2032      	movs	r0, #50	@ 0x32
 800432a:	f004 fa93 	bl	8008854 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 800432e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004330:	3332      	adds	r3, #50	@ 0x32
 8004332:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 8004334:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004336:	f241 3287 	movw	r2, #4999	@ 0x1387
 800433a:	4293      	cmp	r3, r2
 800433c:	d9ec      	bls.n	8004318 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 800433e:	f7fd f8cd 	bl	80014dc <automation_factory_reset>
 8004342:	4603      	mov	r3, r0
 8004344:	f083 0301 	eor.w	r3, r3, #1
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00a      	beq.n	8004364 <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 800434e:	2002      	movs	r0, #2
 8004350:	f7fd fe26 	bl	8001fa0 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 8004354:	48ac      	ldr	r0, [pc, #688]	@ (8004608 <main+0x374>)
 8004356:	f003 fc51 	bl	8007bfc <SD_Log>
						HAL_Delay(4000);
 800435a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800435e:	f004 fa79 	bl	8008854 <HAL_Delay>

						// Continue with boot...
						break;
 8004362:	e014      	b.n	800438e <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 8004364:	2001      	movs	r0, #1
 8004366:	f7fd fe1b 	bl	8001fa0 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 800436a:	48a8      	ldr	r0, [pc, #672]	@ (800460c <main+0x378>)
 800436c:	f003 fc46 	bl	8007bfc <SD_Log>
						HAL_Delay(4000);
 8004370:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8004374:	f004 fa6e 	bl	8008854 <HAL_Delay>

						// Continue with boot
						break;
 8004378:	e009      	b.n	800438e <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 800437a:	2003      	movs	r0, #3
 800437c:	f7fd fe10 	bl	8001fa0 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 8004380:	48a3      	ldr	r0, [pc, #652]	@ (8004610 <main+0x37c>)
 8004382:	f003 fc3b 	bl	8007bfc <SD_Log>
				HAL_Delay(4000);
 8004386:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800438a:	f004 fa63 	bl	8008854 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 800438e:	f7fd f9cb 	bl	8001728 <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8004392:	2001      	movs	r0, #1
 8004394:	f001 f902 	bl	800559c <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 8004398:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800439c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80043a0:	f003 f902 	bl	80075a8 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 80043a4:	4894      	ldr	r0, [pc, #592]	@ (80045f8 <main+0x364>)
 80043a6:	f7fe f87d 	bl	80024a4 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 80043aa:	4a9a      	ldr	r2, [pc, #616]	@ (8004614 <main+0x380>)
 80043ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80043b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80043b4:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 80043b8:	4a97      	ldr	r2, [pc, #604]	@ (8004618 <main+0x384>)
 80043ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80043be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80043c2:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 80043c6:	4a95      	ldr	r2, [pc, #596]	@ (800461c <main+0x388>)
 80043c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80043cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80043d0:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 80043d4:	4a92      	ldr	r2, [pc, #584]	@ (8004620 <main+0x38c>)
 80043d6:	f107 0320 	add.w	r3, r7, #32
 80043da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80043de:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 80043e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80043e6:	4619      	mov	r1, r3
 80043e8:	488e      	ldr	r0, [pc, #568]	@ (8004624 <main+0x390>)
 80043ea:	f7fe faf1 	bl	80029d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 80043ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80043f2:	4619      	mov	r1, r3
 80043f4:	488b      	ldr	r0, [pc, #556]	@ (8004624 <main+0x390>)
 80043f6:	f7fe faeb 	bl	80029d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 80043fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80043fe:	4619      	mov	r1, r3
 8004400:	4888      	ldr	r0, [pc, #544]	@ (8004624 <main+0x390>)
 8004402:	f7fe fae5 	bl	80029d0 <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8004406:	f107 0320 	add.w	r3, r7, #32
 800440a:	4619      	mov	r1, r3
 800440c:	4885      	ldr	r0, [pc, #532]	@ (8004624 <main+0x390>)
 800440e:	f7fe fadf 	bl	80029d0 <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8004412:	4a85      	ldr	r2, [pc, #532]	@ (8004628 <main+0x394>)
 8004414:	f107 0318 	add.w	r3, r7, #24
 8004418:	e892 0003 	ldmia.w	r2, {r0, r1}
 800441c:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8004420:	4a82      	ldr	r2, [pc, #520]	@ (800462c <main+0x398>)
 8004422:	f107 0310 	add.w	r3, r7, #16
 8004426:	e892 0003 	ldmia.w	r2, {r0, r1}
 800442a:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 800442e:	4a80      	ldr	r2, [pc, #512]	@ (8004630 <main+0x39c>)
 8004430:	f107 0308 	add.w	r3, r7, #8
 8004434:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004438:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 800443c:	4a7d      	ldr	r2, [pc, #500]	@ (8004634 <main+0x3a0>)
 800443e:	463b      	mov	r3, r7
 8004440:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004444:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8004448:	f107 0318 	add.w	r3, r7, #24
 800444c:	4619      	mov	r1, r3
 800444e:	487a      	ldr	r0, [pc, #488]	@ (8004638 <main+0x3a4>)
 8004450:	f7fe fb9c 	bl	8002b8c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8004454:	f107 0310 	add.w	r3, r7, #16
 8004458:	4619      	mov	r1, r3
 800445a:	4877      	ldr	r0, [pc, #476]	@ (8004638 <main+0x3a4>)
 800445c:	f7fe fb96 	bl	8002b8c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8004460:	f107 0308 	add.w	r3, r7, #8
 8004464:	4619      	mov	r1, r3
 8004466:	4874      	ldr	r0, [pc, #464]	@ (8004638 <main+0x3a4>)
 8004468:	f7fe fb90 	bl	8002b8c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 800446c:	463b      	mov	r3, r7
 800446e:	4619      	mov	r1, r3
 8004470:	4871      	ldr	r0, [pc, #452]	@ (8004638 <main+0x3a4>)
 8004472:	f7fe fb8b 	bl	8002b8c <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8004476:	2200      	movs	r2, #0
 8004478:	2100      	movs	r1, #0
 800447a:	4870      	ldr	r0, [pc, #448]	@ (800463c <main+0x3a8>)
 800447c:	f7fe fd7e 	bl	8002f7c <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8004480:	2200      	movs	r2, #0
 8004482:	2110      	movs	r1, #16
 8004484:	486d      	ldr	r0, [pc, #436]	@ (800463c <main+0x3a8>)
 8004486:	f7fe fd79 	bl	8002f7c <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1, IO_INPUT_REG_VOLTAGE);
 800448a:	2200      	movs	r2, #0
 800448c:	496c      	ldr	r1, [pc, #432]	@ (8004640 <main+0x3ac>)
 800448e:	486d      	ldr	r0, [pc, #436]	@ (8004644 <main+0x3b0>)
 8004490:	f7ff f896 	bl	80035c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2, IO_INPUT_REG_VOLTAGE);
 8004494:	2200      	movs	r2, #0
 8004496:	496c      	ldr	r1, [pc, #432]	@ (8004648 <main+0x3b4>)
 8004498:	486a      	ldr	r0, [pc, #424]	@ (8004644 <main+0x3b0>)
 800449a:	f7ff f891 	bl	80035c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11, IO_INPUT_REG_VOLTAGE);
 800449e:	2200      	movs	r2, #0
 80044a0:	496a      	ldr	r1, [pc, #424]	@ (800464c <main+0x3b8>)
 80044a2:	4868      	ldr	r0, [pc, #416]	@ (8004644 <main+0x3b0>)
 80044a4:	f7ff f88c 	bl	80035c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14, IO_INPUT_REG_VOLTAGE);
 80044a8:	2200      	movs	r2, #0
 80044aa:	4969      	ldr	r1, [pc, #420]	@ (8004650 <main+0x3bc>)
 80044ac:	4865      	ldr	r0, [pc, #404]	@ (8004644 <main+0x3b0>)
 80044ae:	f7ff f887 	bl	80035c0 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 80044b2:	2200      	movs	r2, #0
 80044b4:	4950      	ldr	r1, [pc, #320]	@ (80045f8 <main+0x364>)
 80044b6:	4867      	ldr	r0, [pc, #412]	@ (8004654 <main+0x3c0>)
 80044b8:	f7ff f882 	bl	80035c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1, IO_INPUT_REG_VOLTAGE);
 80044bc:	2200      	movs	r2, #0
 80044be:	494e      	ldr	r1, [pc, #312]	@ (80045f8 <main+0x364>)
 80044c0:	4865      	ldr	r0, [pc, #404]	@ (8004658 <main+0x3c4>)
 80044c2:	f7ff f87d 	bl	80035c0 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 80044c6:	f7fc fe7b 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80044ca:	2201      	movs	r2, #1
 80044cc:	2140      	movs	r1, #64	@ 0x40
 80044ce:	4863      	ldr	r0, [pc, #396]	@ (800465c <main+0x3c8>)
 80044d0:	f006 fe64 	bl	800b19c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80044d4:	203c      	movs	r0, #60	@ 0x3c
 80044d6:	f004 f9bd 	bl	8008854 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80044da:	2200      	movs	r2, #0
 80044dc:	2140      	movs	r1, #64	@ 0x40
 80044de:	485f      	ldr	r0, [pc, #380]	@ (800465c <main+0x3c8>)
 80044e0:	f006 fe5c 	bl	800b19c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80044e4:	203c      	movs	r0, #60	@ 0x3c
 80044e6:	f004 f9b5 	bl	8008854 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 80044ea:	2201      	movs	r2, #1
 80044ec:	2140      	movs	r1, #64	@ 0x40
 80044ee:	485b      	ldr	r0, [pc, #364]	@ (800465c <main+0x3c8>)
 80044f0:	f006 fe54 	bl	800b19c <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 80044f4:	203c      	movs	r0, #60	@ 0x3c
 80044f6:	f004 f9ad 	bl	8008854 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 80044fa:	2200      	movs	r2, #0
 80044fc:	2140      	movs	r1, #64	@ 0x40
 80044fe:	4857      	ldr	r0, [pc, #348]	@ (800465c <main+0x3c8>)
 8004500:	f006 fe4c 	bl	800b19c <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8004504:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004508:	f004 f9a4 	bl	8008854 <HAL_Delay>

	SD_Log("System boot complete");
 800450c:	4854      	ldr	r0, [pc, #336]	@ (8004660 <main+0x3cc>)
 800450e:	f003 fb75 	bl	8007bfc <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8004512:	f7fd f933 	bl	800177c <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8004516:	2300      	movs	r3, #0
 8004518:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8004520:	2300      	movs	r3, #0
 8004522:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8004524:	f004 f98a 	bl	800883c <HAL_GetTick>
 8004528:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 800452a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800452c:	3301      	adds	r3, #1
 800452e:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* CHECK FOR EMERGENCY STOP BEGIN*/
	  if (emergencyStop_check()) {
 8004530:	f7fe fbd6 	bl	8002ce0 <emergencyStop_check>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d158      	bne.n	80045ec <main+0x358>
		  break; // Do not continue with main loop.
	  }
	  /* CHECK FOR EMERGENCY STOP END*/

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800453a:	f003 f94b 	bl	80077d4 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 800453e:	f003 f99d 	bl	800787c <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8004542:	f7ff fb35 	bl	8003bb0 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8004546:	f001 f803 	bl	8005550 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800454a:	f7fc fe3f 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800454e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004552:	4842      	ldr	r0, [pc, #264]	@ (800465c <main+0x3c8>)
 8004554:	f006 fe0a 	bl	800b16c <HAL_GPIO_ReadPin>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 800455e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004562:	2b01      	cmp	r3, #1
 8004564:	d113      	bne.n	800458e <main+0x2fa>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8004566:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800456a:	2b00      	cmp	r3, #0
 800456c:	d116      	bne.n	800459c <main+0x308>
 800456e:	f004 f965 	bl	800883c <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b32      	cmp	r3, #50	@ 0x32
 800457a:	d90f      	bls.n	800459c <main+0x308>
			  display_BtnPress();
 800457c:	f7fd fddc 	bl	8002138 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8004580:	f004 f95c 	bl	800883c <HAL_GetTick>
 8004584:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 8004586:	2301      	movs	r3, #1
 8004588:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800458c:	e006      	b.n	800459c <main+0x308>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 800458e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004592:	2b00      	cmp	r3, #0
 8004594:	d102      	bne.n	800459c <main+0x308>
		  btn1status = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 800459c:	f004 f94e 	bl	800883c <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80045aa:	d205      	bcs.n	80045b8 <main+0x324>
 80045ac:	f004 f946 	bl	800883c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d906      	bls.n	80045c6 <main+0x332>
		  lastTimeTick = HAL_GetTick();
 80045b8:	f004 f940 	bl	800883c <HAL_GetTick>
 80045bc:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 80045be:	2300      	movs	r3, #0
 80045c0:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 80045c2:	f7fd f8db 	bl	800177c <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 80045c6:	f004 f939 	bl	800883c <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d805      	bhi.n	80045e4 <main+0x350>
 80045d8:	f004 f930 	bl	800883c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d9a2      	bls.n	800452a <main+0x296>
		  display_setPage(0);
 80045e4:	2000      	movs	r0, #0
 80045e6:	f7fd fdc1 	bl	800216c <display_setPage>
  {
 80045ea:	e79e      	b.n	800452a <main+0x296>
		  break; // Do not continue with main loop.
 80045ec:	bf00      	nop
 80045ee:	2300      	movs	r3, #0

	  HAL_Delay(200);*/

  }
  /* USER CODE END 3 */
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3758      	adds	r7, #88	@ 0x58
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	2000119c 	.word	0x2000119c
 80045fc:	0801b048 	.word	0x0801b048
 8004600:	48000400 	.word	0x48000400
 8004604:	0801b058 	.word	0x0801b058
 8004608:	0801b078 	.word	0x0801b078
 800460c:	0801b090 	.word	0x0801b090
 8004610:	0801b0ac 	.word	0x0801b0ac
 8004614:	0801b0e4 	.word	0x0801b0e4
 8004618:	0801b0ec 	.word	0x0801b0ec
 800461c:	0801b0f4 	.word	0x0801b0f4
 8004620:	0801b0fc 	.word	0x0801b0fc
 8004624:	08002b65 	.word	0x08002b65
 8004628:	0801b104 	.word	0x0801b104
 800462c:	0801b10c 	.word	0x0801b10c
 8004630:	0801b114 	.word	0x0801b114
 8004634:	0801b11c 	.word	0x0801b11c
 8004638:	08002c39 	.word	0x08002c39
 800463c:	08003139 	.word	0x08003139
 8004640:	04300002 	.word	0x04300002
 8004644:	080036c1 	.word	0x080036c1
 8004648:	08600004 	.word	0x08600004
 800464c:	2e300800 	.word	0x2e300800
 8004650:	3ac04000 	.word	0x3ac04000
 8004654:	080024dd 	.word	0x080024dd
 8004658:	0800251d 	.word	0x0800251d
 800465c:	48000800 	.word	0x48000800
 8004660:	0801b0cc 	.word	0x0801b0cc

08004664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b094      	sub	sp, #80	@ 0x50
 8004668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800466a:	f107 0318 	add.w	r3, r7, #24
 800466e:	2238      	movs	r2, #56	@ 0x38
 8004670:	2100      	movs	r1, #0
 8004672:	4618      	mov	r0, r3
 8004674:	f014 fb0f 	bl	8018c96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004678:	1d3b      	adds	r3, r7, #4
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	605a      	str	r2, [r3, #4]
 8004680:	609a      	str	r2, [r3, #8]
 8004682:	60da      	str	r2, [r3, #12]
 8004684:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004686:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800468a:	f009 f9ef 	bl	800da6c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800468e:	2302      	movs	r3, #2
 8004690:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004698:	2340      	movs	r3, #64	@ 0x40
 800469a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800469c:	2302      	movs	r3, #2
 800469e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80046a0:	2302      	movs	r3, #2
 80046a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80046a4:	2301      	movs	r3, #1
 80046a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80046a8:	230c      	movs	r3, #12
 80046aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046ac:	2302      	movs	r3, #2
 80046ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80046b0:	2304      	movs	r3, #4
 80046b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80046b4:	2302      	movs	r3, #2
 80046b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046b8:	f107 0318 	add.w	r3, r7, #24
 80046bc:	4618      	mov	r0, r3
 80046be:	f009 fa89 	bl	800dbd4 <HAL_RCC_OscConfig>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d001      	beq.n	80046cc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80046c8:	f000 fa8c 	bl	8004be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80046cc:	230f      	movs	r3, #15
 80046ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80046d0:	2301      	movs	r3, #1
 80046d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80046d8:	2300      	movs	r3, #0
 80046da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80046dc:	2300      	movs	r3, #0
 80046de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80046e0:	1d3b      	adds	r3, r7, #4
 80046e2:	2100      	movs	r1, #0
 80046e4:	4618      	mov	r0, r3
 80046e6:	f009 fd87 	bl	800e1f8 <HAL_RCC_ClockConfig>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80046f0:	f000 fa78 	bl	8004be4 <Error_Handler>
  }
}
 80046f4:	bf00      	nop
 80046f6:	3750      	adds	r7, #80	@ 0x50
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b08c      	sub	sp, #48	@ 0x30
 8004700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004702:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	605a      	str	r2, [r3, #4]
 800470c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800470e:	1d3b      	adds	r3, r7, #4
 8004710:	2220      	movs	r2, #32
 8004712:	2100      	movs	r1, #0
 8004714:	4618      	mov	r0, r3
 8004716:	f014 fabe 	bl	8018c96 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800471a:	4b32      	ldr	r3, [pc, #200]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800471c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8004720:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004722:	4b30      	ldr	r3, [pc, #192]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004724:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004728:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800472a:	4b2e      	ldr	r3, [pc, #184]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800472c:	2200      	movs	r2, #0
 800472e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004730:	4b2c      	ldr	r3, [pc, #176]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004732:	2200      	movs	r2, #0
 8004734:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004736:	4b2b      	ldr	r3, [pc, #172]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004738:	2200      	movs	r2, #0
 800473a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800473c:	4b29      	ldr	r3, [pc, #164]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800473e:	2200      	movs	r2, #0
 8004740:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004742:	4b28      	ldr	r3, [pc, #160]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004744:	2204      	movs	r2, #4
 8004746:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004748:	4b26      	ldr	r3, [pc, #152]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800474a:	2200      	movs	r2, #0
 800474c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800474e:	4b25      	ldr	r3, [pc, #148]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004750:	2200      	movs	r2, #0
 8004752:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004754:	4b23      	ldr	r3, [pc, #140]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004756:	2201      	movs	r2, #1
 8004758:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800475a:	4b22      	ldr	r3, [pc, #136]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004762:	4b20      	ldr	r3, [pc, #128]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004764:	2200      	movs	r2, #0
 8004766:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004768:	4b1e      	ldr	r3, [pc, #120]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800476e:	4b1d      	ldr	r3, [pc, #116]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004776:	4b1b      	ldr	r3, [pc, #108]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004778:	2200      	movs	r2, #0
 800477a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800477c:	4b19      	ldr	r3, [pc, #100]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004784:	4817      	ldr	r0, [pc, #92]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 8004786:	f004 fb01 	bl	8008d8c <HAL_ADC_Init>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004790:	f000 fa28 	bl	8004be4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004794:	2300      	movs	r3, #0
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800479c:	4619      	mov	r1, r3
 800479e:	4811      	ldr	r0, [pc, #68]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 80047a0:	f005 fc06 	bl	8009fb0 <HAL_ADCEx_MultiModeConfigChannel>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80047aa:	f000 fa1b 	bl	8004be4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80047ae:	4b0e      	ldr	r3, [pc, #56]	@ (80047e8 <MX_ADC1_Init+0xec>)
 80047b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80047b2:	2306      	movs	r3, #6
 80047b4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80047b6:	2300      	movs	r3, #0
 80047b8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80047ba:	237f      	movs	r3, #127	@ 0x7f
 80047bc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80047be:	2304      	movs	r3, #4
 80047c0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80047c2:	2300      	movs	r3, #0
 80047c4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80047c6:	1d3b      	adds	r3, r7, #4
 80047c8:	4619      	mov	r1, r3
 80047ca:	4806      	ldr	r0, [pc, #24]	@ (80047e4 <MX_ADC1_Init+0xe8>)
 80047cc:	f004 fe38 	bl	8009440 <HAL_ADC_ConfigChannel>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80047d6:	f000 fa05 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80047da:	bf00      	nop
 80047dc:	3730      	adds	r7, #48	@ 0x30
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	2000111c 	.word	0x2000111c
 80047e8:	04300002 	.word	0x04300002

080047ec <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b08c      	sub	sp, #48	@ 0x30
 80047f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80047f2:	463b      	mov	r3, r7
 80047f4:	2230      	movs	r2, #48	@ 0x30
 80047f6:	2100      	movs	r1, #0
 80047f8:	4618      	mov	r0, r3
 80047fa:	f014 fa4c 	bl	8018c96 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80047fe:	4b1b      	ldr	r3, [pc, #108]	@ (800486c <MX_DAC1_Init+0x80>)
 8004800:	4a1b      	ldr	r2, [pc, #108]	@ (8004870 <MX_DAC1_Init+0x84>)
 8004802:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004804:	4819      	ldr	r0, [pc, #100]	@ (800486c <MX_DAC1_Init+0x80>)
 8004806:	f005 fd86 	bl	800a316 <HAL_DAC_Init>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004810:	f000 f9e8 	bl	8004be4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8004814:	2302      	movs	r3, #2
 8004816:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8004818:	2300      	movs	r3, #0
 800481a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800481c:	2300      	movs	r3, #0
 800481e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004820:	2300      	movs	r3, #0
 8004822:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004824:	2300      	movs	r3, #0
 8004826:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8004828:	2300      	movs	r3, #0
 800482a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800482c:	2300      	movs	r3, #0
 800482e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8004830:	2301      	movs	r3, #1
 8004832:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004834:	2300      	movs	r3, #0
 8004836:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004838:	463b      	mov	r3, r7
 800483a:	2200      	movs	r2, #0
 800483c:	4619      	mov	r1, r3
 800483e:	480b      	ldr	r0, [pc, #44]	@ (800486c <MX_DAC1_Init+0x80>)
 8004840:	f005 fe26 	bl	800a490 <HAL_DAC_ConfigChannel>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800484a:	f000 f9cb 	bl	8004be4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800484e:	463b      	mov	r3, r7
 8004850:	2210      	movs	r2, #16
 8004852:	4619      	mov	r1, r3
 8004854:	4805      	ldr	r0, [pc, #20]	@ (800486c <MX_DAC1_Init+0x80>)
 8004856:	f005 fe1b 	bl	800a490 <HAL_DAC_ConfigChannel>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8004860:	f000 f9c0 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8004864:	bf00      	nop
 8004866:	3730      	adds	r7, #48	@ 0x30
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	20001188 	.word	0x20001188
 8004870:	50000800 	.word	0x50000800

08004874 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004878:	4b1b      	ldr	r3, [pc, #108]	@ (80048e8 <MX_I2C1_Init+0x74>)
 800487a:	4a1c      	ldr	r2, [pc, #112]	@ (80048ec <MX_I2C1_Init+0x78>)
 800487c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 800487e:	4b1a      	ldr	r3, [pc, #104]	@ (80048e8 <MX_I2C1_Init+0x74>)
 8004880:	4a1b      	ldr	r2, [pc, #108]	@ (80048f0 <MX_I2C1_Init+0x7c>)
 8004882:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004884:	4b18      	ldr	r3, [pc, #96]	@ (80048e8 <MX_I2C1_Init+0x74>)
 8004886:	2200      	movs	r2, #0
 8004888:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800488a:	4b17      	ldr	r3, [pc, #92]	@ (80048e8 <MX_I2C1_Init+0x74>)
 800488c:	2201      	movs	r2, #1
 800488e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004890:	4b15      	ldr	r3, [pc, #84]	@ (80048e8 <MX_I2C1_Init+0x74>)
 8004892:	2200      	movs	r2, #0
 8004894:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004896:	4b14      	ldr	r3, [pc, #80]	@ (80048e8 <MX_I2C1_Init+0x74>)
 8004898:	2200      	movs	r2, #0
 800489a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800489c:	4b12      	ldr	r3, [pc, #72]	@ (80048e8 <MX_I2C1_Init+0x74>)
 800489e:	2200      	movs	r2, #0
 80048a0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048a2:	4b11      	ldr	r3, [pc, #68]	@ (80048e8 <MX_I2C1_Init+0x74>)
 80048a4:	2200      	movs	r2, #0
 80048a6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048a8:	4b0f      	ldr	r3, [pc, #60]	@ (80048e8 <MX_I2C1_Init+0x74>)
 80048aa:	2200      	movs	r2, #0
 80048ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80048ae:	480e      	ldr	r0, [pc, #56]	@ (80048e8 <MX_I2C1_Init+0x74>)
 80048b0:	f006 fc8c 	bl	800b1cc <HAL_I2C_Init>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80048ba:	f000 f993 	bl	8004be4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80048be:	2100      	movs	r1, #0
 80048c0:	4809      	ldr	r0, [pc, #36]	@ (80048e8 <MX_I2C1_Init+0x74>)
 80048c2:	f007 fb3b 	bl	800bf3c <HAL_I2CEx_ConfigAnalogFilter>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80048cc:	f000 f98a 	bl	8004be4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80048d0:	2100      	movs	r1, #0
 80048d2:	4805      	ldr	r0, [pc, #20]	@ (80048e8 <MX_I2C1_Init+0x74>)
 80048d4:	f007 fb7d 	bl	800bfd2 <HAL_I2CEx_ConfigDigitalFilter>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80048de:	f000 f981 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80048e2:	bf00      	nop
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	2000119c 	.word	0x2000119c
 80048ec:	40005400 	.word	0x40005400
 80048f0:	00300617 	.word	0x00300617

080048f4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80048f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004968 <MX_SPI1_Init+0x74>)
 80048fa:	4a1c      	ldr	r2, [pc, #112]	@ (800496c <MX_SPI1_Init+0x78>)
 80048fc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80048fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004900:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004904:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004906:	4b18      	ldr	r3, [pc, #96]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004908:	2200      	movs	r2, #0
 800490a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800490c:	4b16      	ldr	r3, [pc, #88]	@ (8004968 <MX_SPI1_Init+0x74>)
 800490e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004912:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004914:	4b14      	ldr	r3, [pc, #80]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004916:	2200      	movs	r2, #0
 8004918:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800491a:	4b13      	ldr	r3, [pc, #76]	@ (8004968 <MX_SPI1_Init+0x74>)
 800491c:	2200      	movs	r2, #0
 800491e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004920:	4b11      	ldr	r3, [pc, #68]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004922:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004926:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004928:	4b0f      	ldr	r3, [pc, #60]	@ (8004968 <MX_SPI1_Init+0x74>)
 800492a:	2228      	movs	r2, #40	@ 0x28
 800492c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800492e:	4b0e      	ldr	r3, [pc, #56]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004930:	2200      	movs	r2, #0
 8004932:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004934:	4b0c      	ldr	r3, [pc, #48]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004936:	2200      	movs	r2, #0
 8004938:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800493a:	4b0b      	ldr	r3, [pc, #44]	@ (8004968 <MX_SPI1_Init+0x74>)
 800493c:	2200      	movs	r2, #0
 800493e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004940:	4b09      	ldr	r3, [pc, #36]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004942:	2207      	movs	r2, #7
 8004944:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004946:	4b08      	ldr	r3, [pc, #32]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800494c:	4b06      	ldr	r3, [pc, #24]	@ (8004968 <MX_SPI1_Init+0x74>)
 800494e:	2208      	movs	r2, #8
 8004950:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004952:	4805      	ldr	r0, [pc, #20]	@ (8004968 <MX_SPI1_Init+0x74>)
 8004954:	f00a f85c 	bl	800ea10 <HAL_SPI_Init>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800495e:	f000 f941 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004962:	bf00      	nop
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	200011f0 	.word	0x200011f0
 800496c:	40013000 	.word	0x40013000

08004970 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004974:	4b23      	ldr	r3, [pc, #140]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 8004976:	4a24      	ldr	r2, [pc, #144]	@ (8004a08 <MX_USART1_UART_Init+0x98>)
 8004978:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800497a:	4b22      	ldr	r3, [pc, #136]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 800497c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004980:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004982:	4b20      	ldr	r3, [pc, #128]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 8004984:	2200      	movs	r2, #0
 8004986:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8004988:	4b1e      	ldr	r3, [pc, #120]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 800498a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800498e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004990:	4b1c      	ldr	r3, [pc, #112]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 8004992:	2200      	movs	r2, #0
 8004994:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004996:	4b1b      	ldr	r3, [pc, #108]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 8004998:	220c      	movs	r2, #12
 800499a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800499c:	4b19      	ldr	r3, [pc, #100]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 800499e:	2200      	movs	r2, #0
 80049a0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049a2:	4b18      	ldr	r3, [pc, #96]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049a8:	4b16      	ldr	r3, [pc, #88]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80049ae:	4b15      	ldr	r3, [pc, #84]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049b4:	4b13      	ldr	r3, [pc, #76]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049ba:	4812      	ldr	r0, [pc, #72]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049bc:	f00a fdcc 	bl	800f558 <HAL_UART_Init>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80049c6:	f000 f90d 	bl	8004be4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049ca:	2100      	movs	r1, #0
 80049cc:	480d      	ldr	r0, [pc, #52]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049ce:	f00c f9b4 	bl	8010d3a <HAL_UARTEx_SetTxFifoThreshold>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80049d8:	f000 f904 	bl	8004be4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80049dc:	2100      	movs	r1, #0
 80049de:	4809      	ldr	r0, [pc, #36]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049e0:	f00c f9e9 	bl	8010db6 <HAL_UARTEx_SetRxFifoThreshold>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80049ea:	f000 f8fb 	bl	8004be4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80049ee:	4805      	ldr	r0, [pc, #20]	@ (8004a04 <MX_USART1_UART_Init+0x94>)
 80049f0:	f00c f96a 	bl	8010cc8 <HAL_UARTEx_DisableFifoMode>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d001      	beq.n	80049fe <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80049fa:	f000 f8f3 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80049fe:	bf00      	nop
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20001254 	.word	0x20001254
 8004a08:	40013800 	.word	0x40013800

08004a0c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004a12:	4b16      	ldr	r3, [pc, #88]	@ (8004a6c <MX_DMA_Init+0x60>)
 8004a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a16:	4a15      	ldr	r2, [pc, #84]	@ (8004a6c <MX_DMA_Init+0x60>)
 8004a18:	f043 0304 	orr.w	r3, r3, #4
 8004a1c:	6493      	str	r3, [r2, #72]	@ 0x48
 8004a1e:	4b13      	ldr	r3, [pc, #76]	@ (8004a6c <MX_DMA_Init+0x60>)
 8004a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a22:	f003 0304 	and.w	r3, r3, #4
 8004a26:	607b      	str	r3, [r7, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a2a:	4b10      	ldr	r3, [pc, #64]	@ (8004a6c <MX_DMA_Init+0x60>)
 8004a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a2e:	4a0f      	ldr	r2, [pc, #60]	@ (8004a6c <MX_DMA_Init+0x60>)
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	6493      	str	r3, [r2, #72]	@ 0x48
 8004a36:	4b0d      	ldr	r3, [pc, #52]	@ (8004a6c <MX_DMA_Init+0x60>)
 8004a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	603b      	str	r3, [r7, #0]
 8004a40:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004a42:	2200      	movs	r2, #0
 8004a44:	2100      	movs	r1, #0
 8004a46:	200b      	movs	r0, #11
 8004a48:	f005 fc31 	bl	800a2ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004a4c:	200b      	movs	r0, #11
 8004a4e:	f005 fc48 	bl	800a2e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004a52:	2200      	movs	r2, #0
 8004a54:	2100      	movs	r1, #0
 8004a56:	200c      	movs	r0, #12
 8004a58:	f005 fc29 	bl	800a2ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004a5c:	200c      	movs	r0, #12
 8004a5e:	f005 fc40 	bl	800a2e2 <HAL_NVIC_EnableIRQ>

}
 8004a62:	bf00      	nop
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40021000 	.word	0x40021000

08004a70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b088      	sub	sp, #32
 8004a74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a76:	f107 030c 	add.w	r3, r7, #12
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	605a      	str	r2, [r3, #4]
 8004a80:	609a      	str	r2, [r3, #8]
 8004a82:	60da      	str	r2, [r3, #12]
 8004a84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a86:	4b54      	ldr	r3, [pc, #336]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a8a:	4a53      	ldr	r2, [pc, #332]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004a8c:	f043 0304 	orr.w	r3, r3, #4
 8004a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a92:	4b51      	ldr	r3, [pc, #324]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a96:	f003 0304 	and.w	r3, r3, #4
 8004a9a:	60bb      	str	r3, [r7, #8]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a9e:	4b4e      	ldr	r3, [pc, #312]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa2:	4a4d      	ldr	r2, [pc, #308]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004aa4:	f043 0301 	orr.w	r3, r3, #1
 8004aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	607b      	str	r3, [r7, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ab6:	4b48      	ldr	r3, [pc, #288]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aba:	4a47      	ldr	r2, [pc, #284]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004abc:	f043 0302 	orr.w	r3, r3, #2
 8004ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ac2:	4b45      	ldr	r3, [pc, #276]	@ (8004bd8 <MX_GPIO_Init+0x168>)
 8004ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	603b      	str	r3, [r7, #0]
 8004acc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 8004ad4:	4841      	ldr	r0, [pc, #260]	@ (8004bdc <MX_GPIO_Init+0x16c>)
 8004ad6:	f006 fb61 	bl	800b19c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004ada:	2200      	movs	r2, #0
 8004adc:	2107      	movs	r1, #7
 8004ade:	4840      	ldr	r0, [pc, #256]	@ (8004be0 <MX_GPIO_Init+0x170>)
 8004ae0:	f006 fb5c 	bl	800b19c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004aea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004aee:	f006 fb55 	bl	800b19c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8004af2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004af6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004af8:	2300      	movs	r3, #0
 8004afa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004afc:	2302      	movs	r3, #2
 8004afe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004b00:	f107 030c 	add.w	r3, r7, #12
 8004b04:	4619      	mov	r1, r3
 8004b06:	4835      	ldr	r0, [pc, #212]	@ (8004bdc <MX_GPIO_Init+0x16c>)
 8004b08:	f006 f9ae 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004b0c:	230c      	movs	r3, #12
 8004b0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b10:	2300      	movs	r3, #0
 8004b12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b14:	2300      	movs	r3, #0
 8004b16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b18:	f107 030c 	add.w	r3, r7, #12
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b22:	f006 f9a1 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 8004b26:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004b2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b38:	f107 030c 	add.w	r3, r7, #12
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4827      	ldr	r0, [pc, #156]	@ (8004bdc <MX_GPIO_Init+0x16c>)
 8004b40:	f006 f992 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8004b44:	2307      	movs	r3, #7
 8004b46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b54:	f107 030c 	add.w	r3, r7, #12
 8004b58:	4619      	mov	r1, r3
 8004b5a:	4821      	ldr	r0, [pc, #132]	@ (8004be0 <MX_GPIO_Init+0x170>)
 8004b5c:	f006 f984 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8004b60:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8004b64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b66:	2300      	movs	r3, #0
 8004b68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b6e:	f107 030c 	add.w	r3, r7, #12
 8004b72:	4619      	mov	r1, r3
 8004b74:	481a      	ldr	r0, [pc, #104]	@ (8004be0 <MX_GPIO_Init+0x170>)
 8004b76:	f006 f977 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 8004b7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b80:	2301      	movs	r3, #1
 8004b82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b84:	2300      	movs	r3, #0
 8004b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 8004b8c:	f107 030c 	add.w	r3, r7, #12
 8004b90:	4619      	mov	r1, r3
 8004b92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b96:	f006 f967 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 8004b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 8004ba8:	f107 030c 	add.w	r3, r7, #12
 8004bac:	4619      	mov	r1, r3
 8004bae:	480b      	ldr	r0, [pc, #44]	@ (8004bdc <MX_GPIO_Init+0x16c>)
 8004bb0:	f006 f95a 	bl	800ae68 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8004bb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004bb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8004bc2:	f107 030c 	add.w	r3, r7, #12
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4805      	ldr	r0, [pc, #20]	@ (8004be0 <MX_GPIO_Init+0x170>)
 8004bca:	f006 f94d 	bl	800ae68 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004bce:	bf00      	nop
 8004bd0:	3720      	adds	r7, #32
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40021000 	.word	0x40021000
 8004bdc:	48000800 	.word	0x48000800
 8004be0:	48000400 	.word	0x48000400

08004be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004be8:	b672      	cpsid	i
}
 8004bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004bec:	bf00      	nop
 8004bee:	e7fd      	b.n	8004bec <Error_Handler+0x8>

08004bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8004c34 <HAL_MspInit+0x44>)
 8004bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bfa:	4a0e      	ldr	r2, [pc, #56]	@ (8004c34 <HAL_MspInit+0x44>)
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c02:	4b0c      	ldr	r3, [pc, #48]	@ (8004c34 <HAL_MspInit+0x44>)
 8004c04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c0e:	4b09      	ldr	r3, [pc, #36]	@ (8004c34 <HAL_MspInit+0x44>)
 8004c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c12:	4a08      	ldr	r2, [pc, #32]	@ (8004c34 <HAL_MspInit+0x44>)
 8004c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c18:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c1a:	4b06      	ldr	r3, [pc, #24]	@ (8004c34 <HAL_MspInit+0x44>)
 8004c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c22:	603b      	str	r3, [r7, #0]
 8004c24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8004c26:	f008 ffc5 	bl	800dbb4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40021000 	.word	0x40021000

08004c38 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b09c      	sub	sp, #112	@ 0x70
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c40:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	605a      	str	r2, [r3, #4]
 8004c4a:	609a      	str	r2, [r3, #8]
 8004c4c:	60da      	str	r2, [r3, #12]
 8004c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c50:	f107 0318 	add.w	r3, r7, #24
 8004c54:	2244      	movs	r2, #68	@ 0x44
 8004c56:	2100      	movs	r1, #0
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f014 f81c 	bl	8018c96 <memset>
  if(hadc->Instance==ADC1)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c66:	d14d      	bne.n	8004d04 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004c68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c6c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8004c6e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004c72:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c74:	f107 0318 	add.w	r3, r7, #24
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f009 fcd9 	bl	800e630 <HAL_RCCEx_PeriphCLKConfig>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004c84:	f7ff ffae 	bl	8004be4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004c88:	4b20      	ldr	r3, [pc, #128]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8c:	4a1f      	ldr	r2, [pc, #124]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004c8e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004c92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c94:	4b1d      	ldr	r3, [pc, #116]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c9c:	617b      	str	r3, [r7, #20]
 8004c9e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ca4:	4a19      	ldr	r2, [pc, #100]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cac:	4b17      	ldr	r3, [pc, #92]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	613b      	str	r3, [r7, #16]
 8004cb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cb8:	4b14      	ldr	r3, [pc, #80]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004cba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cbc:	4a13      	ldr	r2, [pc, #76]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004cbe:	f043 0302 	orr.w	r3, r3, #2
 8004cc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cc4:	4b11      	ldr	r3, [pc, #68]	@ (8004d0c <HAL_ADC_MspInit+0xd4>)
 8004cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cc8:	f003 0302 	and.w	r3, r3, #2
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cdc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ce6:	f006 f8bf 	bl	800ae68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8004cea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004cee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cf8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4804      	ldr	r0, [pc, #16]	@ (8004d10 <HAL_ADC_MspInit+0xd8>)
 8004d00:	f006 f8b2 	bl	800ae68 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004d04:	bf00      	nop
 8004d06:	3770      	adds	r7, #112	@ 0x70
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	48000400 	.word	0x48000400

08004d14 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08a      	sub	sp, #40	@ 0x28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d1c:	f107 0314 	add.w	r3, r7, #20
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	605a      	str	r2, [r3, #4]
 8004d26:	609a      	str	r2, [r3, #8]
 8004d28:	60da      	str	r2, [r3, #12]
 8004d2a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a15      	ldr	r2, [pc, #84]	@ (8004d88 <HAL_DAC_MspInit+0x74>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d124      	bne.n	8004d80 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004d36:	4b15      	ldr	r3, [pc, #84]	@ (8004d8c <HAL_DAC_MspInit+0x78>)
 8004d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d3a:	4a14      	ldr	r2, [pc, #80]	@ (8004d8c <HAL_DAC_MspInit+0x78>)
 8004d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d42:	4b12      	ldr	r3, [pc, #72]	@ (8004d8c <HAL_DAC_MspInit+0x78>)
 8004d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d4a:	613b      	str	r3, [r7, #16]
 8004d4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d8c <HAL_DAC_MspInit+0x78>)
 8004d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d52:	4a0e      	ldr	r2, [pc, #56]	@ (8004d8c <HAL_DAC_MspInit+0x78>)
 8004d54:	f043 0301 	orr.w	r3, r3, #1
 8004d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d8c <HAL_DAC_MspInit+0x78>)
 8004d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8004d66:	2330      	movs	r3, #48	@ 0x30
 8004d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d72:	f107 0314 	add.w	r3, r7, #20
 8004d76:	4619      	mov	r1, r3
 8004d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d7c:	f006 f874 	bl	800ae68 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8004d80:	bf00      	nop
 8004d82:	3728      	adds	r7, #40	@ 0x28
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	50000800 	.word	0x50000800
 8004d8c:	40021000 	.word	0x40021000

08004d90 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b09c      	sub	sp, #112	@ 0x70
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d98:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	605a      	str	r2, [r3, #4]
 8004da2:	609a      	str	r2, [r3, #8]
 8004da4:	60da      	str	r2, [r3, #12]
 8004da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004da8:	f107 0318 	add.w	r3, r7, #24
 8004dac:	2244      	movs	r2, #68	@ 0x44
 8004dae:	2100      	movs	r1, #0
 8004db0:	4618      	mov	r0, r3
 8004db2:	f013 ff70 	bl	8018c96 <memset>
  if(hi2c->Instance==I2C1)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a2d      	ldr	r2, [pc, #180]	@ (8004e70 <HAL_I2C_MspInit+0xe0>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d153      	bne.n	8004e68 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004dc0:	2340      	movs	r3, #64	@ 0x40
 8004dc2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004dc8:	f107 0318 	add.w	r3, r7, #24
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f009 fc2f 	bl	800e630 <HAL_RCCEx_PeriphCLKConfig>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d001      	beq.n	8004ddc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004dd8:	f7ff ff04 	bl	8004be4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ddc:	4b25      	ldr	r3, [pc, #148]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de0:	4a24      	ldr	r2, [pc, #144]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004de2:	f043 0301 	orr.w	r3, r3, #1
 8004de6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004de8:	4b22      	ldr	r3, [pc, #136]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	617b      	str	r3, [r7, #20]
 8004df2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004df4:	4b1f      	ldr	r3, [pc, #124]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004df8:	4a1e      	ldr	r2, [pc, #120]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004dfa:	f043 0302 	orr.w	r3, r3, #2
 8004dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e00:	4b1c      	ldr	r3, [pc, #112]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	613b      	str	r3, [r7, #16]
 8004e0a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004e0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e10:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e12:	2312      	movs	r3, #18
 8004e14:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e16:	2300      	movs	r3, #0
 8004e18:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e1e:	2304      	movs	r3, #4
 8004e20:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e22:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004e26:	4619      	mov	r1, r3
 8004e28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004e2c:	f006 f81c 	bl	800ae68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004e30:	2380      	movs	r3, #128	@ 0x80
 8004e32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e34:	2312      	movs	r3, #18
 8004e36:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004e40:	2304      	movs	r3, #4
 8004e42:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e44:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004e48:	4619      	mov	r1, r3
 8004e4a:	480b      	ldr	r0, [pc, #44]	@ (8004e78 <HAL_I2C_MspInit+0xe8>)
 8004e4c:	f006 f80c 	bl	800ae68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004e50:	4b08      	ldr	r3, [pc, #32]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004e52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e54:	4a07      	ldr	r2, [pc, #28]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004e56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004e5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e5c:	4b05      	ldr	r3, [pc, #20]	@ (8004e74 <HAL_I2C_MspInit+0xe4>)
 8004e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004e68:	bf00      	nop
 8004e6a:	3770      	adds	r7, #112	@ 0x70
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40005400 	.word	0x40005400
 8004e74:	40021000 	.word	0x40021000
 8004e78:	48000400 	.word	0x48000400

08004e7c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b08a      	sub	sp, #40	@ 0x28
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e84:	f107 0314 	add.w	r3, r7, #20
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]
 8004e8c:	605a      	str	r2, [r3, #4]
 8004e8e:	609a      	str	r2, [r3, #8]
 8004e90:	60da      	str	r2, [r3, #12]
 8004e92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a25      	ldr	r2, [pc, #148]	@ (8004f30 <HAL_SPI_MspInit+0xb4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d144      	bne.n	8004f28 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004e9e:	4b25      	ldr	r3, [pc, #148]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ea2:	4a24      	ldr	r2, [pc, #144]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004ea4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ea8:	6613      	str	r3, [r2, #96]	@ 0x60
 8004eaa:	4b22      	ldr	r3, [pc, #136]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004eb2:	613b      	str	r3, [r7, #16]
 8004eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eb6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eba:	4a1e      	ldr	r2, [pc, #120]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004ebc:	f043 0301 	orr.w	r3, r3, #1
 8004ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ec2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ece:	4b19      	ldr	r3, [pc, #100]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ed2:	4a18      	ldr	r2, [pc, #96]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004ed4:	f043 0302 	orr.w	r3, r3, #2
 8004ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004eda:	4b16      	ldr	r3, [pc, #88]	@ (8004f34 <HAL_SPI_MspInit+0xb8>)
 8004edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	60bb      	str	r3, [r7, #8]
 8004ee4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ee6:	23c0      	movs	r3, #192	@ 0xc0
 8004ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eea:	2302      	movs	r3, #2
 8004eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004ef6:	2305      	movs	r3, #5
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004efa:	f107 0314 	add.w	r3, r7, #20
 8004efe:	4619      	mov	r1, r3
 8004f00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f04:	f005 ffb0 	bl	800ae68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004f08:	2308      	movs	r3, #8
 8004f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f14:	2300      	movs	r3, #0
 8004f16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004f18:	2305      	movs	r3, #5
 8004f1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f1c:	f107 0314 	add.w	r3, r7, #20
 8004f20:	4619      	mov	r1, r3
 8004f22:	4805      	ldr	r0, [pc, #20]	@ (8004f38 <HAL_SPI_MspInit+0xbc>)
 8004f24:	f005 ffa0 	bl	800ae68 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004f28:	bf00      	nop
 8004f2a:	3728      	adds	r7, #40	@ 0x28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	40013000 	.word	0x40013000
 8004f34:	40021000 	.word	0x40021000
 8004f38:	48000400 	.word	0x48000400

08004f3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b09a      	sub	sp, #104	@ 0x68
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f44:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	605a      	str	r2, [r3, #4]
 8004f4e:	609a      	str	r2, [r3, #8]
 8004f50:	60da      	str	r2, [r3, #12]
 8004f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f54:	f107 0310 	add.w	r3, r7, #16
 8004f58:	2244      	movs	r2, #68	@ 0x44
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f013 fe9a 	bl	8018c96 <memset>
  if(huart->Instance==USART1)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a4d      	ldr	r2, [pc, #308]	@ (800509c <HAL_UART_MspInit+0x160>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	f040 8093 	bne.w	8005094 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004f72:	2300      	movs	r3, #0
 8004f74:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f76:	f107 0310 	add.w	r3, r7, #16
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f009 fb58 	bl	800e630 <HAL_RCCEx_PeriphCLKConfig>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004f86:	f7ff fe2d 	bl	8004be4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004f8a:	4b45      	ldr	r3, [pc, #276]	@ (80050a0 <HAL_UART_MspInit+0x164>)
 8004f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f8e:	4a44      	ldr	r2, [pc, #272]	@ (80050a0 <HAL_UART_MspInit+0x164>)
 8004f90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f94:	6613      	str	r3, [r2, #96]	@ 0x60
 8004f96:	4b42      	ldr	r3, [pc, #264]	@ (80050a0 <HAL_UART_MspInit+0x164>)
 8004f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fa2:	4b3f      	ldr	r3, [pc, #252]	@ (80050a0 <HAL_UART_MspInit+0x164>)
 8004fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fa6:	4a3e      	ldr	r2, [pc, #248]	@ (80050a0 <HAL_UART_MspInit+0x164>)
 8004fa8:	f043 0301 	orr.w	r3, r3, #1
 8004fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004fae:	4b3c      	ldr	r3, [pc, #240]	@ (80050a0 <HAL_UART_MspInit+0x164>)
 8004fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	60bb      	str	r3, [r7, #8]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8004fba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004fbe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fc0:	2302      	movs	r3, #2
 8004fc2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004fcc:	2307      	movs	r3, #7
 8004fce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fd0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004fda:	f005 ff45 	bl	800ae68 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004fde:	4b31      	ldr	r3, [pc, #196]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8004fe0:	4a31      	ldr	r2, [pc, #196]	@ (80050a8 <HAL_UART_MspInit+0x16c>)
 8004fe2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8004fe6:	2218      	movs	r2, #24
 8004fe8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fea:	4b2e      	ldr	r3, [pc, #184]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ff6:	4b2b      	ldr	r3, [pc, #172]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8004ff8:	2280      	movs	r2, #128	@ 0x80
 8004ffa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ffc:	4b29      	ldr	r3, [pc, #164]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005002:	4b28      	ldr	r3, [pc, #160]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8005004:	2200      	movs	r2, #0
 8005006:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005008:	4b26      	ldr	r3, [pc, #152]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 800500a:	2200      	movs	r2, #0
 800500c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800500e:	4b25      	ldr	r3, [pc, #148]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8005010:	2200      	movs	r2, #0
 8005012:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005014:	4823      	ldr	r0, [pc, #140]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8005016:	f005 fbf5 	bl	800a804 <HAL_DMA_Init>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8005020:	f7ff fde0 	bl	8004be4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a1f      	ldr	r2, [pc, #124]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 8005028:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800502c:	4a1d      	ldr	r2, [pc, #116]	@ (80050a4 <HAL_UART_MspInit+0x168>)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8005032:	4b1e      	ldr	r3, [pc, #120]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005034:	4a1e      	ldr	r2, [pc, #120]	@ (80050b0 <HAL_UART_MspInit+0x174>)
 8005036:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005038:	4b1c      	ldr	r3, [pc, #112]	@ (80050ac <HAL_UART_MspInit+0x170>)
 800503a:	2219      	movs	r2, #25
 800503c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800503e:	4b1b      	ldr	r3, [pc, #108]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005040:	2210      	movs	r2, #16
 8005042:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005044:	4b19      	ldr	r3, [pc, #100]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005046:	2200      	movs	r2, #0
 8005048:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800504a:	4b18      	ldr	r3, [pc, #96]	@ (80050ac <HAL_UART_MspInit+0x170>)
 800504c:	2280      	movs	r2, #128	@ 0x80
 800504e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005050:	4b16      	ldr	r3, [pc, #88]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005052:	2200      	movs	r2, #0
 8005054:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005056:	4b15      	ldr	r3, [pc, #84]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005058:	2200      	movs	r2, #0
 800505a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800505c:	4b13      	ldr	r3, [pc, #76]	@ (80050ac <HAL_UART_MspInit+0x170>)
 800505e:	2200      	movs	r2, #0
 8005060:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005062:	4b12      	ldr	r3, [pc, #72]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005064:	2200      	movs	r2, #0
 8005066:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005068:	4810      	ldr	r0, [pc, #64]	@ (80050ac <HAL_UART_MspInit+0x170>)
 800506a:	f005 fbcb 	bl	800a804 <HAL_DMA_Init>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8005074:	f7ff fdb6 	bl	8004be4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a0c      	ldr	r2, [pc, #48]	@ (80050ac <HAL_UART_MspInit+0x170>)
 800507c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800507e:	4a0b      	ldr	r2, [pc, #44]	@ (80050ac <HAL_UART_MspInit+0x170>)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005084:	2200      	movs	r2, #0
 8005086:	2100      	movs	r1, #0
 8005088:	2025      	movs	r0, #37	@ 0x25
 800508a:	f005 f910 	bl	800a2ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800508e:	2025      	movs	r0, #37	@ 0x25
 8005090:	f005 f927 	bl	800a2e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8005094:	bf00      	nop
 8005096:	3768      	adds	r7, #104	@ 0x68
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	40013800 	.word	0x40013800
 80050a0:	40021000 	.word	0x40021000
 80050a4:	200012e8 	.word	0x200012e8
 80050a8:	40020008 	.word	0x40020008
 80050ac:	20001348 	.word	0x20001348
 80050b0:	4002001c 	.word	0x4002001c

080050b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80050b8:	bf00      	nop
 80050ba:	e7fd      	b.n	80050b8 <NMI_Handler+0x4>

080050bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80050c0:	bf00      	nop
 80050c2:	e7fd      	b.n	80050c0 <HardFault_Handler+0x4>

080050c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80050c4:	b480      	push	{r7}
 80050c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050c8:	bf00      	nop
 80050ca:	e7fd      	b.n	80050c8 <MemManage_Handler+0x4>

080050cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050cc:	b480      	push	{r7}
 80050ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050d0:	bf00      	nop
 80050d2:	e7fd      	b.n	80050d0 <BusFault_Handler+0x4>

080050d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050d4:	b480      	push	{r7}
 80050d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050d8:	bf00      	nop
 80050da:	e7fd      	b.n	80050d8 <UsageFault_Handler+0x4>

080050dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050e0:	bf00      	nop
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050ea:	b480      	push	{r7}
 80050ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050ee:	bf00      	nop
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050fc:	bf00      	nop
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800510a:	f003 fb85 	bl	8008818 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800510e:	bf00      	nop
 8005110:	bd80      	pop	{r7, pc}
	...

08005114 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005118:	4802      	ldr	r0, [pc, #8]	@ (8005124 <DMA1_Channel1_IRQHandler+0x10>)
 800511a:	f005 fd56 	bl	800abca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	200012e8 	.word	0x200012e8

08005128 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800512c:	4802      	ldr	r0, [pc, #8]	@ (8005138 <DMA1_Channel2_IRQHandler+0x10>)
 800512e:	f005 fd4c 	bl	800abca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005132:	bf00      	nop
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	20001348 	.word	0x20001348

0800513c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8005140:	4802      	ldr	r0, [pc, #8]	@ (800514c <USB_LP_IRQHandler+0x10>)
 8005142:	f007 f882 	bl	800c24a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	20003898 	.word	0x20003898

08005150 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005154:	480c      	ldr	r0, [pc, #48]	@ (8005188 <USART1_IRQHandler+0x38>)
 8005156:	f00a facf 	bl	800f6f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 800515a:	4b0b      	ldr	r3, [pc, #44]	@ (8005188 <USART1_IRQHandler+0x38>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005164:	2b40      	cmp	r3, #64	@ 0x40
 8005166:	d10d      	bne.n	8005184 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8005168:	4b07      	ldr	r3, [pc, #28]	@ (8005188 <USART1_IRQHandler+0x38>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2240      	movs	r2, #64	@ 0x40
 800516e:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8005170:	4b05      	ldr	r3, [pc, #20]	@ (8005188 <USART1_IRQHandler+0x38>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4b04      	ldr	r3, [pc, #16]	@ (8005188 <USART1_IRQHandler+0x38>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800517e:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8005180:	f002 fb0a 	bl	8007798 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8005184:	bf00      	nop
 8005186:	bd80      	pop	{r7, pc}
 8005188:	20001254 	.word	0x20001254

0800518c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return 1;
 8005190:	2301      	movs	r3, #1
}
 8005192:	4618      	mov	r0, r3
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <_kill>:

int _kill(int pid, int sig)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80051a6:	f013 fdc9 	bl	8018d3c <__errno>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2216      	movs	r2, #22
 80051ae:	601a      	str	r2, [r3, #0]
  return -1;
 80051b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3708      	adds	r7, #8
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <_exit>:

void _exit (int status)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80051c4:	f04f 31ff 	mov.w	r1, #4294967295
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f7ff ffe7 	bl	800519c <_kill>
  while (1) {}    /* Make sure we hang here */
 80051ce:	bf00      	nop
 80051d0:	e7fd      	b.n	80051ce <_exit+0x12>

080051d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b086      	sub	sp, #24
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	60f8      	str	r0, [r7, #12]
 80051da:	60b9      	str	r1, [r7, #8]
 80051dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051de:	2300      	movs	r3, #0
 80051e0:	617b      	str	r3, [r7, #20]
 80051e2:	e00a      	b.n	80051fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80051e4:	f3af 8000 	nop.w
 80051e8:	4601      	mov	r1, r0
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	60ba      	str	r2, [r7, #8]
 80051f0:	b2ca      	uxtb	r2, r1
 80051f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	3301      	adds	r3, #1
 80051f8:	617b      	str	r3, [r7, #20]
 80051fa:	697a      	ldr	r2, [r7, #20]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	429a      	cmp	r2, r3
 8005200:	dbf0      	blt.n	80051e4 <_read+0x12>
  }

  return len;
 8005202:	687b      	ldr	r3, [r7, #4]
}
 8005204:	4618      	mov	r0, r3
 8005206:	3718      	adds	r7, #24
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}

0800520c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	e009      	b.n	8005232 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	1c5a      	adds	r2, r3, #1
 8005222:	60ba      	str	r2, [r7, #8]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	4618      	mov	r0, r3
 8005228:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	3301      	adds	r3, #1
 8005230:	617b      	str	r3, [r7, #20]
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	429a      	cmp	r2, r3
 8005238:	dbf1      	blt.n	800521e <_write+0x12>
  }
  return len;
 800523a:	687b      	ldr	r3, [r7, #4]
}
 800523c:	4618      	mov	r0, r3
 800523e:	3718      	adds	r7, #24
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <_close>:

int _close(int file)
{
 8005244:	b480      	push	{r7}
 8005246:	b083      	sub	sp, #12
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800524c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005250:	4618      	mov	r0, r3
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800526c:	605a      	str	r2, [r3, #4]
  return 0;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <_isatty>:

int _isatty(int file)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005284:	2301      	movs	r3, #1
}
 8005286:	4618      	mov	r0, r3
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005292:	b480      	push	{r7}
 8005294:	b085      	sub	sp, #20
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b086      	sub	sp, #24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052b4:	4a14      	ldr	r2, [pc, #80]	@ (8005308 <_sbrk+0x5c>)
 80052b6:	4b15      	ldr	r3, [pc, #84]	@ (800530c <_sbrk+0x60>)
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052c0:	4b13      	ldr	r3, [pc, #76]	@ (8005310 <_sbrk+0x64>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d102      	bne.n	80052ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80052c8:	4b11      	ldr	r3, [pc, #68]	@ (8005310 <_sbrk+0x64>)
 80052ca:	4a12      	ldr	r2, [pc, #72]	@ (8005314 <_sbrk+0x68>)
 80052cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052ce:	4b10      	ldr	r3, [pc, #64]	@ (8005310 <_sbrk+0x64>)
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4413      	add	r3, r2
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d207      	bcs.n	80052ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052dc:	f013 fd2e 	bl	8018d3c <__errno>
 80052e0:	4603      	mov	r3, r0
 80052e2:	220c      	movs	r2, #12
 80052e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052e6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ea:	e009      	b.n	8005300 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052ec:	4b08      	ldr	r3, [pc, #32]	@ (8005310 <_sbrk+0x64>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052f2:	4b07      	ldr	r3, [pc, #28]	@ (8005310 <_sbrk+0x64>)
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4413      	add	r3, r2
 80052fa:	4a05      	ldr	r2, [pc, #20]	@ (8005310 <_sbrk+0x64>)
 80052fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052fe:	68fb      	ldr	r3, [r7, #12]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3718      	adds	r7, #24
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	20008000 	.word	0x20008000
 800530c:	00000400 	.word	0x00000400
 8005310:	200013a8 	.word	0x200013a8
 8005314:	20003ee0 	.word	0x20003ee0

08005318 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005318:	b480      	push	{r7}
 800531a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800531c:	4b06      	ldr	r3, [pc, #24]	@ (8005338 <SystemInit+0x20>)
 800531e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005322:	4a05      	ldr	r2, [pc, #20]	@ (8005338 <SystemInit+0x20>)
 8005324:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005328:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800532c:	bf00      	nop
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	e000ed00 	.word	0xe000ed00

0800533c <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8005344:	6878      	ldr	r0, [r7, #4]
 8005346:	f7fa ffbb 	bl	80002c0 <strlen>
 800534a:	4603      	mov	r3, r0
 800534c:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 800534e:	89fb      	ldrh	r3, [r7, #14]
 8005350:	4619      	mov	r1, r3
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f012 fa86 	bl	8017864 <CDC_Transmit_FS>
}
 8005358:	bf00      	nop
 800535a:	3710      	adds	r7, #16
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8005360:	b580      	push	{r7, lr}
 8005362:	b0a2      	sub	sp, #136	@ 0x88
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8005368:	f107 0008 	add.w	r0, r7, #8
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a06      	ldr	r2, [pc, #24]	@ (8005388 <usb_serial_println+0x28>)
 8005370:	2180      	movs	r1, #128	@ 0x80
 8005372:	f013 fbdb 	bl	8018b2c <sniprintf>
	usb_serial_print(buffer);
 8005376:	f107 0308 	add.w	r3, r7, #8
 800537a:	4618      	mov	r0, r3
 800537c:	f7ff ffde 	bl	800533c <usb_serial_print>
}
 8005380:	bf00      	nop
 8005382:	3788      	adds	r7, #136	@ 0x88
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	0801b124 	.word	0x0801b124

0800538c <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	4603      	mov	r3, r0
 8005394:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 8005396:	79fb      	ldrb	r3, [r7, #7]
 8005398:	2b03      	cmp	r3, #3
 800539a:	d813      	bhi.n	80053c4 <get_function_code+0x38>
 800539c:	a201      	add	r2, pc, #4	@ (adr r2, 80053a4 <get_function_code+0x18>)
 800539e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a2:	bf00      	nop
 80053a4:	080053b5 	.word	0x080053b5
 80053a8:	080053b9 	.word	0x080053b9
 80053ac:	080053bd 	.word	0x080053bd
 80053b0:	080053c1 	.word	0x080053c1
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e006      	b.n	80053c6 <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 80053b8:	2302      	movs	r3, #2
 80053ba:	e004      	b.n	80053c6 <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 80053bc:	2303      	movs	r3, #3
 80053be:	e002      	b.n	80053c6 <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 80053c0:	2304      	movs	r3, #4
 80053c2:	e000      	b.n	80053c6 <get_function_code+0x3a>
		default: return 0x00;
 80053c4:	2300      	movs	r3, #0
	}
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop

080053d4 <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 80053e0:	4b36      	ldr	r3, [pc, #216]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	f083 0301 	eor.w	r3, r3, #1
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d15a      	bne.n	80054a4 <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 80053ee:	887b      	ldrh	r3, [r7, #2]
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d959      	bls.n	80054a8 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	785b      	ldrb	r3, [r3, #1]
 80053fe:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8005400:	4b2e      	ldr	r3, [pc, #184]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 8005402:	785b      	ldrb	r3, [r3, #1]
 8005404:	7bfa      	ldrb	r2, [r7, #15]
 8005406:	429a      	cmp	r2, r3
 8005408:	d150      	bne.n	80054ac <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 800540a:	887b      	ldrh	r3, [r7, #2]
 800540c:	3b01      	subs	r3, #1
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	4413      	add	r3, r2
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	b21b      	sxth	r3, r3
 8005416:	021b      	lsls	r3, r3, #8
 8005418:	b21a      	sxth	r2, r3
 800541a:	887b      	ldrh	r3, [r7, #2]
 800541c:	3b02      	subs	r3, #2
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	440b      	add	r3, r1
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	b21b      	sxth	r3, r3
 8005426:	4313      	orrs	r3, r2
 8005428:	b21b      	sxth	r3, r3
 800542a:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 800542c:	887b      	ldrh	r3, [r7, #2]
 800542e:	3b02      	subs	r3, #2
 8005430:	b29b      	uxth	r3, r3
 8005432:	4619      	mov	r1, r3
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 fe93 	bl	8006160 <modbus_crc16>
 800543a:	4603      	mov	r3, r0
 800543c:	461a      	mov	r2, r3
 800543e:	89bb      	ldrh	r3, [r7, #12]
 8005440:	4293      	cmp	r3, r2
 8005442:	d135      	bne.n	80054b0 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8005444:	4b1d      	ldr	r3, [pc, #116]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 8005446:	789b      	ldrb	r3, [r3, #2]
 8005448:	4618      	mov	r0, r3
 800544a:	f7ff ff9f 	bl	800538c <get_function_code>
 800544e:	4603      	mov	r3, r0
 8005450:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8005452:	7bba      	ldrb	r2, [r7, #14]
 8005454:	7afb      	ldrb	r3, [r7, #11]
 8005456:	429a      	cmp	r2, r3
 8005458:	d12c      	bne.n	80054b4 <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 800545a:	4b18      	ldr	r3, [pc, #96]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 800545c:	68db      	ldr	r3, [r3, #12]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d103      	bne.n	800546a <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8005462:	4b16      	ldr	r3, [pc, #88]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]
		return;
 8005468:	e025      	b.n	80054b6 <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 800546a:	887b      	ldrh	r3, [r7, #2]
 800546c:	2b04      	cmp	r3, #4
 800546e:	d915      	bls.n	800549c <modbus_master_handle_frame+0xc8>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	3302      	adds	r3, #2
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d910      	bls.n	800549c <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	3303      	adds	r3, #3
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	b21b      	sxth	r3, r3
 8005482:	021b      	lsls	r3, r3, #8
 8005484:	b21a      	sxth	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	3304      	adds	r3, #4
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	b21b      	sxth	r3, r3
 800548e:	4313      	orrs	r3, r2
 8005490:	b21b      	sxth	r3, r3
 8005492:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8005494:	4b09      	ldr	r3, [pc, #36]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	893a      	ldrh	r2, [r7, #8]
 800549a:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 800549c:	4b07      	ldr	r3, [pc, #28]	@ (80054bc <modbus_master_handle_frame+0xe8>)
 800549e:	2200      	movs	r2, #0
 80054a0:	701a      	strb	r2, [r3, #0]
 80054a2:	e008      	b.n	80054b6 <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 80054a4:	bf00      	nop
 80054a6:	e006      	b.n	80054b6 <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 80054a8:	bf00      	nop
 80054aa:	e004      	b.n	80054b6 <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 80054ac:	bf00      	nop
 80054ae:	e002      	b.n	80054b6 <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 80054b0:	bf00      	nop
 80054b2:	e000      	b.n	80054b6 <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 80054b4:	bf00      	nop
}
 80054b6:	3710      	adds	r7, #16
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	200013ac 	.word	0x200013ac

080054c0 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	603b      	str	r3, [r7, #0]
 80054c8:	4603      	mov	r3, r0
 80054ca:	71fb      	strb	r3, [r7, #7]
 80054cc:	460b      	mov	r3, r1
 80054ce:	71bb      	strb	r3, [r7, #6]
 80054d0:	4613      	mov	r3, r2
 80054d2:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 80054d4:	4b1d      	ldr	r3, [pc, #116]	@ (800554c <modbus_master_request_read+0x8c>)
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <modbus_master_request_read+0x20>
 80054dc:	2300      	movs	r3, #0
 80054de:	e030      	b.n	8005542 <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 80054e0:	79bb      	ldrb	r3, [r7, #6]
 80054e2:	4618      	mov	r0, r3
 80054e4:	f7ff ff52 	bl	800538c <get_function_code>
 80054e8:	4603      	mov	r3, r0
 80054ea:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 80054ec:	79fb      	ldrb	r3, [r7, #7]
 80054ee:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 80054f0:	7dfb      	ldrb	r3, [r7, #23]
 80054f2:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 80054f4:	88bb      	ldrh	r3, [r7, #4]
 80054f6:	0a1b      	lsrs	r3, r3, #8
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 80054fe:	88bb      	ldrh	r3, [r7, #4]
 8005500:	b2db      	uxtb	r3, r3
 8005502:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8005504:	2300      	movs	r3, #0
 8005506:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8005508:	2301      	movs	r3, #1
 800550a:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 800550c:	f107 030c 	add.w	r3, r7, #12
 8005510:	2108      	movs	r1, #8
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fe62 	bl	80061dc <modbus_send_response>

	current_request.active = true;
 8005518:	4b0c      	ldr	r3, [pc, #48]	@ (800554c <modbus_master_request_read+0x8c>)
 800551a:	2201      	movs	r2, #1
 800551c:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 800551e:	4a0b      	ldr	r2, [pc, #44]	@ (800554c <modbus_master_request_read+0x8c>)
 8005520:	79fb      	ldrb	r3, [r7, #7]
 8005522:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8005524:	4a09      	ldr	r2, [pc, #36]	@ (800554c <modbus_master_request_read+0x8c>)
 8005526:	79bb      	ldrb	r3, [r7, #6]
 8005528:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 800552a:	4a08      	ldr	r2, [pc, #32]	@ (800554c <modbus_master_request_read+0x8c>)
 800552c:	88bb      	ldrh	r3, [r7, #4]
 800552e:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8005530:	4a06      	ldr	r2, [pc, #24]	@ (800554c <modbus_master_request_read+0x8c>)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8005536:	f000 fea7 	bl	8006288 <get_ms>
 800553a:	4603      	mov	r3, r0
 800553c:	4a03      	ldr	r2, [pc, #12]	@ (800554c <modbus_master_request_read+0x8c>)
 800553e:	6093      	str	r3, [r2, #8]

	return true;
 8005540:	2301      	movs	r3, #1
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	200013ac 	.word	0x200013ac

08005550 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 8005556:	f000 fe97 	bl	8006288 <get_ms>
 800555a:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 800555c:	4b08      	ldr	r3, [pc, #32]	@ (8005580 <modbus_master_poll_timeout+0x30>)
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d008      	beq.n	8005576 <modbus_master_poll_timeout+0x26>
 8005564:	4b06      	ldr	r3, [pc, #24]	@ (8005580 <modbus_master_poll_timeout+0x30>)
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	2bc8      	cmp	r3, #200	@ 0xc8
 800556e:	d902      	bls.n	8005576 <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8005570:	4b03      	ldr	r3, [pc, #12]	@ (8005580 <modbus_master_poll_timeout+0x30>)
 8005572:	2200      	movs	r2, #0
 8005574:	701a      	strb	r2, [r3, #0]
	}
}
 8005576:	bf00      	nop
 8005578:	3708      	adds	r7, #8
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	200013ac 	.word	0x200013ac

08005584 <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
	return current_request.active;
 8005588:	4b03      	ldr	r3, [pc, #12]	@ (8005598 <modbus_master_is_busy+0x14>)
 800558a:	781b      	ldrb	r3, [r3, #0]
}
 800558c:	4618      	mov	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	200013ac 	.word	0x200013ac

0800559c <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	4603      	mov	r3, r0
 80055a4:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80055a6:	4a04      	ldr	r2, [pc, #16]	@ (80055b8 <modbus_Setup+0x1c>)
 80055a8:	79fb      	ldrb	r3, [r7, #7]
 80055aa:	7013      	strb	r3, [r2, #0]
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	200013bc 	.word	0x200013bc

080055bc <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 80055bc:	b580      	push	{r7, lr}
 80055be:	b0e0      	sub	sp, #384	@ 0x180
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055c6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055ca:	6018      	str	r0, [r3, #0]
 80055cc:	460a      	mov	r2, r1
 80055ce:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055d2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80055d6:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 80055d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055dc:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80055e0:	881b      	ldrh	r3, [r3, #0]
 80055e2:	2b05      	cmp	r3, #5
 80055e4:	f240 85a5 	bls.w	8006132 <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 80055e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80055f8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055fc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	785b      	ldrb	r3, [r3, #1]
 8005604:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8005608:	4bcb      	ldr	r3, [pc, #812]	@ (8005938 <modbus_slave_handle_frame+0x37c>)
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8005610:	429a      	cmp	r2, r3
 8005612:	f040 8590 	bne.w	8006136 <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8005616:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800561a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800561e:	881b      	ldrh	r3, [r3, #0]
 8005620:	3b01      	subs	r3, #1
 8005622:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8005626:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	4413      	add	r3, r2
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	b21b      	sxth	r3, r3
 8005632:	021b      	lsls	r3, r3, #8
 8005634:	b21a      	sxth	r2, r3
 8005636:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800563a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800563e:	881b      	ldrh	r3, [r3, #0]
 8005640:	3b02      	subs	r3, #2
 8005642:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8005646:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800564a:	6809      	ldr	r1, [r1, #0]
 800564c:	440b      	add	r3, r1
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	b21b      	sxth	r3, r3
 8005652:	4313      	orrs	r3, r2
 8005654:	b21b      	sxth	r3, r3
 8005656:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 800565a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800565e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005662:	881b      	ldrh	r3, [r3, #0]
 8005664:	3b02      	subs	r3, #2
 8005666:	b29a      	uxth	r2, r3
 8005668:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800566c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005670:	4611      	mov	r1, r2
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	f000 fd74 	bl	8006160 <modbus_crc16>
 8005678:	4603      	mov	r3, r0
 800567a:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 800567e:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8005682:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8005686:	429a      	cmp	r2, r3
 8005688:	f040 8557 	bne.w	800613a <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 800568c:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8005690:	3b01      	subs	r3, #1
 8005692:	2b0f      	cmp	r3, #15
 8005694:	f200 853f 	bhi.w	8006116 <modbus_slave_handle_frame+0xb5a>
 8005698:	a201      	add	r2, pc, #4	@ (adr r2, 80056a0 <modbus_slave_handle_frame+0xe4>)
 800569a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800569e:	bf00      	nop
 80056a0:	080056e1 	.word	0x080056e1
 80056a4:	08005889 	.word	0x08005889
 80056a8:	08005a3d 	.word	0x08005a3d
 80056ac:	08005ba7 	.word	0x08005ba7
 80056b0:	08005d1d 	.word	0x08005d1d
 80056b4:	08005dc9 	.word	0x08005dc9
 80056b8:	08006117 	.word	0x08006117
 80056bc:	08006117 	.word	0x08006117
 80056c0:	08006117 	.word	0x08006117
 80056c4:	08006117 	.word	0x08006117
 80056c8:	08006117 	.word	0x08006117
 80056cc:	08006117 	.word	0x08006117
 80056d0:	08006117 	.word	0x08006117
 80056d4:	08006117 	.word	0x08006117
 80056d8:	08005e61 	.word	0x08005e61
 80056dc:	08005fd5 	.word	0x08005fd5
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80056e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056e4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3302      	adds	r3, #2
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	b21b      	sxth	r3, r3
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	b21a      	sxth	r2, r3
 80056f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80056f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3303      	adds	r3, #3
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	b21b      	sxth	r3, r3
 8005704:	4313      	orrs	r3, r2
 8005706:	b21b      	sxth	r3, r3
 8005708:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800570c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005710:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	3304      	adds	r3, #4
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	b21b      	sxth	r3, r3
 800571c:	021b      	lsls	r3, r3, #8
 800571e:	b21a      	sxth	r2, r3
 8005720:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005724:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3305      	adds	r3, #5
 800572c:	781b      	ldrb	r3, [r3, #0]
 800572e:	b21b      	sxth	r3, r3
 8005730:	4313      	orrs	r3, r2
 8005732:	b21b      	sxth	r3, r3
 8005734:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8005738:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <modbus_slave_handle_frame+0x18c>
 8005740:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005744:	2b20      	cmp	r3, #32
 8005746:	d909      	bls.n	800575c <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005748:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800574c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005750:	2203      	movs	r2, #3
 8005752:	4618      	mov	r0, r3
 8005754:	f000 fd6c 	bl	8006230 <modbus_send_exception>
				return;
 8005758:	f000 bcf0 	b.w	800613c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 800575c:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8005760:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005764:	4413      	add	r3, r2
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 800576e:	4b73      	ldr	r3, [pc, #460]	@ (800593c <modbus_slave_handle_frame+0x380>)
 8005770:	881b      	ldrh	r3, [r3, #0]
 8005772:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8005776:	429a      	cmp	r2, r3
 8005778:	d309      	bcc.n	800578e <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800577a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800577e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005782:	2202      	movs	r2, #2
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fd53 	bl	8006230 <modbus_send_exception>
				return;
 800578a:	f000 bcd7 	b.w	800613c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800578e:	4b6a      	ldr	r3, [pc, #424]	@ (8005938 <modbus_slave_handle_frame+0x37c>)
 8005790:	781a      	ldrb	r2, [r3, #0]
 8005792:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005796:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800579a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800579c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057a4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80057a8:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80057aa:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80057ae:	3307      	adds	r3, #7
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	da00      	bge.n	80057b6 <modbus_slave_handle_frame+0x1fa>
 80057b4:	3307      	adds	r3, #7
 80057b6:	10db      	asrs	r3, r3, #3
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80057be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80057c2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80057c4:	2303      	movs	r3, #3
 80057c6:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80057ca:	2300      	movs	r3, #0
 80057cc:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 80057d0:	2300      	movs	r3, #0
 80057d2:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 80057d6:	2300      	movs	r3, #0
 80057d8:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80057dc:	e044      	b.n	8005868 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80057de:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fd f948 	bl	8002a78 <io_coil_read>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80057ee:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d10b      	bne.n	800580e <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80057f6:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80057fa:	2201      	movs	r2, #1
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	b25a      	sxtb	r2, r3
 8005802:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8005806:	4313      	orrs	r3, r2
 8005808:	b25b      	sxtb	r3, r3
 800580a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800580e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8005812:	3301      	adds	r3, #1
 8005814:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8005818:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800581c:	2b08      	cmp	r3, #8
 800581e:	d006      	beq.n	800582e <modbus_slave_handle_frame+0x272>
 8005820:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8005824:	3b01      	subs	r3, #1
 8005826:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800582a:	429a      	cmp	r2, r3
 800582c:	d112      	bne.n	8005854 <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800582e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8005832:	1c5a      	adds	r2, r3, #1
 8005834:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8005838:	4619      	mov	r1, r3
 800583a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800583e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005842:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8005846:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005848:	2300      	movs	r3, #0
 800584a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800584e:	2300      	movs	r3, #0
 8005850:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8005854:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005858:	3301      	adds	r3, #1
 800585a:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 800585e:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8005862:	3301      	adds	r3, #1
 8005864:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8005868:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800586c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8005870:	429a      	cmp	r2, r3
 8005872:	dbb4      	blt.n	80057de <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8005874:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8005878:	f107 030c 	add.w	r3, r7, #12
 800587c:	4611      	mov	r1, r2
 800587e:	4618      	mov	r0, r3
 8005880:	f000 fcac 	bl	80061dc <modbus_send_response>
 8005884:	f000 bc5a 	b.w	800613c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005888:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800588c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	3302      	adds	r3, #2
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	b21b      	sxth	r3, r3
 8005898:	021b      	lsls	r3, r3, #8
 800589a:	b21a      	sxth	r2, r3
 800589c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3303      	adds	r3, #3
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	b21b      	sxth	r3, r3
 80058ac:	4313      	orrs	r3, r2
 80058ae:	b21b      	sxth	r3, r3
 80058b0:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 80058b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	3304      	adds	r3, #4
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	b21b      	sxth	r3, r3
 80058c4:	021b      	lsls	r3, r3, #8
 80058c6:	b21a      	sxth	r2, r3
 80058c8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80058cc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	3305      	adds	r3, #5
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	b21b      	sxth	r3, r3
 80058d8:	4313      	orrs	r3, r2
 80058da:	b21b      	sxth	r3, r3
 80058dc:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80058e0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d003      	beq.n	80058f0 <modbus_slave_handle_frame+0x334>
 80058e8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80058ec:	2b04      	cmp	r3, #4
 80058ee:	d909      	bls.n	8005904 <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80058f0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80058f4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80058f8:	2203      	movs	r2, #3
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fc98 	bl	8006230 <modbus_send_exception>
				return;
 8005900:	f000 bc1c 	b.w	800613c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8005904:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005908:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800590c:	4413      	add	r3, r2
 800590e:	b29b      	uxth	r3, r3
 8005910:	3b01      	subs	r3, #1
 8005912:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8005916:	4b0a      	ldr	r3, [pc, #40]	@ (8005940 <modbus_slave_handle_frame+0x384>)
 8005918:	881b      	ldrh	r3, [r3, #0]
 800591a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800591e:	429a      	cmp	r2, r3
 8005920:	d310      	bcc.n	8005944 <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005922:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005926:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800592a:	2202      	movs	r2, #2
 800592c:	4618      	mov	r0, r3
 800592e:	f000 fc7f 	bl	8006230 <modbus_send_exception>
				return;
 8005932:	f000 bc03 	b.w	800613c <modbus_slave_handle_frame+0xb80>
 8005936:	bf00      	nop
 8005938:	200013bc 	.word	0x200013bc
 800593c:	20000c28 	.word	0x20000c28
 8005940:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005944:	4bc3      	ldr	r3, [pc, #780]	@ (8005c54 <modbus_slave_handle_frame+0x698>)
 8005946:	781a      	ldrb	r2, [r3, #0]
 8005948:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800594c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005950:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005952:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005956:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800595a:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800595e:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8005960:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005964:	3307      	adds	r3, #7
 8005966:	2b00      	cmp	r3, #0
 8005968:	da00      	bge.n	800596c <modbus_slave_handle_frame+0x3b0>
 800596a:	3307      	adds	r3, #7
 800596c:	10db      	asrs	r3, r3, #3
 800596e:	b2da      	uxtb	r2, r3
 8005970:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005974:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005978:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800597a:	2303      	movs	r3, #3
 800597c:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8005980:	2300      	movs	r3, #0
 8005982:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8005986:	2300      	movs	r3, #0
 8005988:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 800598c:	2300      	movs	r3, #0
 800598e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005992:	e044      	b.n	8005a1e <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8005994:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005998:	4618      	mov	r0, r3
 800599a:	f7fd f92d 	bl	8002bf8 <io_discrete_in_read>
 800599e:	4603      	mov	r3, r0
 80059a0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80059a4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d10b      	bne.n	80059c4 <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80059ac:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80059b0:	2201      	movs	r2, #1
 80059b2:	fa02 f303 	lsl.w	r3, r2, r3
 80059b6:	b25a      	sxtb	r2, r3
 80059b8:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 80059bc:	4313      	orrs	r3, r2
 80059be:	b25b      	sxtb	r3, r3
 80059c0:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 80059c4:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80059c8:	3301      	adds	r3, #1
 80059ca:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 80059ce:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 80059d2:	2b08      	cmp	r3, #8
 80059d4:	d006      	beq.n	80059e4 <modbus_slave_handle_frame+0x428>
 80059d6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80059da:	3b01      	subs	r3, #1
 80059dc:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d112      	bne.n	8005a0a <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80059e4:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80059ee:	4619      	mov	r1, r3
 80059f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80059f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80059f8:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80059fc:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80059fe:	2300      	movs	r3, #0
 8005a00:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8005a04:	2300      	movs	r3, #0
 8005a06:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005a0a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005a0e:	3301      	adds	r3, #1
 8005a10:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8005a14:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005a18:	3301      	adds	r3, #1
 8005a1a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005a1e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005a22:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005a26:	429a      	cmp	r2, r3
 8005a28:	dbb4      	blt.n	8005994 <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005a2a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005a2e:	f107 030c 	add.w	r3, r7, #12
 8005a32:	4611      	mov	r1, r2
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 fbd1 	bl	80061dc <modbus_send_response>
 8005a3a:	e37f      	b.n	800613c <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005a3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a40:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	3302      	adds	r3, #2
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	b21b      	sxth	r3, r3
 8005a4c:	021b      	lsls	r3, r3, #8
 8005a4e:	b21a      	sxth	r2, r3
 8005a50:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a54:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	3303      	adds	r3, #3
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	b21b      	sxth	r3, r3
 8005a60:	4313      	orrs	r3, r2
 8005a62:	b21b      	sxth	r3, r3
 8005a64:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8005a68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a6c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	3304      	adds	r3, #4
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	b21b      	sxth	r3, r3
 8005a78:	021b      	lsls	r3, r3, #8
 8005a7a:	b21a      	sxth	r2, r3
 8005a7c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005a80:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	3305      	adds	r3, #5
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	b21b      	sxth	r3, r3
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	b21b      	sxth	r3, r3
 8005a90:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8005a94:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d005      	beq.n	8005aa8 <modbus_slave_handle_frame+0x4ec>
 8005a9c:	4b6e      	ldr	r3, [pc, #440]	@ (8005c58 <modbus_slave_handle_frame+0x69c>)
 8005a9e:	881b      	ldrh	r3, [r3, #0]
 8005aa0:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d908      	bls.n	8005aba <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005aa8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005aac:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ab0:	2203      	movs	r2, #3
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 fbbc 	bl	8006230 <modbus_send_exception>
				return;
 8005ab8:	e340      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005aba:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8005abe:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005ac2:	4413      	add	r3, r2
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005acc:	4b62      	ldr	r3, [pc, #392]	@ (8005c58 <modbus_slave_handle_frame+0x69c>)
 8005ace:	881b      	ldrh	r3, [r3, #0]
 8005ad0:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d308      	bcc.n	8005aea <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005ad8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005adc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 fba4 	bl	8006230 <modbus_send_exception>
				return;
 8005ae8:	e328      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005aea:	4b5a      	ldr	r3, [pc, #360]	@ (8005c54 <modbus_slave_handle_frame+0x698>)
 8005aec:	781a      	ldrb	r2, [r3, #0]
 8005aee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005af2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005af6:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005af8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005afc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b00:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005b04:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8005b06:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	005b      	lsls	r3, r3, #1
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b14:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b18:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005b20:	2300      	movs	r3, #0
 8005b22:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005b26:	e02f      	b.n	8005b88 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005b28:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7fd fa87 	bl	8003040 <io_holding_reg_read>
 8005b32:	4603      	mov	r3, r0
 8005b34:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005b38:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005b3c:	0a1b      	lsrs	r3, r3, #8
 8005b3e:	b299      	uxth	r1, r3
 8005b40:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	b2c9      	uxtb	r1, r1
 8005b4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b52:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b56:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005b58:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005b62:	461a      	mov	r2, r3
 8005b64:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005b68:	b2d9      	uxtb	r1, r3
 8005b6a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005b6e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005b72:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005b74:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005b78:	3301      	adds	r3, #1
 8005b7a:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8005b7e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8005b82:	3301      	adds	r3, #1
 8005b84:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8005b88:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005b8c:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8005b90:	429a      	cmp	r2, r3
 8005b92:	dbc9      	blt.n	8005b28 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 8005b94:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8005b98:	f107 030c 	add.w	r3, r7, #12
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f000 fb1c 	bl	80061dc <modbus_send_response>
 8005ba4:	e2ca      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005ba6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005baa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3302      	adds	r3, #2
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	b21b      	sxth	r3, r3
 8005bb6:	021b      	lsls	r3, r3, #8
 8005bb8:	b21a      	sxth	r2, r3
 8005bba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bbe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3303      	adds	r3, #3
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	b21b      	sxth	r3, r3
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	b21b      	sxth	r3, r3
 8005bce:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005bd2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bd6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3304      	adds	r3, #4
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	b21b      	sxth	r3, r3
 8005be2:	021b      	lsls	r3, r3, #8
 8005be4:	b21a      	sxth	r2, r3
 8005be6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005bea:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	3305      	adds	r3, #5
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	b21b      	sxth	r3, r3
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	b21b      	sxth	r3, r3
 8005bfa:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005bfe:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d005      	beq.n	8005c12 <modbus_slave_handle_frame+0x656>
 8005c06:	4b15      	ldr	r3, [pc, #84]	@ (8005c5c <modbus_slave_handle_frame+0x6a0>)
 8005c08:	881b      	ldrh	r3, [r3, #0]
 8005c0a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d908      	bls.n	8005c24 <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005c12:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c16:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c1a:	2203      	movs	r2, #3
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 fb07 	bl	8006230 <modbus_send_exception>
				return;
 8005c22:	e28b      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8005c24:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005c28:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005c2c:	4413      	add	r3, r2
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8005c36:	4b09      	ldr	r3, [pc, #36]	@ (8005c5c <modbus_slave_handle_frame+0x6a0>)
 8005c38:	881b      	ldrh	r3, [r3, #0]
 8005c3a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d30e      	bcc.n	8005c60 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005c42:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005c46:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 faef 	bl	8006230 <modbus_send_exception>
				return;
 8005c52:	e273      	b.n	800613c <modbus_slave_handle_frame+0xb80>
 8005c54:	200013bc 	.word	0x200013bc
 8005c58:	20000dd8 	.word	0x20000dd8
 8005c5c:	20000f5c 	.word	0x20000f5c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8005c60:	4bb2      	ldr	r3, [pc, #712]	@ (8005f2c <modbus_slave_handle_frame+0x970>)
 8005c62:	781a      	ldrb	r2, [r3, #0]
 8005c64:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c68:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c6c:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005c6e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c72:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c76:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8005c7a:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8005c7c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	005b      	lsls	r3, r3, #1
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005c8a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005c8e:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005c90:	2303      	movs	r3, #3
 8005c92:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005c96:	2300      	movs	r3, #0
 8005c98:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005c9c:	e02f      	b.n	8005cfe <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 8005c9e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7fd fcda 	bl	800365c <io_input_reg_read>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005cae:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005cb2:	0a1b      	lsrs	r3, r3, #8
 8005cb4:	b299      	uxth	r1, r3
 8005cb6:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	b2c9      	uxtb	r1, r1
 8005cc4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005cc8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ccc:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005cce:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005cd8:	461a      	mov	r2, r3
 8005cda:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005cde:	b2d9      	uxtb	r1, r3
 8005ce0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ce4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005ce8:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005cea:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005cee:	3301      	adds	r3, #1
 8005cf0:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8005cf4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005cfe:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005d02:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8005d06:	429a      	cmp	r2, r3
 8005d08:	dbc9      	blt.n	8005c9e <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8005d0a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005d0e:	f107 030c 	add.w	r3, r7, #12
 8005d12:	4611      	mov	r1, r2
 8005d14:	4618      	mov	r0, r3
 8005d16:	f000 fa61 	bl	80061dc <modbus_send_response>
 8005d1a:	e20f      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005d1c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d20:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	3302      	adds	r3, #2
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	b21b      	sxth	r3, r3
 8005d2c:	021b      	lsls	r3, r3, #8
 8005d2e:	b21a      	sxth	r2, r3
 8005d30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3303      	adds	r3, #3
 8005d3c:	781b      	ldrb	r3, [r3, #0]
 8005d3e:	b21b      	sxth	r3, r3
 8005d40:	4313      	orrs	r3, r2
 8005d42:	b21b      	sxth	r3, r3
 8005d44:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005d48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3304      	adds	r3, #4
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	b21b      	sxth	r3, r3
 8005d58:	021b      	lsls	r3, r3, #8
 8005d5a:	b21a      	sxth	r2, r3
 8005d5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005d60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3305      	adds	r3, #5
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	b21b      	sxth	r3, r3
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	b21b      	sxth	r3, r3
 8005d70:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005d74:	4b6e      	ldr	r3, [pc, #440]	@ (8005f30 <modbus_slave_handle_frame+0x974>)
 8005d76:	881b      	ldrh	r3, [r3, #0]
 8005d78:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d308      	bcc.n	8005d92 <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005d80:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005d84:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005d88:	2202      	movs	r2, #2
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fa50 	bl	8006230 <modbus_send_exception>
				return;
 8005d90:	e1d4      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8005d92:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005d96:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8005d9a:	bf0c      	ite	eq
 8005d9c:	2301      	moveq	r3, #1
 8005d9e:	2300      	movne	r3, #0
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8005da6:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8005daa:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8005dae:	4611      	mov	r1, r2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7fc fe81 	bl	8002ab8 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8005db6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005dba:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005dbe:	2106      	movs	r1, #6
 8005dc0:	6818      	ldr	r0, [r3, #0]
 8005dc2:	f000 fa0b 	bl	80061dc <modbus_send_response>
			break;
 8005dc6:	e1b9      	b.n	800613c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005dc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005dcc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3302      	adds	r3, #2
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	b21b      	sxth	r3, r3
 8005dd8:	021b      	lsls	r3, r3, #8
 8005dda:	b21a      	sxth	r2, r3
 8005ddc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005de0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	3303      	adds	r3, #3
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	b21b      	sxth	r3, r3
 8005dec:	4313      	orrs	r3, r2
 8005dee:	b21b      	sxth	r3, r3
 8005df0:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005df4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005df8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	b21b      	sxth	r3, r3
 8005e04:	021b      	lsls	r3, r3, #8
 8005e06:	b21a      	sxth	r2, r3
 8005e08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	3305      	adds	r3, #5
 8005e14:	781b      	ldrb	r3, [r3, #0]
 8005e16:	b21b      	sxth	r3, r3
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	b21b      	sxth	r3, r3
 8005e1c:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005e20:	4b44      	ldr	r3, [pc, #272]	@ (8005f34 <modbus_slave_handle_frame+0x978>)
 8005e22:	881b      	ldrh	r3, [r3, #0]
 8005e24:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d308      	bcc.n	8005e3e <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005e2c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005e30:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005e34:	2202      	movs	r2, #2
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 f9fa 	bl	8006230 <modbus_send_exception>
				return;
 8005e3c:	e17e      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005e3e:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8005e42:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8005e46:	4611      	mov	r1, r2
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7fd f919 	bl	8003080 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005e4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e52:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e56:	2106      	movs	r1, #6
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	f000 f9bf 	bl	80061dc <modbus_send_response>
			break;
 8005e5e:	e16d      	b.n	800613c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005e60:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e64:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	3302      	adds	r3, #2
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	b21b      	sxth	r3, r3
 8005e70:	021b      	lsls	r3, r3, #8
 8005e72:	b21a      	sxth	r2, r3
 8005e74:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e78:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3303      	adds	r3, #3
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	b21b      	sxth	r3, r3
 8005e84:	4313      	orrs	r3, r2
 8005e86:	b21b      	sxth	r3, r3
 8005e88:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8005e8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005e90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3304      	adds	r3, #4
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	b21b      	sxth	r3, r3
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	b21a      	sxth	r2, r3
 8005ea0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ea4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3305      	adds	r3, #5
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	b21b      	sxth	r3, r3
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	b21b      	sxth	r3, r3
 8005eb4:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8005eb8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005ebc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	799b      	ldrb	r3, [r3, #6]
 8005ec4:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8005ec8:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005ecc:	3307      	adds	r3, #7
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	da00      	bge.n	8005ed4 <modbus_slave_handle_frame+0x918>
 8005ed2:	3307      	adds	r3, #7
 8005ed4:	10db      	asrs	r3, r3, #3
 8005ed6:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005eda:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005ede:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005ee2:	4413      	add	r3, r2
 8005ee4:	4a12      	ldr	r2, [pc, #72]	@ (8005f30 <modbus_slave_handle_frame+0x974>)
 8005ee6:	8812      	ldrh	r2, [r2, #0]
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	dd08      	ble.n	8005efe <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005eec:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005ef0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005ef4:	2202      	movs	r2, #2
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f99a 	bl	8006230 <modbus_send_exception>
				return;
 8005efc:	e11e      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8005efe:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d008      	beq.n	8005f1e <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005f0c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005f10:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005f14:	2203      	movs	r2, #3
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 f98a 	bl	8006230 <modbus_send_exception>
				return;
 8005f1c:	e10e      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8005f1e:	2307      	movs	r3, #7
 8005f20:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8005f24:	2300      	movs	r3, #0
 8005f26:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005f2a:	e044      	b.n	8005fb6 <modbus_slave_handle_frame+0x9fa>
 8005f2c:	200013bc 	.word	0x200013bc
 8005f30:	20000c28 	.word	0x20000c28
 8005f34:	20000dd8 	.word	0x20000dd8
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005f38:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005f3c:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005f40:	4413      	add	r3, r2
 8005f42:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8005f46:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005f4a:	08db      	lsrs	r3, r3, #3
 8005f4c:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8005f50:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8005f5c:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8005f60:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005f64:	4413      	add	r3, r2
 8005f66:	461a      	mov	r2, r3
 8005f68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005f6c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4413      	add	r3, r2
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8005f7c:	fa42 f303 	asr.w	r3, r2, r3
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8005f8a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	bf14      	ite	ne
 8005f92:	2301      	movne	r3, #1
 8005f94:	2300      	moveq	r3, #0
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8005f9c:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8005fa0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005fa4:	4611      	mov	r1, r2
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7fc fd86 	bl	8002ab8 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8005fac:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005fb6:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8005fba:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d3ba      	bcc.n	8005f38 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005fc2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fc6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fca:	2106      	movs	r1, #6
 8005fcc:	6818      	ldr	r0, [r3, #0]
 8005fce:	f000 f905 	bl	80061dc <modbus_send_response>
			break;
 8005fd2:	e0b3      	b.n	800613c <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005fd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fd8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	3302      	adds	r3, #2
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	b21b      	sxth	r3, r3
 8005fe4:	021b      	lsls	r3, r3, #8
 8005fe6:	b21a      	sxth	r2, r3
 8005fe8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005fec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3303      	adds	r3, #3
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	b21b      	sxth	r3, r3
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	b21b      	sxth	r3, r3
 8005ffc:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8006000:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006004:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3304      	adds	r3, #4
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	b21b      	sxth	r3, r3
 8006010:	021b      	lsls	r3, r3, #8
 8006012:	b21a      	sxth	r2, r3
 8006014:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006018:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	3305      	adds	r3, #5
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	b21b      	sxth	r3, r3
 8006024:	4313      	orrs	r3, r2
 8006026:	b21b      	sxth	r3, r3
 8006028:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 800602c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006030:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	799b      	ldrb	r3, [r3, #6]
 8006038:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 800603c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8006040:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006044:	4413      	add	r3, r2
 8006046:	4a3f      	ldr	r2, [pc, #252]	@ (8006144 <modbus_slave_handle_frame+0xb88>)
 8006048:	8812      	ldrh	r2, [r2, #0]
 800604a:	4293      	cmp	r3, r2
 800604c:	dd08      	ble.n	8006060 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800604e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006052:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006056:	2202      	movs	r2, #2
 8006058:	4618      	mov	r0, r3
 800605a:	f000 f8e9 	bl	8006230 <modbus_send_exception>
				return;
 800605e:	e06d      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8006060:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8006064:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8006068:	005b      	lsls	r3, r3, #1
 800606a:	429a      	cmp	r2, r3
 800606c:	d008      	beq.n	8006080 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800606e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8006072:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8006076:	2203      	movs	r2, #3
 8006078:	4618      	mov	r0, r3
 800607a:	f000 f8d9 	bl	8006230 <modbus_send_exception>
				return;
 800607e:	e05d      	b.n	800613c <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8006080:	2307      	movs	r3, #7
 8006082:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8006086:	2300      	movs	r3, #0
 8006088:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800608c:	e034      	b.n	80060f8 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 800608e:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006092:	b29a      	uxth	r2, r3
 8006094:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8006098:	4413      	add	r3, r2
 800609a:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 800609e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80060a2:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80060a6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80060aa:	6812      	ldr	r2, [r2, #0]
 80060ac:	4413      	add	r3, r2
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	b21b      	sxth	r3, r3
 80060b2:	021b      	lsls	r3, r3, #8
 80060b4:	b21a      	sxth	r2, r3
 80060b6:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80060ba:	3301      	adds	r3, #1
 80060bc:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80060c0:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80060c4:	6809      	ldr	r1, [r1, #0]
 80060c6:	440b      	add	r3, r1
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	b21b      	sxth	r3, r3
 80060cc:	4313      	orrs	r3, r2
 80060ce:	b21b      	sxth	r3, r3
 80060d0:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80060d4:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 80060d8:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80060dc:	4611      	mov	r1, r2
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fc ffce 	bl	8003080 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80060e4:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80060e8:	3302      	adds	r3, #2
 80060ea:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80060ee:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80060f2:	3301      	adds	r3, #1
 80060f4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80060f8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80060fc:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8006100:	429a      	cmp	r2, r3
 8006102:	dbc4      	blt.n	800608e <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8006104:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006108:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800610c:	2106      	movs	r1, #6
 800610e:	6818      	ldr	r0, [r3, #0]
 8006110:	f000 f864 	bl	80061dc <modbus_send_response>
			break;
 8006114:	e012      	b.n	800613c <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 8006116:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800611a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800611e:	881a      	ldrh	r2, [r3, #0]
 8006120:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006124:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8006128:	4611      	mov	r1, r2
 800612a:	6818      	ldr	r0, [r3, #0]
 800612c:	f000 f8b4 	bl	8006298 <modbus_vendor_handle_frame>
			break;
 8006130:	e004      	b.n	800613c <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <modbus_slave_handle_frame+0xb80>
		return;
 800613a:	bf00      	nop
		}
	}
}
 800613c:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	20000dd8 	.word	0x20000dd8

08006148 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
	return slave_address;
 800614c:	4b03      	ldr	r3, [pc, #12]	@ (800615c <modbusGetSlaveAddress+0x14>)
 800614e:	781b      	ldrb	r3, [r3, #0]
}
 8006150:	4618      	mov	r0, r3
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	200013bc 	.word	0x200013bc

08006160 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 800616c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006170:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8006172:	2300      	movs	r3, #0
 8006174:	81bb      	strh	r3, [r7, #12]
 8006176:	e026      	b.n	80061c6 <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8006178:	89bb      	ldrh	r3, [r7, #12]
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	4413      	add	r3, r2
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	461a      	mov	r2, r3
 8006182:	89fb      	ldrh	r3, [r7, #14]
 8006184:	4053      	eors	r3, r2
 8006186:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8006188:	2300      	movs	r3, #0
 800618a:	72fb      	strb	r3, [r7, #11]
 800618c:	e015      	b.n	80061ba <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 800618e:	89fb      	ldrh	r3, [r7, #14]
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00a      	beq.n	80061ae <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8006198:	89fb      	ldrh	r3, [r7, #14]
 800619a:	085b      	lsrs	r3, r3, #1
 800619c:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 800619e:	89fb      	ldrh	r3, [r7, #14]
 80061a0:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80061a4:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80061a8:	43db      	mvns	r3, r3
 80061aa:	81fb      	strh	r3, [r7, #14]
 80061ac:	e002      	b.n	80061b4 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80061ae:	89fb      	ldrh	r3, [r7, #14]
 80061b0:	085b      	lsrs	r3, r3, #1
 80061b2:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80061b4:	7afb      	ldrb	r3, [r7, #11]
 80061b6:	3301      	adds	r3, #1
 80061b8:	72fb      	strb	r3, [r7, #11]
 80061ba:	7afb      	ldrb	r3, [r7, #11]
 80061bc:	2b07      	cmp	r3, #7
 80061be:	d9e6      	bls.n	800618e <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80061c0:	89bb      	ldrh	r3, [r7, #12]
 80061c2:	3301      	adds	r3, #1
 80061c4:	81bb      	strh	r3, [r7, #12]
 80061c6:	89ba      	ldrh	r2, [r7, #12]
 80061c8:	887b      	ldrh	r3, [r7, #2]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d3d4      	bcc.n	8006178 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 80061ce:	89fb      	ldrh	r3, [r7, #14]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3714      	adds	r7, #20
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	460b      	mov	r3, r1
 80061e6:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 80061e8:	887b      	ldrh	r3, [r7, #2]
 80061ea:	4619      	mov	r1, r3
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f7ff ffb7 	bl	8006160 <modbus_crc16>
 80061f2:	4603      	mov	r3, r0
 80061f4:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 80061f6:	887b      	ldrh	r3, [r7, #2]
 80061f8:	1c5a      	adds	r2, r3, #1
 80061fa:	807a      	strh	r2, [r7, #2]
 80061fc:	461a      	mov	r2, r3
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4413      	add	r3, r2
 8006202:	89fa      	ldrh	r2, [r7, #14]
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8006208:	89fb      	ldrh	r3, [r7, #14]
 800620a:	0a1b      	lsrs	r3, r3, #8
 800620c:	b29a      	uxth	r2, r3
 800620e:	887b      	ldrh	r3, [r7, #2]
 8006210:	1c59      	adds	r1, r3, #1
 8006212:	8079      	strh	r1, [r7, #2]
 8006214:	4619      	mov	r1, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	440b      	add	r3, r1
 800621a:	b2d2      	uxtb	r2, r2
 800621c:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 800621e:	887b      	ldrh	r3, [r7, #2]
 8006220:	4619      	mov	r1, r3
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f001 fa02 	bl	800762c <RS485_Transmit>
}
 8006228:	bf00      	nop
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	4603      	mov	r3, r0
 8006238:	71fb      	strb	r3, [r7, #7]
 800623a:	460b      	mov	r3, r1
 800623c:	71bb      	strb	r3, [r7, #6]
 800623e:	4613      	mov	r3, r2
 8006240:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8006242:	79fb      	ldrb	r3, [r7, #7]
 8006244:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8006246:	79bb      	ldrb	r3, [r7, #6]
 8006248:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800624c:	b2db      	uxtb	r3, r3
 800624e:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8006250:	797b      	ldrb	r3, [r7, #5]
 8006252:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8006254:	f107 0308 	add.w	r3, r7, #8
 8006258:	2103      	movs	r1, #3
 800625a:	4618      	mov	r0, r3
 800625c:	f7ff ff80 	bl	8006160 <modbus_crc16>
 8006260:	4603      	mov	r3, r0
 8006262:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8006264:	89fb      	ldrh	r3, [r7, #14]
 8006266:	b2db      	uxtb	r3, r3
 8006268:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 800626a:	89fb      	ldrh	r3, [r7, #14]
 800626c:	0a1b      	lsrs	r3, r3, #8
 800626e:	b29b      	uxth	r3, r3
 8006270:	b2db      	uxtb	r3, r3
 8006272:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8006274:	f107 0308 	add.w	r3, r7, #8
 8006278:	2105      	movs	r1, #5
 800627a:	4618      	mov	r0, r3
 800627c:	f001 f9d6 	bl	800762c <RS485_Transmit>
}
 8006280:	bf00      	nop
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <get_ms>:



uint32_t get_ms(void) {
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 800628c:	f002 fad6 	bl	800883c <HAL_GetTick>
 8006290:	4603      	mov	r3, r0
}
 8006292:	4618      	mov	r0, r3
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <modbus_vendor_handle_frame>:
#include "io/io_coils.h"
#include "io/io_holding_reg.h"
#include "io/io_emergency.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 8006298:	b580      	push	{r7, lr}
 800629a:	b0f8      	sub	sp, #480	@ 0x1e0
 800629c:	af02      	add	r7, sp, #8
 800629e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80062a2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80062a6:	6018      	str	r0, [r3, #0]
 80062a8:	460a      	mov	r2, r1
 80062aa:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80062ae:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80062b2:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80062b4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80062b8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	785b      	ldrb	r3, [r3, #1]
 80062c0:	f887 31d2 	strb.w	r3, [r7, #466]	@ 0x1d2
	uint8_t slave_address = modbusGetSlaveAddress();
 80062c4:	f7ff ff40 	bl	8006148 <modbusGetSlaveAddress>
 80062c8:	4603      	mov	r3, r0
 80062ca:	f887 31d1 	strb.w	r3, [r7, #465]	@ 0x1d1

	switch (function) {
 80062ce:	f897 31d2 	ldrb.w	r3, [r7, #466]	@ 0x1d2
 80062d2:	3b65      	subs	r3, #101	@ 0x65
 80062d4:	2b0e      	cmp	r3, #14
 80062d6:	f201 812a 	bhi.w	800752e <modbus_vendor_handle_frame+0x1296>
 80062da:	a201      	add	r2, pc, #4	@ (adr r2, 80062e0 <modbus_vendor_handle_frame+0x48>)
 80062dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e0:	0800631d 	.word	0x0800631d
 80062e4:	080066a7 	.word	0x080066a7
 80062e8:	08006715 	.word	0x08006715
 80062ec:	08006967 	.word	0x08006967
 80062f0:	08006a27 	.word	0x08006a27
 80062f4:	08006af5 	.word	0x08006af5
 80062f8:	08006c7f 	.word	0x08006c7f
 80062fc:	08006dbb 	.word	0x08006dbb
 8006300:	08006ebd 	.word	0x08006ebd
 8006304:	08006f69 	.word	0x08006f69
 8006308:	08007061 	.word	0x08007061
 800630c:	08007163 	.word	0x08007163
 8006310:	08007265 	.word	0x08007265
 8006314:	08007383 	.word	0x08007383
 8006318:	08007485 	.word	0x08007485
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 800631c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006320:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006324:	881b      	ldrh	r3, [r3, #0]
 8006326:	2b16      	cmp	r3, #22
 8006328:	d009      	beq.n	800633e <modbus_vendor_handle_frame+0xa6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800632a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800632e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006332:	2203      	movs	r2, #3
 8006334:	4618      	mov	r0, r3
 8006336:	f7ff ff7b 	bl	8006230 <modbus_send_exception>
				return;
 800633a:	f001 b901 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800633e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006342:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	789b      	ldrb	r3, [r3, #2]
 800634a:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800634e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006352:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	3303      	adds	r3, #3
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	b21b      	sxth	r3, r3
 800635e:	021b      	lsls	r3, r3, #8
 8006360:	b21a      	sxth	r2, r3
 8006362:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006366:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3304      	adds	r3, #4
 800636e:	781b      	ldrb	r3, [r3, #0]
 8006370:	b21b      	sxth	r3, r3
 8006372:	4313      	orrs	r3, r2
 8006374:	b21b      	sxth	r3, r3
 8006376:	f8a7 316c 	strh.w	r3, [r7, #364]	@ 0x16c
			uint8_t op1Raw = frame[5];
 800637a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800637e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	795b      	ldrb	r3, [r3, #5]
 8006386:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 800638a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800638e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	3306      	adds	r3, #6
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	b21b      	sxth	r3, r3
 800639a:	021b      	lsls	r3, r3, #8
 800639c:	b21a      	sxth	r2, r3
 800639e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063a2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	3307      	adds	r3, #7
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	b21b      	sxth	r3, r3
 80063ae:	4313      	orrs	r3, r2
 80063b0:	b21b      	sxth	r3, r3
 80063b2:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			uint8_t input_type2Raw = frame[8];
 80063b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063ba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	7a1b      	ldrb	r3, [r3, #8]
 80063c2:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80063c6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	3309      	adds	r3, #9
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	b21b      	sxth	r3, r3
 80063d6:	021b      	lsls	r3, r3, #8
 80063d8:	b21a      	sxth	r2, r3
 80063da:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063de:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	330a      	adds	r3, #10
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	b21b      	sxth	r3, r3
 80063ea:	4313      	orrs	r3, r2
 80063ec:	b21b      	sxth	r3, r3
 80063ee:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			uint8_t op2Raw = frame[11];
 80063f2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80063f6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	7adb      	ldrb	r3, [r3, #11]
 80063fe:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8006402:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006406:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	330c      	adds	r3, #12
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	b21b      	sxth	r3, r3
 8006412:	021b      	lsls	r3, r3, #8
 8006414:	b21a      	sxth	r2, r3
 8006416:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800641a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	330d      	adds	r3, #13
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	b21b      	sxth	r3, r3
 8006426:	4313      	orrs	r3, r2
 8006428:	b21b      	sxth	r3, r3
 800642a:	f8a7 3160 	strh.w	r3, [r7, #352]	@ 0x160
			uint8_t joinRaw = frame[14];
 800642e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006432:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	7b9b      	ldrb	r3, [r3, #14]
 800643a:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			uint8_t output_typeRaw = frame[15];
 800643e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006442:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	7bdb      	ldrb	r3, [r3, #15]
 800644a:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 800644e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006452:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	3310      	adds	r3, #16
 800645a:	781b      	ldrb	r3, [r3, #0]
 800645c:	b21b      	sxth	r3, r3
 800645e:	021b      	lsls	r3, r3, #8
 8006460:	b21a      	sxth	r2, r3
 8006462:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006466:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	3311      	adds	r3, #17
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	b21b      	sxth	r3, r3
 8006472:	4313      	orrs	r3, r2
 8006474:	b21b      	sxth	r3, r3
 8006476:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_value = (frame[18] << 8) | frame[19];
 800647a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800647e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	3312      	adds	r3, #18
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	b21b      	sxth	r3, r3
 800648a:	021b      	lsls	r3, r3, #8
 800648c:	b21a      	sxth	r2, r3
 800648e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006492:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	3313      	adds	r3, #19
 800649a:	781b      	ldrb	r3, [r3, #0]
 800649c:	b21b      	sxth	r3, r3
 800649e:	4313      	orrs	r3, r2
 80064a0:	b21b      	sxth	r3, r3
 80064a2:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 80064a6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00b      	beq.n	80064c6 <modbus_vendor_handle_frame+0x22e>
 80064ae:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 80064b2:	2b06      	cmp	r3, #6
 80064b4:	d807      	bhi.n	80064c6 <modbus_vendor_handle_frame+0x22e>
 80064b6:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d003      	beq.n	80064c6 <modbus_vendor_handle_frame+0x22e>
 80064be:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80064c2:	2b06      	cmp	r3, #6
 80064c4:	d909      	bls.n	80064da <modbus_vendor_handle_frame+0x242>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064c6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80064ca:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80064ce:	2203      	movs	r2, #3
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7ff fead 	bl	8006230 <modbus_send_exception>
				return;
 80064d6:	f001 b833 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 80064da:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d011      	beq.n	8006506 <modbus_vendor_handle_frame+0x26e>
 80064e2:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <modbus_vendor_handle_frame+0x25a>
 80064ea:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80064ee:	2b06      	cmp	r3, #6
 80064f0:	d909      	bls.n	8006506 <modbus_vendor_handle_frame+0x26e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064f2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80064f6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80064fa:	2203      	movs	r2, #3
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff fe97 	bl	8006230 <modbus_send_exception>
				return;
 8006502:	f001 b81d 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8006506:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 800650a:	2b00      	cmp	r3, #0
 800650c:	d003      	beq.n	8006516 <modbus_vendor_handle_frame+0x27e>
 800650e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006512:	2b06      	cmp	r3, #6
 8006514:	d909      	bls.n	800652a <modbus_vendor_handle_frame+0x292>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006516:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800651a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800651e:	2203      	movs	r2, #3
 8006520:	4618      	mov	r0, r3
 8006522:	f7ff fe85 	bl	8006230 <modbus_send_exception>
				return;
 8006526:	f001 b80b 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 800652a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800652e:	2b01      	cmp	r3, #1
 8006530:	d011      	beq.n	8006556 <modbus_vendor_handle_frame+0x2be>
 8006532:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 8006536:	2b00      	cmp	r3, #0
 8006538:	d003      	beq.n	8006542 <modbus_vendor_handle_frame+0x2aa>
 800653a:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800653e:	2b06      	cmp	r3, #6
 8006540:	d909      	bls.n	8006556 <modbus_vendor_handle_frame+0x2be>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006542:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006546:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800654a:	2203      	movs	r2, #3
 800654c:	4618      	mov	r0, r3
 800654e:	f7ff fe6f 	bl	8006230 <modbus_send_exception>
				return;
 8006552:	f000 bff5 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8006556:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800655a:	2b00      	cmp	r3, #0
 800655c:	d003      	beq.n	8006566 <modbus_vendor_handle_frame+0x2ce>
 800655e:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8006562:	2b03      	cmp	r3, #3
 8006564:	d909      	bls.n	800657a <modbus_vendor_handle_frame+0x2e2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006566:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800656a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800656e:	2203      	movs	r2, #3
 8006570:	4618      	mov	r0, r3
 8006572:	f7ff fe5d 	bl	8006230 <modbus_send_exception>
				return;
 8006576:	f000 bfe3 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 800657a:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800657e:	3b01      	subs	r3, #1
 8006580:	f887 3159 	strb.w	r3, [r7, #345]	@ 0x159
			RegisterType output_type = output_typeRaw - 1;
 8006584:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8006588:	3b01      	subs	r3, #1
 800658a:	f887 3158 	strb.w	r3, [r7, #344]	@ 0x158
			ComparisonOp op1 = op1Raw - 1;
 800658e:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8006592:	3b01      	subs	r3, #1
 8006594:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			LogicJoin join = joinRaw - 1;
 8006598:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800659c:	3b01      	subs	r3, #1
 800659e:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156

			RegisterType input_type2 = 0;
 80065a2:	2300      	movs	r3, #0
 80065a4:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
			ComparisonOp op2 = 0;
 80065a8:	2300      	movs	r3, #0
 80065aa:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			if (joinRaw != 1) {
 80065ae:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d009      	beq.n	80065ca <modbus_vendor_handle_frame+0x332>
				input_type2 = input_type2Raw - 1;
 80065b6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80065ba:	3b01      	subs	r3, #1
 80065bc:	f887 31d7 	strb.w	r3, [r7, #471]	@ 0x1d7
				op2 = op2Raw - 1;
 80065c0:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 80065c4:	3b01      	subs	r3, #1
 80065c6:	f887 31d6 	strb.w	r3, [r7, #470]	@ 0x1d6
			}


			LogicRule newRule = {
 80065ca:	f897 3159 	ldrb.w	r3, [r7, #345]	@ 0x159
 80065ce:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 80065d2:	f8b7 316c 	ldrh.w	r3, [r7, #364]	@ 0x16c
 80065d6:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 80065da:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 80065de:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 80065e2:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80065e6:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 80065ea:	f897 31d7 	ldrb.w	r3, [r7, #471]	@ 0x1d7
 80065ee:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 80065f2:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80065f6:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 80065fa:	f897 31d6 	ldrb.w	r3, [r7, #470]	@ 0x1d6
 80065fe:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8006602:	f8b7 3160 	ldrh.w	r3, [r7, #352]	@ 0x160
 8006606:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 800660a:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 800660e:	f887 314c 	strb.w	r3, [r7, #332]	@ 0x14c
 8006612:	f897 3158 	ldrb.w	r3, [r7, #344]	@ 0x158
 8006616:	f887 314d 	strb.w	r3, [r7, #333]	@ 0x14d
 800661a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800661e:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
 8006622:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8006626:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 800662a:	2301      	movs	r3, #1
 800662c:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5

			bool status = automation_add_rule(newRule);
 8006630:	466b      	mov	r3, sp
 8006632:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8006636:	e892 0003 	ldmia.w	r2, {r0, r1}
 800663a:	6018      	str	r0, [r3, #0]
 800663c:	3304      	adds	r3, #4
 800663e:	8019      	strh	r1, [r3, #0]
 8006640:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 8006644:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006646:	f7fa fde1 	bl	800120c <automation_add_rule>
 800664a:	4603      	mov	r3, r0
 800664c:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			if (status == false) {
 8006650:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8006654:	f083 0301 	eor.w	r3, r3, #1
 8006658:	b2db      	uxtb	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d002      	beq.n	8006664 <modbus_vendor_handle_frame+0x3cc>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 800665e:	2300      	movs	r3, #0
 8006660:	f887 31d5 	strb.w	r3, [r7, #469]	@ 0x1d5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006664:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006668:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800666c:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006670:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8006672:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006676:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800667a:	2265      	movs	r2, #101	@ 0x65
 800667c:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 800667e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006682:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006686:	f897 21d5 	ldrb.w	r2, [r7, #469]	@ 0x1d5
 800668a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800668c:	2303      	movs	r3, #3
 800668e:	f8a7 3152 	strh.w	r3, [r7, #338]	@ 0x152

			modbus_send_response(responseData, responseLen);
 8006692:	f8b7 2152 	ldrh.w	r2, [r7, #338]	@ 0x152
 8006696:	f107 030c 	add.w	r3, r7, #12
 800669a:	4611      	mov	r1, r2
 800669c:	4618      	mov	r0, r3
 800669e:	f7ff fd9d 	bl	80061dc <modbus_send_response>
 80066a2:	f000 bf4d 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 80066a6:	f7fa fdf1 	bl	800128c <automation_get_rule_count>
 80066aa:	4603      	mov	r3, r0
 80066ac:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172

			responseData[0] = slave_address; // the address of us
 80066b0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066b4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066b8:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80066bc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 80066be:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066c2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066c6:	2265      	movs	r2, #101	@ 0x65
 80066c8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 80066ca:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066ce:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066d2:	2202      	movs	r2, #2
 80066d4:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 80066d6:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80066da:	0a1b      	lsrs	r3, r3, #8
 80066dc:	b29b      	uxth	r3, r3
 80066de:	b2da      	uxtb	r2, r3
 80066e0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066e4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066e8:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 80066ea:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80066f4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80066f8:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80066fa:	2305      	movs	r3, #5
 80066fc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170
			modbus_send_response(responseData, responseLen);
 8006700:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8006704:	f107 030c 	add.w	r3, r7, #12
 8006708:	4611      	mov	r1, r2
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff fd66 	bl	80061dc <modbus_send_response>
			break;
 8006710:	f000 bf16 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006714:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006718:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800671c:	881b      	ldrh	r3, [r3, #0]
 800671e:	2b06      	cmp	r3, #6
 8006720:	d009      	beq.n	8006736 <modbus_vendor_handle_frame+0x49e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006722:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006726:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800672a:	2203      	movs	r2, #3
 800672c:	4618      	mov	r0, r3
 800672e:	f7ff fd7f 	bl	8006230 <modbus_send_exception>
				return;
 8006732:	f000 bf05 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006736:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800673a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3302      	adds	r3, #2
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	b21b      	sxth	r3, r3
 8006746:	021b      	lsls	r3, r3, #8
 8006748:	b21a      	sxth	r2, r3
 800674a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800674e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3303      	adds	r3, #3
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	b21b      	sxth	r3, r3
 800675a:	4313      	orrs	r3, r2
 800675c:	b21b      	sxth	r3, r3
 800675e:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8006762:	f507 7292 	add.w	r2, r7, #292	@ 0x124
 8006766:	f8b7 318c 	ldrh.w	r3, [r7, #396]	@ 0x18c
 800676a:	4611      	mov	r1, r2
 800676c:	4618      	mov	r0, r3
 800676e:	f7fa fd99 	bl	80012a4 <automation_get_rule>
 8006772:	4603      	mov	r3, r0
 8006774:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
			if (status == false) {
 8006778:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 800677c:	f083 0301 	eor.w	r3, r3, #1
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d009      	beq.n	800679a <modbus_vendor_handle_frame+0x502>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006786:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800678a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800678e:	2204      	movs	r2, #4
 8006790:	4618      	mov	r0, r3
 8006792:	f7ff fd4d 	bl	8006230 <modbus_send_exception>
				return;
 8006796:	f000 bed3 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 800679a:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 800679e:	3301      	adds	r3, #1
 80067a0:	f887 318a 	strb.w	r3, [r7, #394]	@ 0x18a
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 80067a4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80067a8:	f8a7 3188 	strh.w	r3, [r7, #392]	@ 0x188
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 80067ac:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 80067b0:	3301      	adds	r3, #1
 80067b2:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 80067b6:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 80067ba:	f8a7 3184 	strh.w	r3, [r7, #388]	@ 0x184
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 80067be:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 80067c2:	3301      	adds	r3, #1
 80067c4:	f887 3183 	strb.w	r3, [r7, #387]	@ 0x183
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 80067c8:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80067cc:	f8a7 3180 	strh.w	r3, [r7, #384]	@ 0x180
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 80067d0:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 80067d4:	3301      	adds	r3, #1
 80067d6:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 80067da:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80067de:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 80067e2:	f897 3134 	ldrb.w	r3, [r7, #308]	@ 0x134
 80067e6:	3301      	adds	r3, #1
 80067e8:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 80067ec:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 80067f0:	3301      	adds	r3, #1
 80067f2:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
			uint16_t output_reg = (uint16_t)rule.output_reg;
 80067f6:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 80067fa:	f8a7 3178 	strh.w	r3, [r7, #376]	@ 0x178
			uint16_t output_value = (uint16_t)rule.output_value;
 80067fe:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8006802:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8006806:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800680a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800680e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006812:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8006814:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006818:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800681c:	2267      	movs	r2, #103	@ 0x67
 800681e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8006820:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006824:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006828:	f897 218a 	ldrb.w	r2, [r7, #394]	@ 0x18a
 800682c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 800682e:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006832:	0a1b      	lsrs	r3, r3, #8
 8006834:	b29b      	uxth	r3, r3
 8006836:	b2da      	uxtb	r2, r3
 8006838:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800683c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006840:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8006842:	f8b7 3188 	ldrh.w	r3, [r7, #392]	@ 0x188
 8006846:	b2da      	uxtb	r2, r3
 8006848:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800684c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006850:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8006852:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006856:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800685a:	f897 2187 	ldrb.w	r2, [r7, #391]	@ 0x187
 800685e:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8006860:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006864:	0a1b      	lsrs	r3, r3, #8
 8006866:	b29b      	uxth	r3, r3
 8006868:	b2da      	uxtb	r2, r3
 800686a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800686e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006872:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8006874:	f8b7 3184 	ldrh.w	r3, [r7, #388]	@ 0x184
 8006878:	b2da      	uxtb	r2, r3
 800687a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800687e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006882:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8006884:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006888:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800688c:	f897 2183 	ldrb.w	r2, [r7, #387]	@ 0x183
 8006890:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8006892:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 8006896:	0a1b      	lsrs	r3, r3, #8
 8006898:	b29b      	uxth	r3, r3
 800689a:	b2da      	uxtb	r2, r3
 800689c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068a0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068a4:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 80068a6:	f8b7 3180 	ldrh.w	r3, [r7, #384]	@ 0x180
 80068aa:	b2da      	uxtb	r2, r3
 80068ac:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068b0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068b4:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 80068b6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068ba:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068be:	f897 217f 	ldrb.w	r2, [r7, #383]	@ 0x17f
 80068c2:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 80068c4:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80068c8:	0a1b      	lsrs	r3, r3, #8
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	b2da      	uxtb	r2, r3
 80068ce:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068d2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068d6:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 80068d8:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80068dc:	b2da      	uxtb	r2, r3
 80068de:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068e2:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068e6:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 80068e8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068ec:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068f0:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80068f4:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 80068f6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80068fa:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80068fe:	f897 217a 	ldrb.w	r2, [r7, #378]	@ 0x17a
 8006902:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8006904:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 8006908:	0a1b      	lsrs	r3, r3, #8
 800690a:	b29b      	uxth	r3, r3
 800690c:	b2da      	uxtb	r2, r3
 800690e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006912:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006916:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8006918:	f8b7 3178 	ldrh.w	r3, [r7, #376]	@ 0x178
 800691c:	b2da      	uxtb	r2, r3
 800691e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006922:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006926:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8006928:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 800692c:	0a1b      	lsrs	r3, r3, #8
 800692e:	b29b      	uxth	r3, r3
 8006930:	b2da      	uxtb	r2, r3
 8006932:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006936:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800693a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 800693c:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8006940:	b2da      	uxtb	r2, r3
 8006942:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006946:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800694a:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 800694c:	2314      	movs	r3, #20
 800694e:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174
			modbus_send_response(responseData, responseLen);
 8006952:	f8b7 2174 	ldrh.w	r2, [r7, #372]	@ 0x174
 8006956:	f107 030c 	add.w	r3, r7, #12
 800695a:	4611      	mov	r1, r2
 800695c:	4618      	mov	r0, r3
 800695e:	f7ff fc3d 	bl	80061dc <modbus_send_response>
 8006962:	f000 bded 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8006966:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800696a:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800696e:	881b      	ldrh	r3, [r3, #0]
 8006970:	2b06      	cmp	r3, #6
 8006972:	d009      	beq.n	8006988 <modbus_vendor_handle_frame+0x6f0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006974:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006978:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800697c:	2203      	movs	r2, #3
 800697e:	4618      	mov	r0, r3
 8006980:	f7ff fc56 	bl	8006230 <modbus_send_exception>
				return;
 8006984:	f000 bddc 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8006988:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800698c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	3302      	adds	r3, #2
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	b21b      	sxth	r3, r3
 8006998:	021b      	lsls	r3, r3, #8
 800699a:	b21a      	sxth	r2, r3
 800699c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069a0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	3303      	adds	r3, #3
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	b21b      	sxth	r3, r3
 80069ac:	4313      	orrs	r3, r2
 80069ae:	b21b      	sxth	r3, r3
 80069b0:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			bool status = automation_delete_rule(ruleIndex);
 80069b4:	f8b7 3192 	ldrh.w	r3, [r7, #402]	@ 0x192
 80069b8:	4618      	mov	r0, r3
 80069ba:	f7fa fc9f 	bl	80012fc <automation_delete_rule>
 80069be:	4603      	mov	r3, r0
 80069c0:	f887 3191 	strb.w	r3, [r7, #401]	@ 0x191
			if (status == false) {
 80069c4:	f897 3191 	ldrb.w	r3, [r7, #401]	@ 0x191
 80069c8:	f083 0301 	eor.w	r3, r3, #1
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d009      	beq.n	80069e6 <modbus_vendor_handle_frame+0x74e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80069d2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80069d6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80069da:	2204      	movs	r2, #4
 80069dc:	4618      	mov	r0, r3
 80069de:	f7ff fc27 	bl	8006230 <modbus_send_exception>
				return;
 80069e2:	f000 bdad 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80069e6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069ea:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069ee:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80069f2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 80069f4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80069f8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80069fc:	2268      	movs	r2, #104	@ 0x68
 80069fe:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006a00:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a04:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006a08:	2201      	movs	r2, #1
 8006a0a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	f8a7 318e 	strh.w	r3, [r7, #398]	@ 0x18e

			modbus_send_response(responseData, responseLen);
 8006a12:	f8b7 218e 	ldrh.w	r2, [r7, #398]	@ 0x18e
 8006a16:	f107 030c 	add.w	r3, r7, #12
 8006a1a:	4611      	mov	r1, r2
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7ff fbdd 	bl	80061dc <modbus_send_response>
 8006a22:	f000 bd8d 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006a26:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a2a:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006a2e:	881b      	ldrh	r3, [r3, #0]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d009      	beq.n	8006a48 <modbus_vendor_handle_frame+0x7b0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a34:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006a38:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006a3c:	2203      	movs	r2, #3
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff fbf6 	bl	8006230 <modbus_send_exception>
				return;
 8006a44:	f000 bd7c 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006a48:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a4c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3302      	adds	r3, #2
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d008      	beq.n	8006a6c <modbus_vendor_handle_frame+0x7d4>
 8006a5a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a5e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3302      	adds	r3, #2
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d909      	bls.n	8006a80 <modbus_vendor_handle_frame+0x7e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006a6c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006a70:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006a74:	2203      	movs	r2, #3
 8006a76:	4618      	mov	r0, r3
 8006a78:	f7ff fbda 	bl	8006230 <modbus_send_exception>
				return;
 8006a7c:	f000 bd60 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006a80:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006a84:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	3302      	adds	r3, #2
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197

			bool status = io_virtual_add(registerType);
 8006a94:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f7fd f8fd 	bl	8003c98 <io_virtual_add>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	f887 3196 	strb.w	r3, [r7, #406]	@ 0x196
			if (status == false) {
 8006aa4:	f897 3196 	ldrb.w	r3, [r7, #406]	@ 0x196
 8006aa8:	f083 0301 	eor.w	r3, r3, #1
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d009      	beq.n	8006ac6 <modbus_vendor_handle_frame+0x82e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006ab2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ab6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006aba:	2204      	movs	r2, #4
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7ff fbb7 	bl	8006230 <modbus_send_exception>
				return;
 8006ac2:	f000 bd3d 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006ac6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006aca:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 8006ace:	2369      	movs	r3, #105	@ 0x69
 8006ad0:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
			responseData[2] = 0x01; // status
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122

			uint16_t responseLen = 3;
 8006ada:	2303      	movs	r3, #3
 8006adc:	f8a7 3194 	strh.w	r3, [r7, #404]	@ 0x194

			modbus_send_response(responseData, responseLen);
 8006ae0:	f8b7 2194 	ldrh.w	r2, [r7, #404]	@ 0x194
 8006ae4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006ae8:	4611      	mov	r1, r2
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7ff fb76 	bl	80061dc <modbus_send_response>
 8006af0:	f000 bd26 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 8006af4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006af8:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006afc:	881b      	ldrh	r3, [r3, #0]
 8006afe:	2b07      	cmp	r3, #7
 8006b00:	d009      	beq.n	8006b16 <modbus_vendor_handle_frame+0x87e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b02:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006b06:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006b0a:	2203      	movs	r2, #3
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f7ff fb8f 	bl	8006230 <modbus_send_exception>
				return;
 8006b12:	f000 bd15 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006b16:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b1a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	3302      	adds	r3, #2
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d008      	beq.n	8006b3a <modbus_vendor_handle_frame+0x8a2>
 8006b28:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b2c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	3302      	adds	r3, #2
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d909      	bls.n	8006b4e <modbus_vendor_handle_frame+0x8b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006b3a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006b3e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006b42:	2203      	movs	r2, #3
 8006b44:	4618      	mov	r0, r3
 8006b46:	f7ff fb73 	bl	8006230 <modbus_send_exception>
				return;
 8006b4a:	f000 bcf9 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006b4e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b52:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	3302      	adds	r3, #2
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8006b62:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b66:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	3303      	adds	r3, #3
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	b21b      	sxth	r3, r3
 8006b72:	021b      	lsls	r3, r3, #8
 8006b74:	b21a      	sxth	r2, r3
 8006b76:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006b7a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	3304      	adds	r3, #4
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	b21b      	sxth	r3, r3
 8006b86:	4313      	orrs	r3, r2
 8006b88:	b21b      	sxth	r3, r3
 8006b8a:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 8006b8e:	f507 728f 	add.w	r2, r7, #286	@ 0x11e
 8006b92:	f8b7 119c 	ldrh.w	r1, [r7, #412]	@ 0x19c
 8006b96:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7fd f8f0 	bl	8003d80 <io_virtual_read>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
			if (status == false) {
 8006ba6:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8006baa:	f083 0301 	eor.w	r3, r3, #1
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d009      	beq.n	8006bc8 <modbus_vendor_handle_frame+0x930>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006bb4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006bb8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006bbc:	2204      	movs	r2, #4
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f7ff fb36 	bl	8006230 <modbus_send_exception>
				return;
 8006bc4:	f000 bcbc 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 8006bc8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <modbus_vendor_handle_frame+0x93e>
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d004      	beq.n	8006bde <modbus_vendor_handle_frame+0x946>
 8006bd4:	e007      	b.n	8006be6 <modbus_vendor_handle_frame+0x94e>
				case VIR_COIL:
					byteCount = 1;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006bdc:	e003      	b.n	8006be6 <modbus_vendor_handle_frame+0x94e>
				case VIR_HOLDING:
					byteCount = 2;
 8006bde:	2302      	movs	r3, #2
 8006be0:	f887 31d4 	strb.w	r3, [r7, #468]	@ 0x1d4
					break;
 8006be4:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006be6:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bea:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bee:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006bf2:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006bf4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006bf8:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006bfc:	226a      	movs	r2, #106	@ 0x6a
 8006bfe:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006c00:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c04:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c08:	f897 21d4 	ldrb.w	r2, [r7, #468]	@ 0x1d4
 8006c0c:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006c0e:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <modbus_vendor_handle_frame+0x984>
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d00e      	beq.n	8006c38 <modbus_vendor_handle_frame+0x9a0>
 8006c1a:	e020      	b.n	8006c5e <modbus_vendor_handle_frame+0x9c6>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 8006c1c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	bf14      	ite	ne
 8006c24:	2301      	movne	r3, #1
 8006c26:	2300      	moveq	r3, #0
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c30:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c34:	70da      	strb	r2, [r3, #3]
					break;
 8006c36:	e012      	b.n	8006c5e <modbus_vendor_handle_frame+0x9c6>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 8006c38:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006c3c:	0a1b      	lsrs	r3, r3, #8
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	b2da      	uxtb	r2, r3
 8006c42:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c46:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c4a:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 8006c4c:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8006c50:	b2da      	uxtb	r2, r3
 8006c52:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c56:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006c5a:	711a      	strb	r2, [r3, #4]
					break;
 8006c5c:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006c5e:	f897 31d4 	ldrb.w	r3, [r7, #468]	@ 0x1d4
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	3303      	adds	r3, #3
 8006c66:	f8a7 3198 	strh.w	r3, [r7, #408]	@ 0x198

			modbus_send_response(responseData, responseLen);
 8006c6a:	f8b7 2198 	ldrh.w	r2, [r7, #408]	@ 0x198
 8006c6e:	f107 030c 	add.w	r3, r7, #12
 8006c72:	4611      	mov	r1, r2
 8006c74:	4618      	mov	r0, r3
 8006c76:	f7ff fab1 	bl	80061dc <modbus_send_response>
 8006c7a:	f000 bc61 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 8006c7e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006c82:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	2b09      	cmp	r3, #9
 8006c8a:	d009      	beq.n	8006ca0 <modbus_vendor_handle_frame+0xa08>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006c8c:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006c90:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006c94:	2203      	movs	r2, #3
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7ff faca 	bl	8006230 <modbus_send_exception>
				return;
 8006c9c:	f000 bc50 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006ca0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ca4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3302      	adds	r3, #2
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d008      	beq.n	8006cc4 <modbus_vendor_handle_frame+0xa2c>
 8006cb2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cb6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	3302      	adds	r3, #2
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	d909      	bls.n	8006cd8 <modbus_vendor_handle_frame+0xa40>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006cc4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006cc8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ccc:	2203      	movs	r2, #3
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff faae 	bl	8006230 <modbus_send_exception>
				return;
 8006cd4:	f000 bc34 	b.w	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006cd8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3302      	adds	r3, #2
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	f887 31a9 	strb.w	r3, [r7, #425]	@ 0x1a9

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8006cec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006cf0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3303      	adds	r3, #3
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	b21b      	sxth	r3, r3
 8006cfc:	021b      	lsls	r3, r3, #8
 8006cfe:	b21a      	sxth	r2, r3
 8006d00:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d04:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	3304      	adds	r3, #4
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	b21b      	sxth	r3, r3
 8006d10:	4313      	orrs	r3, r2
 8006d12:	b21b      	sxth	r3, r3
 8006d14:	f8a7 31a6 	strh.w	r3, [r7, #422]	@ 0x1a6
			uint16_t value = (frame[5] << 8) | frame[6];
 8006d18:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d1c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3305      	adds	r3, #5
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	b21b      	sxth	r3, r3
 8006d28:	021b      	lsls	r3, r3, #8
 8006d2a:	b21a      	sxth	r2, r3
 8006d2c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d30:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3306      	adds	r3, #6
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	b21b      	sxth	r3, r3
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	b21b      	sxth	r3, r3
 8006d40:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4


			bool status = io_virtual_write(registerType, address, value);
 8006d44:	f8b7 21a4 	ldrh.w	r2, [r7, #420]	@ 0x1a4
 8006d48:	f8b7 11a6 	ldrh.w	r1, [r7, #422]	@ 0x1a6
 8006d4c:	f897 31a9 	ldrb.w	r3, [r7, #425]	@ 0x1a9
 8006d50:	4618      	mov	r0, r3
 8006d52:	f7fd f855 	bl	8003e00 <io_virtual_write>
 8006d56:	4603      	mov	r3, r0
 8006d58:	f887 31a3 	strb.w	r3, [r7, #419]	@ 0x1a3
			if (status == false) {
 8006d5c:	f897 31a3 	ldrb.w	r3, [r7, #419]	@ 0x1a3
 8006d60:	f083 0301 	eor.w	r3, r3, #1
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d008      	beq.n	8006d7c <modbus_vendor_handle_frame+0xae4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006d6a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006d6e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006d72:	2204      	movs	r2, #4
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff fa5b 	bl	8006230 <modbus_send_exception>
				return;
 8006d7a:	e3e1      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	f8a7 31a0 	strh.w	r3, [r7, #416]	@ 0x1a0
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006d82:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d86:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d8a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006d8e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 8006d90:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006d94:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006d98:	226b      	movs	r2, #107	@ 0x6b
 8006d9a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 8006d9c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006da0:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006da4:	2201      	movs	r2, #1
 8006da6:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 8006da8:	f8b7 21a0 	ldrh.w	r2, [r7, #416]	@ 0x1a0
 8006dac:	f107 030c 	add.w	r3, r7, #12
 8006db0:	4611      	mov	r1, r2
 8006db2:	4618      	mov	r0, r3
 8006db4:	f7ff fa12 	bl	80061dc <modbus_send_response>
 8006db8:	e3c2      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006dba:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dbe:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	2b06      	cmp	r3, #6
 8006dc6:	d008      	beq.n	8006dda <modbus_vendor_handle_frame+0xb42>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006dc8:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006dcc:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006dd0:	2203      	movs	r2, #3
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7ff fa2c 	bl	8006230 <modbus_send_exception>
				return;
 8006dd8:	e3b2      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 8006dda:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006dde:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	3302      	adds	r3, #2
 8006de6:	781b      	ldrb	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d008      	beq.n	8006dfe <modbus_vendor_handle_frame+0xb66>
 8006dec:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006df0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3302      	adds	r3, #2
 8006df8:	781b      	ldrb	r3, [r3, #0]
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d908      	bls.n	8006e10 <modbus_vendor_handle_frame+0xb78>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006dfe:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e02:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e06:	2203      	movs	r2, #3
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f7ff fa11 	bl	8006230 <modbus_send_exception>
				return;
 8006e0e:	e397      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006e10:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e14:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	3302      	adds	r3, #2
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	f887 31ad 	strb.w	r3, [r7, #429]	@ 0x1ad

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006e24:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8006e28:	f897 31ad 	ldrb.w	r3, [r7, #429]	@ 0x1ad
 8006e2c:	4611      	mov	r1, r2
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fc ff7e 	bl	8003d30 <io_virtual_get_count>
 8006e34:	4603      	mov	r3, r0
 8006e36:	f887 31ac 	strb.w	r3, [r7, #428]	@ 0x1ac
			if (status == false) {
 8006e3a:	f897 31ac 	ldrb.w	r3, [r7, #428]	@ 0x1ac
 8006e3e:	f083 0301 	eor.w	r3, r3, #1
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d008      	beq.n	8006e5a <modbus_vendor_handle_frame+0xbc2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006e48:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006e4c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006e50:	2204      	movs	r2, #4
 8006e52:	4618      	mov	r0, r3
 8006e54:	f7ff f9ec 	bl	8006230 <modbus_send_exception>
				return;
 8006e58:	e372      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006e5a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e5e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006e62:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8006e66:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8006e68:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e6c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006e70:	226c      	movs	r2, #108	@ 0x6c
 8006e72:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006e74:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e78:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 8006e80:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006e84:	0a1b      	lsrs	r3, r3, #8
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	b2da      	uxtb	r2, r3
 8006e8a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e8e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006e92:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 8006e94:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8006e98:	b2da      	uxtb	r2, r3
 8006e9a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006e9e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8006ea2:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8006ea4:	2305      	movs	r3, #5
 8006ea6:	f8a7 31aa 	strh.w	r3, [r7, #426]	@ 0x1aa

			modbus_send_response(responseData, responseLen);
 8006eaa:	f8b7 21aa 	ldrh.w	r2, [r7, #426]	@ 0x1aa
 8006eae:	f107 030c 	add.w	r3, r7, #12
 8006eb2:	4611      	mov	r1, r2
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff f991 	bl	80061dc <modbus_send_response>
 8006eba:	e341      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 8006ebc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ec0:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006ec4:	881b      	ldrh	r3, [r3, #0]
 8006ec6:	2b06      	cmp	r3, #6
 8006ec8:	d008      	beq.n	8006edc <modbus_vendor_handle_frame+0xc44>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006eca:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006ece:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006ed2:	2203      	movs	r2, #3
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7ff f9ab 	bl	8006230 <modbus_send_exception>
				return;
 8006eda:	e331      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 8006edc:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ee0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3302      	adds	r3, #2
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d108      	bne.n	8006f00 <modbus_vendor_handle_frame+0xc68>
 8006eee:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006ef2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	3303      	adds	r3, #3
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d008      	beq.n	8006f12 <modbus_vendor_handle_frame+0xc7a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f00:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f04:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f08:	2203      	movs	r2, #3
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff f990 	bl	8006230 <modbus_send_exception>
				return;
 8006f10:	e316      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}


			bool status = io_virtual_clear();
 8006f12:	f7fd f977 	bl	8004204 <io_virtual_clear>
 8006f16:	4603      	mov	r3, r0
 8006f18:	f887 31b1 	strb.w	r3, [r7, #433]	@ 0x1b1
			if (status == false) {
 8006f1c:	f897 31b1 	ldrb.w	r3, [r7, #433]	@ 0x1b1
 8006f20:	f083 0301 	eor.w	r3, r3, #1
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d008      	beq.n	8006f3c <modbus_vendor_handle_frame+0xca4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006f2a:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f2e:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f32:	2204      	movs	r2, #4
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7ff f97b 	bl	8006230 <modbus_send_exception>
				return;
 8006f3a:	e301      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006f3c:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f40:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006f44:	236d      	movs	r3, #109	@ 0x6d
 8006f46:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
			responseData[2] = 0x01; // status
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a

			uint16_t responseLen = 3;
 8006f50:	2303      	movs	r3, #3
 8006f52:	f8a7 31ae 	strh.w	r3, [r7, #430]	@ 0x1ae

			modbus_send_response(responseData, responseLen);
 8006f56:	f8b7 21ae 	ldrh.w	r2, [r7, #430]	@ 0x1ae
 8006f5a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8006f5e:	4611      	mov	r1, r2
 8006f60:	4618      	mov	r0, r3
 8006f62:	f7ff f93b 	bl	80061dc <modbus_send_response>
 8006f66:	e2eb      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8006f68:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f6c:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	2b0b      	cmp	r3, #11
 8006f74:	d008      	beq.n	8006f88 <modbus_vendor_handle_frame+0xcf0>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006f76:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8006f7a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8006f7e:	2203      	movs	r2, #3
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7ff f955 	bl	8006230 <modbus_send_exception>
				return;
 8006f86:	e2db      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 8006f88:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f8c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	789b      	ldrb	r3, [r3, #2]
 8006f94:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.minutes		= frame[3];
 8006f98:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006f9c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	78db      	ldrb	r3, [r3, #3]
 8006fa4:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.hours		= frame[4];
 8006fa8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fac:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	791b      	ldrb	r3, [r3, #4]
 8006fb4:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
			setTime.day_of_week	= frame[5];
 8006fb8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fbc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	795b      	ldrb	r3, [r3, #5]
 8006fc4:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			setTime.day			= frame[6];
 8006fc8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fcc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	799b      	ldrb	r3, [r3, #6]
 8006fd4:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			setTime.month		= frame[7];
 8006fd8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	79db      	ldrb	r3, [r3, #7]
 8006fe4:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			setTime.year		= frame[8];
 8006fe8:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8006fec:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	7a1b      	ldrb	r3, [r3, #8]
 8006ff4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8006ff8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f000 fd83 	bl	8007b08 <DS3231_SetTime>
 8007002:	4603      	mov	r3, r0
 8007004:	f887 31b5 	strb.w	r3, [r7, #437]	@ 0x1b5
			if (status != HAL_OK) {
 8007008:	f897 31b5 	ldrb.w	r3, [r7, #437]	@ 0x1b5
 800700c:	2b00      	cmp	r3, #0
 800700e:	d008      	beq.n	8007022 <modbus_vendor_handle_frame+0xd8a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007010:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007014:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007018:	2204      	movs	r2, #4
 800701a:	4618      	mov	r0, r3
 800701c:	f7ff f908 	bl	8006230 <modbus_send_exception>
				return;
 8007020:	e28e      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007022:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007026:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800702a:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800702e:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 8007030:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007034:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007038:	226e      	movs	r2, #110	@ 0x6e
 800703a:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800703c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007040:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007044:	2201      	movs	r2, #1
 8007046:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007048:	2303      	movs	r3, #3
 800704a:	f8a7 31b2 	strh.w	r3, [r7, #434]	@ 0x1b2

			modbus_send_response(responseData, responseLen);
 800704e:	f8b7 21b2 	ldrh.w	r2, [r7, #434]	@ 0x1b2
 8007052:	f107 030c 	add.w	r3, r7, #12
 8007056:	4611      	mov	r1, r2
 8007058:	4618      	mov	r0, r3
 800705a:	f7ff f8bf 	bl	80061dc <modbus_send_response>
 800705e:	e26f      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007060:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007064:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3302      	adds	r3, #2
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	b21b      	sxth	r3, r3
 8007070:	021b      	lsls	r3, r3, #8
 8007072:	b21a      	sxth	r2, r3
 8007074:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007078:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3303      	adds	r3, #3
 8007080:	781b      	ldrb	r3, [r3, #0]
 8007082:	b21b      	sxth	r3, r3
 8007084:	4313      	orrs	r3, r2
 8007086:	b21b      	sxth	r3, r3
 8007088:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 800708c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007090:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	3304      	adds	r3, #4
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	3b01      	subs	r3, #1
 800709c:	f887 31b9 	strb.w	r3, [r7, #441]	@ 0x1b9

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80070a0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070a4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	2b07      	cmp	r3, #7
 80070ac:	d008      	beq.n	80070c0 <modbus_vendor_handle_frame+0xe28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80070ae:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80070b2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80070b6:	2203      	movs	r2, #3
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7ff f8b9 	bl	8006230 <modbus_send_exception>
				return;
 80070be:	e23f      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80070c0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070c4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	3304      	adds	r3, #4
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d008      	beq.n	80070e4 <modbus_vendor_handle_frame+0xe4c>
 80070d2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80070d6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3304      	adds	r3, #4
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d908      	bls.n	80070f6 <modbus_vendor_handle_frame+0xe5e>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80070e4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80070e8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80070ec:	2203      	movs	r2, #3
 80070ee:	4618      	mov	r0, r3
 80070f0:	f7ff f89e 	bl	8006230 <modbus_send_exception>
			    return;
 80070f4:	e224      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 80070f6:	f897 21b9 	ldrb.w	r2, [r7, #441]	@ 0x1b9
 80070fa:	f8b7 31ba 	ldrh.w	r3, [r7, #442]	@ 0x1ba
 80070fe:	4611      	mov	r1, r2
 8007100:	4618      	mov	r0, r3
 8007102:	f7fc f85b 	bl	80031bc <io_holding_reg_set_mode>
 8007106:	4603      	mov	r3, r0
 8007108:	f083 0301 	eor.w	r3, r3, #1
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d008      	beq.n	8007124 <modbus_vendor_handle_frame+0xe8c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007112:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007116:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800711a:	2204      	movs	r2, #4
 800711c:	4618      	mov	r0, r3
 800711e:	f7ff f887 	bl	8006230 <modbus_send_exception>
				return;
 8007122:	e20d      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007124:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007128:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800712c:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007130:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 8007132:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007136:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800713a:	226f      	movs	r2, #111	@ 0x6f
 800713c:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800713e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007142:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007146:	2201      	movs	r2, #1
 8007148:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800714a:	2303      	movs	r3, #3
 800714c:	f8a7 31b6 	strh.w	r3, [r7, #438]	@ 0x1b6

			modbus_send_response(responseData, responseLen);
 8007150:	f8b7 21b6 	ldrh.w	r2, [r7, #438]	@ 0x1b6
 8007154:	f107 030c 	add.w	r3, r7, #12
 8007158:	4611      	mov	r1, r2
 800715a:	4618      	mov	r0, r3
 800715c:	f7ff f83e 	bl	80061dc <modbus_send_response>
 8007160:	e1ee      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007162:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007166:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	3302      	adds	r3, #2
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	b21b      	sxth	r3, r3
 8007172:	021b      	lsls	r3, r3, #8
 8007174:	b21a      	sxth	r2, r3
 8007176:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800717a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3303      	adds	r3, #3
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	b21b      	sxth	r3, r3
 8007186:	4313      	orrs	r3, r2
 8007188:	b21b      	sxth	r3, r3
 800718a:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0
			IO_Input_Reg_Mode mode = frame[4] - 1;
 800718e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007192:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	3304      	adds	r3, #4
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	3b01      	subs	r3, #1
 800719e:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80071a2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071a6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80071aa:	881b      	ldrh	r3, [r3, #0]
 80071ac:	2b07      	cmp	r3, #7
 80071ae:	d008      	beq.n	80071c2 <modbus_vendor_handle_frame+0xf2a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80071b0:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80071b4:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80071b8:	2203      	movs	r2, #3
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7ff f838 	bl	8006230 <modbus_send_exception>
				return;
 80071c0:	e1be      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80071c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071c6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	3304      	adds	r3, #4
 80071ce:	781b      	ldrb	r3, [r3, #0]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d008      	beq.n	80071e6 <modbus_vendor_handle_frame+0xf4e>
 80071d4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80071d8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3304      	adds	r3, #4
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d908      	bls.n	80071f8 <modbus_vendor_handle_frame+0xf60>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80071e6:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80071ea:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80071ee:	2203      	movs	r2, #3
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7ff f81d 	bl	8006230 <modbus_send_exception>
				return;
 80071f6:	e1a3      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the mode of the input register
			if (!io_input_reg_set_mode(index, mode)) {
 80071f8:	f897 21bf 	ldrb.w	r2, [r7, #447]	@ 0x1bf
 80071fc:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8007200:	4611      	mov	r1, r2
 8007202:	4618      	mov	r0, r3
 8007204:	f7fc fad2 	bl	80037ac <io_input_reg_set_mode>
 8007208:	4603      	mov	r3, r0
 800720a:	f083 0301 	eor.w	r3, r3, #1
 800720e:	b2db      	uxtb	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d008      	beq.n	8007226 <modbus_vendor_handle_frame+0xf8e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007214:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007218:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800721c:	2204      	movs	r2, #4
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff f806 	bl	8006230 <modbus_send_exception>
				return;
 8007224:	e18c      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007226:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800722a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800722e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007232:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE;
 8007234:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007238:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800723c:	2270      	movs	r2, #112	@ 0x70
 800723e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007240:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007244:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007248:	2201      	movs	r2, #1
 800724a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800724c:	2303      	movs	r3, #3
 800724e:	f8a7 31bc 	strh.w	r3, [r7, #444]	@ 0x1bc

			modbus_send_response(responseData, responseLen);
 8007252:	f8b7 21bc 	ldrh.w	r2, [r7, #444]	@ 0x1bc
 8007256:	f107 030c 	add.w	r3, r7, #12
 800725a:	4611      	mov	r1, r2
 800725c:	4618      	mov	r0, r3
 800725e:	f7fe ffbd 	bl	80061dc <modbus_send_response>
 8007262:	e16d      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 8007264:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007268:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3302      	adds	r3, #2
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	b21b      	sxth	r3, r3
 8007274:	021b      	lsls	r3, r3, #8
 8007276:	b21a      	sxth	r2, r3
 8007278:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800727c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3303      	adds	r3, #3
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	b21b      	sxth	r3, r3
 8007288:	4313      	orrs	r3, r2
 800728a:	b21b      	sxth	r3, r3
 800728c:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 8007290:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007294:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	791b      	ldrb	r3, [r3, #4]
 800729c:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 80072a0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80072a4:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80072a8:	881b      	ldrh	r3, [r3, #0]
 80072aa:	2b07      	cmp	r3, #7
 80072ac:	d008      	beq.n	80072c0 <modbus_vendor_handle_frame+0x1028>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80072ae:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80072b2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80072b6:	2203      	movs	r2, #3
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7fe ffb9 	bl	8006230 <modbus_send_exception>
				return;
 80072be:	e13f      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 80072c0:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 80072c4:	2b03      	cmp	r3, #3
 80072c6:	d11b      	bne.n	8007300 <modbus_vendor_handle_frame+0x1068>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 80072c8:	f207 120f 	addw	r2, r7, #271	@ 0x10f
 80072cc:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 80072d0:	4611      	mov	r1, r2
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7fb ff96 	bl	8003204 <io_holding_reg_get_mode>
 80072d8:	4603      	mov	r3, r0
 80072da:	f083 0301 	eor.w	r3, r3, #1
 80072de:	b2db      	uxtb	r3, r3
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d008      	beq.n	80072f6 <modbus_vendor_handle_frame+0x105e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80072e4:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80072e8:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80072ec:	2204      	movs	r2, #4
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7fe ff9e 	bl	8006230 <modbus_send_exception>
				return;
 80072f4:	e124      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 80072f6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80072fa:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
 80072fe:	e01e      	b.n	800733e <modbus_vendor_handle_frame+0x10a6>
			} else if (type == 4) {
 8007300:	f897 31c5 	ldrb.w	r3, [r7, #453]	@ 0x1c5
 8007304:	2b04      	cmp	r3, #4
 8007306:	d11a      	bne.n	800733e <modbus_vendor_handle_frame+0x10a6>
				IO_Input_Reg_Mode regMode;
				if (!io_input_reg_get_mode(index, &regMode)) {
 8007308:	f507 7287 	add.w	r2, r7, #270	@ 0x10e
 800730c:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8007310:	4611      	mov	r1, r2
 8007312:	4618      	mov	r0, r3
 8007314:	f7fc fa6e 	bl	80037f4 <io_input_reg_get_mode>
 8007318:	4603      	mov	r3, r0
 800731a:	f083 0301 	eor.w	r3, r3, #1
 800731e:	b2db      	uxtb	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d008      	beq.n	8007336 <modbus_vendor_handle_frame+0x109e>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007324:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007328:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800732c:	2204      	movs	r2, #4
 800732e:	4618      	mov	r0, r3
 8007330:	f7fe ff7e 	bl	8006230 <modbus_send_exception>
				return;
 8007334:	e104      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
					return;
				}
				mode = (uint8_t)(regMode);
 8007336:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 800733a:	f887 31d3 	strb.w	r3, [r7, #467]	@ 0x1d3
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800733e:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007342:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007346:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 800734a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 800734c:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007350:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007354:	2271      	movs	r2, #113	@ 0x71
 8007356:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8007358:	f897 31d3 	ldrb.w	r3, [r7, #467]	@ 0x1d3
 800735c:	3301      	adds	r3, #1
 800735e:	b2da      	uxtb	r2, r3
 8007360:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007364:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007368:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800736a:	2303      	movs	r3, #3
 800736c:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2

			modbus_send_response(responseData, responseLen);
 8007370:	f8b7 21c2 	ldrh.w	r2, [r7, #450]	@ 0x1c2
 8007374:	f107 030c 	add.w	r3, r7, #12
 8007378:	4611      	mov	r1, r2
 800737a:	4618      	mov	r0, r3
 800737c:	f7fe ff2e 	bl	80061dc <modbus_send_response>
 8007380:	e0de      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP: {
			uint16_t channel = (frame[2] << 8) | frame[3];
 8007382:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007386:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	3302      	adds	r3, #2
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	b21b      	sxth	r3, r3
 8007392:	021b      	lsls	r3, r3, #8
 8007394:	b21a      	sxth	r2, r3
 8007396:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800739a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	3303      	adds	r3, #3
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	b21b      	sxth	r3, r3
 80073a6:	4313      	orrs	r3, r2
 80073a8:	b21b      	sxth	r3, r3
 80073aa:	f8a7 31cc 	strh.w	r3, [r7, #460]	@ 0x1cc
			Emergency_Stop_Input_Mode inputMode = frame[4] - 1;
 80073ae:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3304      	adds	r3, #4
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	3b01      	subs	r3, #1
 80073be:	f887 31cb 	strb.w	r3, [r7, #459]	@ 0x1cb

			// Check request length (Slave Address, Function Code, Index High, Index Low, Input Mode [1 = NO, 2 = NC], CRC Low, CRC High)
			if (len != 7) {
 80073c2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073c6:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 80073ca:	881b      	ldrh	r3, [r3, #0]
 80073cc:	2b07      	cmp	r3, #7
 80073ce:	d008      	beq.n	80073e2 <modbus_vendor_handle_frame+0x114a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80073d0:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80073d4:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80073d8:	2203      	movs	r2, #3
 80073da:	4618      	mov	r0, r3
 80073dc:	f7fe ff28 	bl	8006230 <modbus_send_exception>
				return;
 80073e0:	e0ae      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check inputMode
			if (frame[4] < 1 || frame[4] > 2) {
 80073e2:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073e6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	3304      	adds	r3, #4
 80073ee:	781b      	ldrb	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d008      	beq.n	8007406 <modbus_vendor_handle_frame+0x116e>
 80073f4:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80073f8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	3304      	adds	r3, #4
 8007400:	781b      	ldrb	r3, [r3, #0]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d908      	bls.n	8007418 <modbus_vendor_handle_frame+0x1180>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8007406:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 800740a:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800740e:	2203      	movs	r2, #3
 8007410:	4618      	mov	r0, r3
 8007412:	f7fe ff0d 	bl	8006230 <modbus_send_exception>
				return;
 8007416:	e093      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Set the emergency stop configuration
			if (!emergencyStop_setInput(channel, inputMode)) {
 8007418:	f897 21cb 	ldrb.w	r2, [r7, #459]	@ 0x1cb
 800741c:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	@ 0x1cc
 8007420:	4611      	mov	r1, r2
 8007422:	4618      	mov	r0, r3
 8007424:	f7fb fc32 	bl	8002c8c <emergencyStop_setInput>
 8007428:	4603      	mov	r3, r0
 800742a:	f083 0301 	eor.w	r3, r3, #1
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b00      	cmp	r3, #0
 8007432:	d008      	beq.n	8007446 <modbus_vendor_handle_frame+0x11ae>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8007434:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007438:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 800743c:	2204      	movs	r2, #4
 800743e:	4618      	mov	r0, r3
 8007440:	f7fe fef6 	bl	8006230 <modbus_send_exception>
				return;
 8007444:	e07c      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8007446:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800744a:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800744e:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 8007452:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_EMERGENCY_STOP;
 8007454:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007458:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 800745c:	2272      	movs	r2, #114	@ 0x72
 800745e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8007460:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007464:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007468:	2201      	movs	r2, #1
 800746a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800746c:	2303      	movs	r3, #3
 800746e:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8

			modbus_send_response(responseData, responseLen);
 8007472:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 8007476:	f107 030c 	add.w	r3, r7, #12
 800747a:	4611      	mov	r1, r2
 800747c:	4618      	mov	r0, r3
 800747e:	f7fe fead 	bl	80061dc <modbus_send_response>
 8007482:	e05d      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		case MODBUS_VENDOR_FUNC_FACTORY_RESET: {
			uint8_t confirmation = frame[2];
 8007484:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007488:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	789b      	ldrb	r3, [r3, #2]
 8007490:	f887 31d0 	strb.w	r3, [r7, #464]	@ 0x1d0

			// Check request length (Slave Address, Function Code, Confirmation, Padding, CRC Low, CRC High)
			if (len != 6) {
 8007494:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007498:	f5a3 73eb 	sub.w	r3, r3, #470	@ 0x1d6
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	2b06      	cmp	r3, #6
 80074a0:	d008      	beq.n	80074b4 <modbus_vendor_handle_frame+0x121c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074a2:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074a6:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074aa:	2203      	movs	r2, #3
 80074ac:	4618      	mov	r0, r3
 80074ae:	f7fe febf 	bl	8006230 <modbus_send_exception>
				return;
 80074b2:	e045      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Check confirmation
			if (confirmation != 1) {
 80074b4:	f897 31d0 	ldrb.w	r3, [r7, #464]	@ 0x1d0
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d008      	beq.n	80074ce <modbus_vendor_handle_frame+0x1236>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80074bc:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074c0:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074c4:	2203      	movs	r2, #3
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7fe feb2 	bl	8006230 <modbus_send_exception>
				return;
 80074cc:	e038      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Factory Reset
			if (!automation_factory_reset()) {
 80074ce:	f7fa f805 	bl	80014dc <automation_factory_reset>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f083 0301 	eor.w	r3, r3, #1
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d008      	beq.n	80074f0 <modbus_vendor_handle_frame+0x1258>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80074de:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 80074e2:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 80074e6:	2204      	movs	r2, #4
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fe fea1 	bl	8006230 <modbus_send_exception>
				return;
 80074ee:	e027      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80074f0:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 80074f4:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80074f8:	f897 21d1 	ldrb.w	r2, [r7, #465]	@ 0x1d1
 80074fc:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_FACTORY_RESET;
 80074fe:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 8007502:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007506:	2273      	movs	r2, #115	@ 0x73
 8007508:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800750a:	f507 73ec 	add.w	r3, r7, #472	@ 0x1d8
 800750e:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8007512:	2201      	movs	r2, #1
 8007514:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8007516:	2303      	movs	r3, #3
 8007518:	f8a7 31ce 	strh.w	r3, [r7, #462]	@ 0x1ce

			modbus_send_response(responseData, responseLen);
 800751c:	f8b7 21ce 	ldrh.w	r2, [r7, #462]	@ 0x1ce
 8007520:	f107 030c 	add.w	r3, r7, #12
 8007524:	4611      	mov	r1, r2
 8007526:	4618      	mov	r0, r3
 8007528:	f7fe fe58 	bl	80061dc <modbus_send_response>
 800752c:	e008      	b.n	8007540 <modbus_vendor_handle_frame+0x12a8>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800752e:	f897 11d2 	ldrb.w	r1, [r7, #466]	@ 0x1d2
 8007532:	f897 31d1 	ldrb.w	r3, [r7, #465]	@ 0x1d1
 8007536:	2201      	movs	r2, #1
 8007538:	4618      	mov	r0, r3
 800753a:	f7fe fe79 	bl	8006230 <modbus_send_exception>
			break;
 800753e:	bf00      	nop
		}
	}
}
 8007540:	f507 77ec 	add.w	r7, r7, #472	@ 0x1d8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8007548:	b580      	push	{r7, lr}
 800754a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800754c:	4b07      	ldr	r3, [pc, #28]	@ (800756c <RS485_SetTransmitMode+0x24>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a07      	ldr	r2, [pc, #28]	@ (8007570 <RS485_SetTransmitMode+0x28>)
 8007552:	8811      	ldrh	r1, [r2, #0]
 8007554:	2201      	movs	r2, #1
 8007556:	4618      	mov	r0, r3
 8007558:	f003 fe20 	bl	800b19c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800755c:	2201      	movs	r2, #1
 800755e:	2140      	movs	r1, #64	@ 0x40
 8007560:	4804      	ldr	r0, [pc, #16]	@ (8007574 <RS485_SetTransmitMode+0x2c>)
 8007562:	f003 fe1b 	bl	800b19c <HAL_GPIO_WritePin>
#endif
}
 8007566:	bf00      	nop
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	200013c0 	.word	0x200013c0
 8007570:	200013c4 	.word	0x200013c4
 8007574:	48000800 	.word	0x48000800

08007578 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8007578:	b580      	push	{r7, lr}
 800757a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 800757c:	4b07      	ldr	r3, [pc, #28]	@ (800759c <RS485_SetReceiveMode+0x24>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a07      	ldr	r2, [pc, #28]	@ (80075a0 <RS485_SetReceiveMode+0x28>)
 8007582:	8811      	ldrh	r1, [r2, #0]
 8007584:	2200      	movs	r2, #0
 8007586:	4618      	mov	r0, r3
 8007588:	f003 fe08 	bl	800b19c <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800758c:	2200      	movs	r2, #0
 800758e:	2140      	movs	r1, #64	@ 0x40
 8007590:	4804      	ldr	r0, [pc, #16]	@ (80075a4 <RS485_SetReceiveMode+0x2c>)
 8007592:	f003 fe03 	bl	800b19c <HAL_GPIO_WritePin>
#endif
}
 8007596:	bf00      	nop
 8007598:	bd80      	pop	{r7, pc}
 800759a:	bf00      	nop
 800759c:	200013c0 	.word	0x200013c0
 80075a0:	200013c4 	.word	0x200013c4
 80075a4:	48000800 	.word	0x48000800

080075a8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	460b      	mov	r3, r1
 80075b2:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80075b4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80075b8:	2100      	movs	r1, #0
 80075ba:	4813      	ldr	r0, [pc, #76]	@ (8007608 <RS485_Setup+0x60>)
 80075bc:	f011 fb6b 	bl	8018c96 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80075c0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80075c4:	2100      	movs	r1, #0
 80075c6:	4811      	ldr	r0, [pc, #68]	@ (800760c <RS485_Setup+0x64>)
 80075c8:	f011 fb65 	bl	8018c96 <memset>
	rs485_tx_frame_head = 0;
 80075cc:	4b10      	ldr	r3, [pc, #64]	@ (8007610 <RS485_Setup+0x68>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 80075d2:	4b10      	ldr	r3, [pc, #64]	@ (8007614 <RS485_Setup+0x6c>)
 80075d4:	2200      	movs	r2, #0
 80075d6:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80075d8:	4a0f      	ldr	r2, [pc, #60]	@ (8007618 <RS485_Setup+0x70>)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80075de:	4a0f      	ldr	r2, [pc, #60]	@ (800761c <RS485_Setup+0x74>)
 80075e0:	887b      	ldrh	r3, [r7, #2]
 80075e2:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 80075e4:	f7fe fdb0 	bl	8006148 <modbusGetSlaveAddress>
 80075e8:	4603      	mov	r3, r0
 80075ea:	461a      	mov	r2, r3
 80075ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007620 <RS485_Setup+0x78>)
 80075ee:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 80075f0:	f7ff ffc2 	bl	8007578 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80075f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80075f8:	490a      	ldr	r1, [pc, #40]	@ (8007624 <RS485_Setup+0x7c>)
 80075fa:	480b      	ldr	r0, [pc, #44]	@ (8007628 <RS485_Setup+0x80>)
 80075fc:	f009 fc19 	bl	8010e32 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8007600:	bf00      	nop
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	200014c8 	.word	0x200014c8
 800760c:	20001cd8 	.word	0x20001cd8
 8007610:	200024ea 	.word	0x200024ea
 8007614:	200024eb 	.word	0x200024eb
 8007618:	200013c0 	.word	0x200013c0
 800761c:	200013c4 	.word	0x200013c4
 8007620:	200024f0 	.word	0x200024f0
 8007624:	200013c8 	.word	0x200013c8
 8007628:	20001254 	.word	0x20001254

0800762c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	460b      	mov	r3, r1
 8007636:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8007638:	887b      	ldrh	r3, [r7, #2]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d03a      	beq.n	80076b4 <RS485_Transmit+0x88>
 800763e:	887b      	ldrh	r3, [r7, #2]
 8007640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007644:	d836      	bhi.n	80076b4 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8007646:	4b1d      	ldr	r3, [pc, #116]	@ (80076bc <RS485_Transmit+0x90>)
 8007648:	781b      	ldrb	r3, [r3, #0]
 800764a:	b2db      	uxtb	r3, r3
 800764c:	3301      	adds	r3, #1
 800764e:	425a      	negs	r2, r3
 8007650:	f003 0307 	and.w	r3, r3, #7
 8007654:	f002 0207 	and.w	r2, r2, #7
 8007658:	bf58      	it	pl
 800765a:	4253      	negpl	r3, r2
 800765c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800765e:	4b18      	ldr	r3, [pc, #96]	@ (80076c0 <RS485_Transmit+0x94>)
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	b2db      	uxtb	r3, r3
 8007664:	7bfa      	ldrb	r2, [r7, #15]
 8007666:	429a      	cmp	r2, r3
 8007668:	d020      	beq.n	80076ac <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 800766a:	4b14      	ldr	r3, [pc, #80]	@ (80076bc <RS485_Transmit+0x90>)
 800766c:	781b      	ldrb	r3, [r3, #0]
 800766e:	b2db      	uxtb	r3, r3
 8007670:	461a      	mov	r2, r3
 8007672:	4613      	mov	r3, r2
 8007674:	01db      	lsls	r3, r3, #7
 8007676:	4413      	add	r3, r2
 8007678:	005b      	lsls	r3, r3, #1
 800767a:	4a12      	ldr	r2, [pc, #72]	@ (80076c4 <RS485_Transmit+0x98>)
 800767c:	4413      	add	r3, r2
 800767e:	887a      	ldrh	r2, [r7, #2]
 8007680:	6879      	ldr	r1, [r7, #4]
 8007682:	4618      	mov	r0, r3
 8007684:	f011 fb87 	bl	8018d96 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8007688:	4b0c      	ldr	r3, [pc, #48]	@ (80076bc <RS485_Transmit+0x90>)
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	b2db      	uxtb	r3, r3
 800768e:	4619      	mov	r1, r3
 8007690:	4a0c      	ldr	r2, [pc, #48]	@ (80076c4 <RS485_Transmit+0x98>)
 8007692:	460b      	mov	r3, r1
 8007694:	01db      	lsls	r3, r3, #7
 8007696:	440b      	add	r3, r1
 8007698:	005b      	lsls	r3, r3, #1
 800769a:	4413      	add	r3, r2
 800769c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80076a0:	887a      	ldrh	r2, [r7, #2]
 80076a2:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80076a4:	4a05      	ldr	r2, [pc, #20]	@ (80076bc <RS485_Transmit+0x90>)
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
 80076a8:	7013      	strb	r3, [r2, #0]
 80076aa:	e004      	b.n	80076b6 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80076ac:	4806      	ldr	r0, [pc, #24]	@ (80076c8 <RS485_Transmit+0x9c>)
 80076ae:	f7fd fe57 	bl	8005360 <usb_serial_println>
 80076b2:	e000      	b.n	80076b6 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80076b4:	bf00      	nop
    }
}
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	200024ea 	.word	0x200024ea
 80076c0:	200024eb 	.word	0x200024eb
 80076c4:	20001cd8 	.word	0x20001cd8
 80076c8:	0801b12c 	.word	0x0801b12c

080076cc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b084      	sub	sp, #16
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
 80076d4:	460b      	mov	r3, r1
 80076d6:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a26      	ldr	r2, [pc, #152]	@ (8007778 <HAL_UARTEx_RxEventCallback+0xac>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d145      	bne.n	800776e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80076e2:	4b26      	ldr	r3, [pc, #152]	@ (800777c <HAL_UARTEx_RxEventCallback+0xb0>)
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	3301      	adds	r3, #1
 80076ea:	425a      	negs	r2, r3
 80076ec:	f003 0307 	and.w	r3, r3, #7
 80076f0:	f002 0207 	and.w	r2, r2, #7
 80076f4:	bf58      	it	pl
 80076f6:	4253      	negpl	r3, r2
 80076f8:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 80076fa:	4b21      	ldr	r3, [pc, #132]	@ (8007780 <HAL_UARTEx_RxEventCallback+0xb4>)
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	7bfa      	ldrb	r2, [r7, #15]
 8007702:	429a      	cmp	r2, r3
 8007704:	d024      	beq.n	8007750 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8007706:	887b      	ldrh	r3, [r7, #2]
 8007708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800770c:	d823      	bhi.n	8007756 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 800770e:	4b1b      	ldr	r3, [pc, #108]	@ (800777c <HAL_UARTEx_RxEventCallback+0xb0>)
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	b2db      	uxtb	r3, r3
 8007714:	461a      	mov	r2, r3
 8007716:	4613      	mov	r3, r2
 8007718:	01db      	lsls	r3, r3, #7
 800771a:	4413      	add	r3, r2
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	4a19      	ldr	r2, [pc, #100]	@ (8007784 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007720:	4413      	add	r3, r2
 8007722:	887a      	ldrh	r2, [r7, #2]
 8007724:	4918      	ldr	r1, [pc, #96]	@ (8007788 <HAL_UARTEx_RxEventCallback+0xbc>)
 8007726:	4618      	mov	r0, r3
 8007728:	f011 fb35 	bl	8018d96 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800772c:	4b13      	ldr	r3, [pc, #76]	@ (800777c <HAL_UARTEx_RxEventCallback+0xb0>)
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	b2db      	uxtb	r3, r3
 8007732:	4619      	mov	r1, r3
 8007734:	4a13      	ldr	r2, [pc, #76]	@ (8007784 <HAL_UARTEx_RxEventCallback+0xb8>)
 8007736:	460b      	mov	r3, r1
 8007738:	01db      	lsls	r3, r3, #7
 800773a:	440b      	add	r3, r1
 800773c:	005b      	lsls	r3, r3, #1
 800773e:	4413      	add	r3, r2
 8007740:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007744:	887a      	ldrh	r2, [r7, #2]
 8007746:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8007748:	4a0c      	ldr	r2, [pc, #48]	@ (800777c <HAL_UARTEx_RxEventCallback+0xb0>)
 800774a:	7bfb      	ldrb	r3, [r7, #15]
 800774c:	7013      	strb	r3, [r2, #0]
 800774e:	e002      	b.n	8007756 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8007750:	480e      	ldr	r0, [pc, #56]	@ (800778c <HAL_UARTEx_RxEventCallback+0xc0>)
 8007752:	f7fd fe05 	bl	8005360 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8007756:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800775a:	490b      	ldr	r1, [pc, #44]	@ (8007788 <HAL_UARTEx_RxEventCallback+0xbc>)
 800775c:	480c      	ldr	r0, [pc, #48]	@ (8007790 <HAL_UARTEx_RxEventCallback+0xc4>)
 800775e:	f009 fb68 	bl	8010e32 <HAL_UARTEx_ReceiveToIdle_DMA>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d002      	beq.n	800776e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8007768:	480a      	ldr	r0, [pc, #40]	@ (8007794 <HAL_UARTEx_RxEventCallback+0xc8>)
 800776a:	f7fd fdf9 	bl	8005360 <usb_serial_println>
		}
	}
}
 800776e:	bf00      	nop
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	40013800 	.word	0x40013800
 800777c:	200024e8 	.word	0x200024e8
 8007780:	200024e9 	.word	0x200024e9
 8007784:	200014c8 	.word	0x200014c8
 8007788:	200013c8 	.word	0x200013c8
 800778c:	0801b140 	.word	0x0801b140
 8007790:	20001254 	.word	0x20001254
 8007794:	0801b154 	.word	0x0801b154

08007798 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 800779c:	4b0a      	ldr	r3, [pc, #40]	@ (80077c8 <RS485_TCCallback+0x30>)
 800779e:	2200      	movs	r2, #0
 80077a0:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80077a2:	f7ff fee9 	bl	8007578 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80077a6:	4b09      	ldr	r3, [pc, #36]	@ (80077cc <RS485_TCCallback+0x34>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	681a      	ldr	r2, [r3, #0]
 80077ac:	4b07      	ldr	r3, [pc, #28]	@ (80077cc <RS485_TCCallback+0x34>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077b4:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80077b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80077ba:	4905      	ldr	r1, [pc, #20]	@ (80077d0 <RS485_TCCallback+0x38>)
 80077bc:	4803      	ldr	r0, [pc, #12]	@ (80077cc <RS485_TCCallback+0x34>)
 80077be:	f009 fb38 	bl	8010e32 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 80077c2:	bf00      	nop
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	200024ec 	.word	0x200024ec
 80077cc:	20001254 	.word	0x20001254
 80077d0:	200013c8 	.word	0x200013c8

080077d4 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80077da:	e039      	b.n	8007850 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 80077dc:	4b23      	ldr	r3, [pc, #140]	@ (800786c <RS485_ProcessPendingFrames+0x98>)
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	461a      	mov	r2, r3
 80077e4:	4613      	mov	r3, r2
 80077e6:	01db      	lsls	r3, r3, #7
 80077e8:	4413      	add	r3, r2
 80077ea:	005b      	lsls	r3, r3, #1
 80077ec:	4a20      	ldr	r2, [pc, #128]	@ (8007870 <RS485_ProcessPendingFrames+0x9c>)
 80077ee:	4413      	add	r3, r2
 80077f0:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 80077f2:	4b1e      	ldr	r3, [pc, #120]	@ (800786c <RS485_ProcessPendingFrames+0x98>)
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	4619      	mov	r1, r3
 80077fa:	4a1d      	ldr	r2, [pc, #116]	@ (8007870 <RS485_ProcessPendingFrames+0x9c>)
 80077fc:	460b      	mov	r3, r1
 80077fe:	01db      	lsls	r3, r3, #7
 8007800:	440b      	add	r3, r1
 8007802:	005b      	lsls	r3, r3, #1
 8007804:	4413      	add	r3, r2
 8007806:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800780a:	881b      	ldrh	r3, [r3, #0]
 800780c:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8007814:	4b17      	ldr	r3, [pc, #92]	@ (8007874 <RS485_ProcessPendingFrames+0xa0>)
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	787a      	ldrb	r2, [r7, #1]
 800781a:	429a      	cmp	r2, r3
 800781c:	d105      	bne.n	800782a <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800781e:	887b      	ldrh	r3, [r7, #2]
 8007820:	4619      	mov	r1, r3
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7fd feca 	bl	80055bc <modbus_slave_handle_frame>
 8007828:	e004      	b.n	8007834 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 800782a:	887b      	ldrh	r3, [r7, #2]
 800782c:	4619      	mov	r1, r3
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f7fd fdd0 	bl	80053d4 <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007834:	4b0d      	ldr	r3, [pc, #52]	@ (800786c <RS485_ProcessPendingFrames+0x98>)
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	b2db      	uxtb	r3, r3
 800783a:	3301      	adds	r3, #1
 800783c:	425a      	negs	r2, r3
 800783e:	f003 0307 	and.w	r3, r3, #7
 8007842:	f002 0207 	and.w	r2, r2, #7
 8007846:	bf58      	it	pl
 8007848:	4253      	negpl	r3, r2
 800784a:	b2da      	uxtb	r2, r3
 800784c:	4b07      	ldr	r3, [pc, #28]	@ (800786c <RS485_ProcessPendingFrames+0x98>)
 800784e:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8007850:	4b06      	ldr	r3, [pc, #24]	@ (800786c <RS485_ProcessPendingFrames+0x98>)
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	b2da      	uxtb	r2, r3
 8007856:	4b08      	ldr	r3, [pc, #32]	@ (8007878 <RS485_ProcessPendingFrames+0xa4>)
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	b2db      	uxtb	r3, r3
 800785c:	429a      	cmp	r2, r3
 800785e:	d1bd      	bne.n	80077dc <RS485_ProcessPendingFrames+0x8>
	}
}
 8007860:	bf00      	nop
 8007862:	bf00      	nop
 8007864:	3708      	adds	r7, #8
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	200024e9 	.word	0x200024e9
 8007870:	200014c8 	.word	0x200014c8
 8007874:	200024f0 	.word	0x200024f0
 8007878:	200024e8 	.word	0x200024e8

0800787c <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8007882:	4b36      	ldr	r3, [pc, #216]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 8007884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007888:	2b20      	cmp	r3, #32
 800788a:	d163      	bne.n	8007954 <RS485_TransmitPendingFrames+0xd8>
 800788c:	4b34      	ldr	r3, [pc, #208]	@ (8007960 <RS485_TransmitPendingFrames+0xe4>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d05f      	beq.n	8007954 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8007894:	4b33      	ldr	r3, [pc, #204]	@ (8007964 <RS485_TransmitPendingFrames+0xe8>)
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	b2da      	uxtb	r2, r3
 800789a:	4b33      	ldr	r3, [pc, #204]	@ (8007968 <RS485_TransmitPendingFrames+0xec>)
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d057      	beq.n	8007954 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80078a4:	4b2e      	ldr	r3, [pc, #184]	@ (8007960 <RS485_TransmitPendingFrames+0xe4>)
 80078a6:	2201      	movs	r2, #1
 80078a8:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80078aa:	4b2e      	ldr	r3, [pc, #184]	@ (8007964 <RS485_TransmitPendingFrames+0xe8>)
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	461a      	mov	r2, r3
 80078b2:	4613      	mov	r3, r2
 80078b4:	01db      	lsls	r3, r3, #7
 80078b6:	4413      	add	r3, r2
 80078b8:	005b      	lsls	r3, r3, #1
 80078ba:	4a2c      	ldr	r2, [pc, #176]	@ (800796c <RS485_TransmitPendingFrames+0xf0>)
 80078bc:	4413      	add	r3, r2
 80078be:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80078c0:	4b28      	ldr	r3, [pc, #160]	@ (8007964 <RS485_TransmitPendingFrames+0xe8>)
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	b2db      	uxtb	r3, r3
 80078c6:	4619      	mov	r1, r3
 80078c8:	4a28      	ldr	r2, [pc, #160]	@ (800796c <RS485_TransmitPendingFrames+0xf0>)
 80078ca:	460b      	mov	r3, r1
 80078cc:	01db      	lsls	r3, r3, #7
 80078ce:	440b      	add	r3, r1
 80078d0:	005b      	lsls	r3, r3, #1
 80078d2:	4413      	add	r3, r2
 80078d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80078d8:	881b      	ldrh	r3, [r3, #0]
 80078da:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 80078dc:	f7ff fe34 	bl	8007548 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80078e0:	4b1e      	ldr	r3, [pc, #120]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	4b1d      	ldr	r3, [pc, #116]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078ee:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 80078f0:	887b      	ldrh	r3, [r7, #2]
 80078f2:	461a      	mov	r2, r3
 80078f4:	6879      	ldr	r1, [r7, #4]
 80078f6:	4819      	ldr	r0, [pc, #100]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 80078f8:	f007 fe7e 	bl	800f5f8 <HAL_UART_Transmit_DMA>
 80078fc:	4603      	mov	r3, r0
 80078fe:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8007900:	4b16      	ldr	r3, [pc, #88]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	4b15      	ldr	r3, [pc, #84]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800790e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8007910:	787b      	ldrb	r3, [r7, #1]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d010      	beq.n	8007938 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8007916:	f7ff fe2f 	bl	8007578 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800791a:	4b10      	ldr	r3, [pc, #64]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	4b0e      	ldr	r3, [pc, #56]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007928:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800792a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800792e:	4910      	ldr	r1, [pc, #64]	@ (8007970 <RS485_TransmitPendingFrames+0xf4>)
 8007930:	480a      	ldr	r0, [pc, #40]	@ (800795c <RS485_TransmitPendingFrames+0xe0>)
 8007932:	f009 fa7e 	bl	8010e32 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8007936:	e00d      	b.n	8007954 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8007938:	4b0a      	ldr	r3, [pc, #40]	@ (8007964 <RS485_TransmitPendingFrames+0xe8>)
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	b2db      	uxtb	r3, r3
 800793e:	3301      	adds	r3, #1
 8007940:	425a      	negs	r2, r3
 8007942:	f003 0307 	and.w	r3, r3, #7
 8007946:	f002 0207 	and.w	r2, r2, #7
 800794a:	bf58      	it	pl
 800794c:	4253      	negpl	r3, r2
 800794e:	b2da      	uxtb	r2, r3
 8007950:	4b04      	ldr	r3, [pc, #16]	@ (8007964 <RS485_TransmitPendingFrames+0xe8>)
 8007952:	701a      	strb	r2, [r3, #0]
}
 8007954:	bf00      	nop
 8007956:	3708      	adds	r7, #8
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	20001254 	.word	0x20001254
 8007960:	200024ec 	.word	0x200024ec
 8007964:	200024eb 	.word	0x200024eb
 8007968:	200024ea 	.word	0x200024ea
 800796c:	20001cd8 	.word	0x20001cd8
 8007970:	200013c8 	.word	0x200013c8

08007974 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007974:	b580      	push	{r7, lr}
 8007976:	b082      	sub	sp, #8
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a07      	ldr	r2, [pc, #28]	@ (80079a0 <HAL_UART_ErrorCallback+0x2c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d108      	bne.n	8007998 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8007986:	4807      	ldr	r0, [pc, #28]	@ (80079a4 <HAL_UART_ErrorCallback+0x30>)
 8007988:	f7fd fcea 	bl	8005360 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800798c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007990:	4905      	ldr	r1, [pc, #20]	@ (80079a8 <HAL_UART_ErrorCallback+0x34>)
 8007992:	4806      	ldr	r0, [pc, #24]	@ (80079ac <HAL_UART_ErrorCallback+0x38>)
 8007994:	f009 fa4d 	bl	8010e32 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8007998:	bf00      	nop
 800799a:	3708      	adds	r7, #8
 800799c:	46bd      	mov	sp, r7
 800799e:	bd80      	pop	{r7, pc}
 80079a0:	40013800 	.word	0x40013800
 80079a4:	0801b174 	.word	0x0801b174
 80079a8:	200013c8 	.word	0x200013c8
 80079ac:	20001254 	.word	0x20001254

080079b0 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	4603      	mov	r3, r0
 80079b8:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 80079ba:	79fb      	ldrb	r3, [r7, #7]
 80079bc:	091b      	lsrs	r3, r3, #4
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	461a      	mov	r2, r3
 80079c2:	0092      	lsls	r2, r2, #2
 80079c4:	4413      	add	r3, r2
 80079c6:	005b      	lsls	r3, r3, #1
 80079c8:	b2da      	uxtb	r2, r3
 80079ca:	79fb      	ldrb	r3, [r7, #7]
 80079cc:	f003 030f 	and.w	r3, r3, #15
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	4413      	add	r3, r2
 80079d4:	b2db      	uxtb	r3, r3
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
	...

080079e4 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	4603      	mov	r3, r0
 80079ec:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	4a0e      	ldr	r2, [pc, #56]	@ (8007a2c <DecimalToBCD+0x48>)
 80079f2:	fba2 2303 	umull	r2, r3, r2, r3
 80079f6:	08db      	lsrs	r3, r3, #3
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	b25b      	sxtb	r3, r3
 80079fc:	011b      	lsls	r3, r3, #4
 80079fe:	b258      	sxtb	r0, r3
 8007a00:	79fa      	ldrb	r2, [r7, #7]
 8007a02:	4b0a      	ldr	r3, [pc, #40]	@ (8007a2c <DecimalToBCD+0x48>)
 8007a04:	fba3 1302 	umull	r1, r3, r3, r2
 8007a08:	08d9      	lsrs	r1, r3, #3
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	440b      	add	r3, r1
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	1ad3      	subs	r3, r2, r3
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	b25b      	sxtb	r3, r3
 8007a18:	4303      	orrs	r3, r0
 8007a1a:	b25b      	sxtb	r3, r3
 8007a1c:	b2db      	uxtb	r3, r3
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	370c      	adds	r7, #12
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	cccccccd 	.word	0xcccccccd

08007a30 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b088      	sub	sp, #32
 8007a34:	af02      	add	r7, sp, #8
 8007a36:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8007a3c:	f107 020f 	add.w	r2, r7, #15
 8007a40:	f04f 33ff 	mov.w	r3, #4294967295
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	2301      	movs	r3, #1
 8007a48:	21d0      	movs	r1, #208	@ 0xd0
 8007a4a:	482e      	ldr	r0, [pc, #184]	@ (8007b04 <DS3231_ReadTime+0xd4>)
 8007a4c:	f003 fc5a 	bl	800b304 <HAL_I2C_Master_Transmit>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e050      	b.n	8007afc <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007a5a:	f107 0210 	add.w	r2, r7, #16
 8007a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a62:	9300      	str	r3, [sp, #0]
 8007a64:	2307      	movs	r3, #7
 8007a66:	21d0      	movs	r1, #208	@ 0xd0
 8007a68:	4826      	ldr	r0, [pc, #152]	@ (8007b04 <DS3231_ReadTime+0xd4>)
 8007a6a:	f003 fd63 	bl	800b534 <HAL_I2C_Master_Receive>
 8007a6e:	4603      	mov	r3, r0
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d001      	beq.n	8007a78 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8007a74:	2301      	movs	r3, #1
 8007a76:	e041      	b.n	8007afc <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8007a78:	7c3b      	ldrb	r3, [r7, #16]
 8007a7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7ff ff95 	bl	80079b0 <BCDToDecimal>
 8007a86:	4603      	mov	r3, r0
 8007a88:	461a      	mov	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8007a8e:	7c7b      	ldrb	r3, [r7, #17]
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7ff ff8d 	bl	80079b0 <BCDToDecimal>
 8007a96:	4603      	mov	r3, r0
 8007a98:	461a      	mov	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8007a9e:	7cbb      	ldrb	r3, [r7, #18]
 8007aa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f7ff ff82 	bl	80079b0 <BCDToDecimal>
 8007aac:	4603      	mov	r3, r0
 8007aae:	461a      	mov	r2, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8007ab4:	7cfb      	ldrb	r3, [r7, #19]
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f7ff ff7a 	bl	80079b0 <BCDToDecimal>
 8007abc:	4603      	mov	r3, r0
 8007abe:	461a      	mov	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8007ac4:	7d3b      	ldrb	r3, [r7, #20]
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	f7ff ff72 	bl	80079b0 <BCDToDecimal>
 8007acc:	4603      	mov	r3, r0
 8007ace:	461a      	mov	r2, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8007ad4:	7d7b      	ldrb	r3, [r7, #21]
 8007ad6:	f003 031f 	and.w	r3, r3, #31
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	4618      	mov	r0, r3
 8007ade:	f7ff ff67 	bl	80079b0 <BCDToDecimal>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8007aea:	7dbb      	ldrb	r3, [r7, #22]
 8007aec:	4618      	mov	r0, r3
 8007aee:	f7ff ff5f 	bl	80079b0 <BCDToDecimal>
 8007af2:	4603      	mov	r3, r0
 8007af4:	461a      	mov	r2, r3
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3718      	adds	r7, #24
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	2000119c 	.word	0x2000119c

08007b08 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b088      	sub	sp, #32
 8007b0c:	af04      	add	r7, sp, #16
 8007b0e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8007b10:	2300      	movs	r3, #0
 8007b12:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	781b      	ldrb	r3, [r3, #0]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f7ff ff63 	bl	80079e4 <DecimalToBCD>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	785b      	ldrb	r3, [r3, #1]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff ff5c 	bl	80079e4 <DecimalToBCD>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	789b      	ldrb	r3, [r3, #2]
 8007b34:	4618      	mov	r0, r3
 8007b36:	f7ff ff55 	bl	80079e4 <DecimalToBCD>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	78db      	ldrb	r3, [r3, #3]
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7ff ff4e 	bl	80079e4 <DecimalToBCD>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	791b      	ldrb	r3, [r3, #4]
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7ff ff47 	bl	80079e4 <DecimalToBCD>
 8007b56:	4603      	mov	r3, r0
 8007b58:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	795b      	ldrb	r3, [r3, #5]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7ff ff40 	bl	80079e4 <DecimalToBCD>
 8007b64:	4603      	mov	r3, r0
 8007b66:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	799b      	ldrb	r3, [r3, #6]
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f7ff ff39 	bl	80079e4 <DecimalToBCD>
 8007b72:	4603      	mov	r3, r0
 8007b74:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8007b76:	7bfb      	ldrb	r3, [r7, #15]
 8007b78:	b29a      	uxth	r2, r3
 8007b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b7e:	9302      	str	r3, [sp, #8]
 8007b80:	2307      	movs	r3, #7
 8007b82:	9301      	str	r3, [sp, #4]
 8007b84:	f107 0308 	add.w	r3, r7, #8
 8007b88:	9300      	str	r3, [sp, #0]
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	21d0      	movs	r1, #208	@ 0xd0
 8007b8e:	4806      	ldr	r0, [pc, #24]	@ (8007ba8 <DS3231_SetTime+0xa0>)
 8007b90:	f003 fdc6 	bl	800b720 <HAL_I2C_Mem_Write>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d001      	beq.n	8007b9e <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e000      	b.n	8007ba0 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	2000119c 	.word	0x2000119c

08007bac <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b082      	sub	sp, #8
 8007bb0:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	490a      	ldr	r1, [pc, #40]	@ (8007be0 <SD_Mount+0x34>)
 8007bb6:	480b      	ldr	r0, [pc, #44]	@ (8007be4 <SD_Mount+0x38>)
 8007bb8:	f00e fe4e 	bl	8016858 <f_mount>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8007bc0:	79fb      	ldrb	r3, [r7, #7]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d004      	beq.n	8007bd0 <SD_Mount+0x24>
		isMounted = false;
 8007bc6:	4b08      	ldr	r3, [pc, #32]	@ (8007be8 <SD_Mount+0x3c>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	701a      	strb	r2, [r3, #0]
		return false;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	e003      	b.n	8007bd8 <SD_Mount+0x2c>
	}

	isMounted = true;
 8007bd0:	4b05      	ldr	r3, [pc, #20]	@ (8007be8 <SD_Mount+0x3c>)
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	701a      	strb	r2, [r3, #0]
	return true;
 8007bd6:	2301      	movs	r3, #1
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3708      	adds	r7, #8
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	0801b198 	.word	0x0801b198
 8007be4:	200024f4 	.word	0x200024f4
 8007be8:	20002958 	.word	0x20002958

08007bec <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8007bec:	b580      	push	{r7, lr}
 8007bee:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8007bf0:	f7ff ffdc 	bl	8007bac <SD_Mount>
 8007bf4:	4603      	mov	r3, r0
    }
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	bd80      	pop	{r7, pc}
	...

08007bfc <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b0cc      	sub	sp, #304	@ 0x130
 8007c00:	af02      	add	r7, sp, #8
 8007c02:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007c06:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007c0a:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8007c0c:	4b4d      	ldr	r3, [pc, #308]	@ (8007d44 <SD_Log+0x148>)
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	f083 0301 	eor.w	r3, r3, #1
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <SD_Log+0x22>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	e08d      	b.n	8007d3a <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8007c1e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7ff ff04 	bl	8007a30 <DS3231_ReadTime>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00c      	beq.n	8007c48 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8007c2e:	4a46      	ldr	r2, [pc, #280]	@ (8007d48 <SD_Log+0x14c>)
 8007c30:	2120      	movs	r1, #32
 8007c32:	4846      	ldr	r0, [pc, #280]	@ (8007d4c <SD_Log+0x150>)
 8007c34:	f010 ff7a 	bl	8018b2c <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8007c38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8007c3c:	4a44      	ldr	r2, [pc, #272]	@ (8007d50 <SD_Log+0x154>)
 8007c3e:	2110      	movs	r1, #16
 8007c40:	4618      	mov	r0, r3
 8007c42:	f010 ff73 	bl	8018b2c <sniprintf>
 8007c46:	e01e      	b.n	8007c86 <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8007c48:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007c4c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007c50:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8007c54:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8007c58:	9101      	str	r1, [sp, #4]
 8007c5a:	9200      	str	r2, [sp, #0]
 8007c5c:	4a3d      	ldr	r2, [pc, #244]	@ (8007d54 <SD_Log+0x158>)
 8007c5e:	2120      	movs	r1, #32
 8007c60:	483a      	ldr	r0, [pc, #232]	@ (8007d4c <SD_Log+0x150>)
 8007c62:	f010 ff63 	bl	8018b2c <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8007c66:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8007c6a:	4619      	mov	r1, r3
 8007c6c:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8007c70:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8007c74:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8007c78:	9201      	str	r2, [sp, #4]
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	4a36      	ldr	r2, [pc, #216]	@ (8007d58 <SD_Log+0x15c>)
 8007c80:	2110      	movs	r1, #16
 8007c82:	f010 ff53 	bl	8018b2c <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8007c86:	2212      	movs	r2, #18
 8007c88:	4930      	ldr	r1, [pc, #192]	@ (8007d4c <SD_Log+0x150>)
 8007c8a:	4834      	ldr	r0, [pc, #208]	@ (8007d5c <SD_Log+0x160>)
 8007c8c:	f00e fe2a 	bl	80168e4 <f_open>
 8007c90:	4603      	mov	r3, r0
 8007c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8007c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d001      	beq.n	8007ca2 <SD_Log+0xa6>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	e04b      	b.n	8007d3a <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8007ca2:	4b2e      	ldr	r3, [pc, #184]	@ (8007d5c <SD_Log+0x160>)
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	482c      	ldr	r0, [pc, #176]	@ (8007d5c <SD_Log+0x160>)
 8007caa:	f00f f9f2 	bl	8017092 <f_lseek>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8007cb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d004      	beq.n	8007cc6 <SD_Log+0xca>
		f_close(&logFile);
 8007cbc:	4827      	ldr	r0, [pc, #156]	@ (8007d5c <SD_Log+0x160>)
 8007cbe:	f00f f9be 	bl	801703e <f_close>
		return false;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	e039      	b.n	8007d3a <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8007cc6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8007cca:	f107 0010 	add.w	r0, r7, #16
 8007cce:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007cd2:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	9300      	str	r3, [sp, #0]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	4a20      	ldr	r2, [pc, #128]	@ (8007d60 <SD_Log+0x164>)
 8007cde:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007ce2:	f010 ff23 	bl	8018b2c <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8007ce6:	f107 0310 	add.w	r3, r7, #16
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7f8 fae8 	bl	80002c0 <strlen>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	f107 030c 	add.w	r3, r7, #12
 8007cf6:	f107 0110 	add.w	r1, r7, #16
 8007cfa:	4818      	ldr	r0, [pc, #96]	@ (8007d5c <SD_Log+0x160>)
 8007cfc:	f00e ffac 	bl	8016c58 <f_write>
 8007d00:	4603      	mov	r3, r0
 8007d02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 8007d06:	4815      	ldr	r0, [pc, #84]	@ (8007d5c <SD_Log+0x160>)
 8007d08:	f00f f999 	bl	801703e <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 8007d0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10e      	bne.n	8007d32 <SD_Log+0x136>
 8007d14:	f107 0310 	add.w	r3, r7, #16
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f7f8 fad1 	bl	80002c0 <strlen>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007d24:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d101      	bne.n	8007d32 <SD_Log+0x136>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e000      	b.n	8007d34 <SD_Log+0x138>
 8007d32:	2300      	movs	r3, #0
 8007d34:	f003 0301 	and.w	r3, r3, #1
 8007d38:	b2db      	uxtb	r3, r3
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	20002958 	.word	0x20002958
 8007d48:	0801b19c 	.word	0x0801b19c
 8007d4c:	2000295c 	.word	0x2000295c
 8007d50:	0801b1b0 	.word	0x0801b1b0
 8007d54:	0801b1bc 	.word	0x0801b1bc
 8007d58:	0801b1d0 	.word	0x0801b1d0
 8007d5c:	20002728 	.word	0x20002728
 8007d60:	0801b1e4 	.word	0x0801b1e4

08007d64 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b082      	sub	sp, #8
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8007d6c:	f000 fd66 	bl	800883c <HAL_GetTick>
 8007d70:	4603      	mov	r3, r0
 8007d72:	4a04      	ldr	r2, [pc, #16]	@ (8007d84 <SPI_Timer_On+0x20>)
 8007d74:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007d76:	4a04      	ldr	r2, [pc, #16]	@ (8007d88 <SPI_Timer_On+0x24>)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6013      	str	r3, [r2, #0]
}
 8007d7c:	bf00      	nop
 8007d7e:	3708      	adds	r7, #8
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	20002980 	.word	0x20002980
 8007d88:	20002984 	.word	0x20002984

08007d8c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007d90:	f000 fd54 	bl	800883c <HAL_GetTick>
 8007d94:	4602      	mov	r2, r0
 8007d96:	4b06      	ldr	r3, [pc, #24]	@ (8007db0 <SPI_Timer_Status+0x24>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	1ad2      	subs	r2, r2, r3
 8007d9c:	4b05      	ldr	r3, [pc, #20]	@ (8007db4 <SPI_Timer_Status+0x28>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	bf34      	ite	cc
 8007da4:	2301      	movcc	r3, #1
 8007da6:	2300      	movcs	r3, #0
 8007da8:	b2db      	uxtb	r3, r3
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	20002980 	.word	0x20002980
 8007db4:	20002984 	.word	0x20002984

08007db8 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af02      	add	r7, sp, #8
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8007dc2:	f107 020f 	add.w	r2, r7, #15
 8007dc6:	1df9      	adds	r1, r7, #7
 8007dc8:	2332      	movs	r3, #50	@ 0x32
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	2301      	movs	r3, #1
 8007dce:	4804      	ldr	r0, [pc, #16]	@ (8007de0 <xchg_spi+0x28>)
 8007dd0:	f007 f83f 	bl	800ee52 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	200011f0 	.word	0x200011f0

08007de4 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007de4:	b590      	push	{r4, r7, lr}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8007dee:	2300      	movs	r3, #0
 8007df0:	60fb      	str	r3, [r7, #12]
 8007df2:	e00a      	b.n	8007e0a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	18d4      	adds	r4, r2, r3
 8007dfa:	20ff      	movs	r0, #255	@ 0xff
 8007dfc:	f7ff ffdc 	bl	8007db8 <xchg_spi>
 8007e00:	4603      	mov	r3, r0
 8007e02:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	3301      	adds	r3, #1
 8007e08:	60fb      	str	r3, [r7, #12]
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d3f0      	bcc.n	8007df4 <rcvr_spi_multi+0x10>
	}
}
 8007e12:	bf00      	nop
 8007e14:	bf00      	nop
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd90      	pop	{r4, r7, pc}

08007e1c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b082      	sub	sp, #8
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
 8007e24:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e2e:	6879      	ldr	r1, [r7, #4]
 8007e30:	4803      	ldr	r0, [pc, #12]	@ (8007e40 <xmit_spi_multi+0x24>)
 8007e32:	f006 fe98 	bl	800eb66 <HAL_SPI_Transmit>
}
 8007e36:	bf00      	nop
 8007e38:	3708      	adds	r7, #8
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
 8007e3e:	bf00      	nop
 8007e40:	200011f0 	.word	0x200011f0

08007e44 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8007e4c:	f000 fcf6 	bl	800883c <HAL_GetTick>
 8007e50:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007e56:	20ff      	movs	r0, #255	@ 0xff
 8007e58:	f7ff ffae 	bl	8007db8 <xchg_spi>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	2bff      	cmp	r3, #255	@ 0xff
 8007e64:	d007      	beq.n	8007e76 <wait_ready+0x32>
 8007e66:	f000 fce9 	bl	800883c <HAL_GetTick>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	1ad3      	subs	r3, r2, r3
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d8ef      	bhi.n	8007e56 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007e76:	7bfb      	ldrb	r3, [r7, #15]
 8007e78:	2bff      	cmp	r3, #255	@ 0xff
 8007e7a:	bf0c      	ite	eq
 8007e7c:	2301      	moveq	r3, #1
 8007e7e:	2300      	movne	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3718      	adds	r7, #24
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
	...

08007e8c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8007e90:	2201      	movs	r2, #1
 8007e92:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007e96:	4804      	ldr	r0, [pc, #16]	@ (8007ea8 <despiselect+0x1c>)
 8007e98:	f003 f980 	bl	800b19c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8007e9c:	20ff      	movs	r0, #255	@ 0xff
 8007e9e:	f7ff ff8b 	bl	8007db8 <xchg_spi>

}
 8007ea2:	bf00      	nop
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	48000800 	.word	0x48000800

08007eac <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007eb6:	480a      	ldr	r0, [pc, #40]	@ (8007ee0 <spiselect+0x34>)
 8007eb8:	f003 f970 	bl	800b19c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007ebc:	20ff      	movs	r0, #255	@ 0xff
 8007ebe:	f7ff ff7b 	bl	8007db8 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8007ec2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007ec6:	f7ff ffbd 	bl	8007e44 <wait_ready>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d001      	beq.n	8007ed4 <spiselect+0x28>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e002      	b.n	8007eda <spiselect+0x2e>

	despiselect();
 8007ed4:	f7ff ffda 	bl	8007e8c <despiselect>
	return 0;	/* Timeout */
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	48000800 	.word	0x48000800

08007ee4 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8007eee:	20c8      	movs	r0, #200	@ 0xc8
 8007ef0:	f7ff ff38 	bl	8007d64 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007ef4:	20ff      	movs	r0, #255	@ 0xff
 8007ef6:	f7ff ff5f 	bl	8007db8 <xchg_spi>
 8007efa:	4603      	mov	r3, r0
 8007efc:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8007efe:	7bfb      	ldrb	r3, [r7, #15]
 8007f00:	2bff      	cmp	r3, #255	@ 0xff
 8007f02:	d104      	bne.n	8007f0e <rcvr_datablock+0x2a>
 8007f04:	f7ff ff42 	bl	8007d8c <SPI_Timer_Status>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1f2      	bne.n	8007ef4 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8007f0e:	7bfb      	ldrb	r3, [r7, #15]
 8007f10:	2bfe      	cmp	r3, #254	@ 0xfe
 8007f12:	d001      	beq.n	8007f18 <rcvr_datablock+0x34>
 8007f14:	2300      	movs	r3, #0
 8007f16:	e00a      	b.n	8007f2e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007f18:	6839      	ldr	r1, [r7, #0]
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f7ff ff62 	bl	8007de4 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007f20:	20ff      	movs	r0, #255	@ 0xff
 8007f22:	f7ff ff49 	bl	8007db8 <xchg_spi>
 8007f26:	20ff      	movs	r0, #255	@ 0xff
 8007f28:	f7ff ff46 	bl	8007db8 <xchg_spi>

	return 1;						/* Function succeeded */
 8007f2c:	2301      	movs	r3, #1
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}

08007f36 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b084      	sub	sp, #16
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
 8007f3e:	460b      	mov	r3, r1
 8007f40:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007f42:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007f46:	f7ff ff7d 	bl	8007e44 <wait_ready>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <xmit_datablock+0x1e>
 8007f50:	2300      	movs	r3, #0
 8007f52:	e01e      	b.n	8007f92 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007f54:	78fb      	ldrb	r3, [r7, #3]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f7ff ff2e 	bl	8007db8 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8007f5c:	78fb      	ldrb	r3, [r7, #3]
 8007f5e:	2bfd      	cmp	r3, #253	@ 0xfd
 8007f60:	d016      	beq.n	8007f90 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007f62:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f7ff ff58 	bl	8007e1c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8007f6c:	20ff      	movs	r0, #255	@ 0xff
 8007f6e:	f7ff ff23 	bl	8007db8 <xchg_spi>
 8007f72:	20ff      	movs	r0, #255	@ 0xff
 8007f74:	f7ff ff20 	bl	8007db8 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8007f78:	20ff      	movs	r0, #255	@ 0xff
 8007f7a:	f7ff ff1d 	bl	8007db8 <xchg_spi>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007f82:	7bfb      	ldrb	r3, [r7, #15]
 8007f84:	f003 031f 	and.w	r3, r3, #31
 8007f88:	2b05      	cmp	r3, #5
 8007f8a:	d001      	beq.n	8007f90 <xmit_datablock+0x5a>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	e000      	b.n	8007f92 <xmit_datablock+0x5c>
	}
	return 1;
 8007f90:	2301      	movs	r3, #1
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b084      	sub	sp, #16
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	6039      	str	r1, [r7, #0]
 8007fa4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	da0e      	bge.n	8007fcc <send_cmd+0x32>
		cmd &= 0x7F;
 8007fae:	79fb      	ldrb	r3, [r7, #7]
 8007fb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fb4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007fb6:	2100      	movs	r1, #0
 8007fb8:	2037      	movs	r0, #55	@ 0x37
 8007fba:	f7ff ffee 	bl	8007f9a <send_cmd>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007fc2:	7bbb      	ldrb	r3, [r7, #14]
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d901      	bls.n	8007fcc <send_cmd+0x32>
 8007fc8:	7bbb      	ldrb	r3, [r7, #14]
 8007fca:	e051      	b.n	8008070 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8007fcc:	79fb      	ldrb	r3, [r7, #7]
 8007fce:	2b0c      	cmp	r3, #12
 8007fd0:	d008      	beq.n	8007fe4 <send_cmd+0x4a>
		despiselect();
 8007fd2:	f7ff ff5b 	bl	8007e8c <despiselect>
		if (!spiselect()) return 0xFF;
 8007fd6:	f7ff ff69 	bl	8007eac <spiselect>
 8007fda:	4603      	mov	r3, r0
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d101      	bne.n	8007fe4 <send_cmd+0x4a>
 8007fe0:	23ff      	movs	r3, #255	@ 0xff
 8007fe2:	e045      	b.n	8008070 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007fe4:	79fb      	ldrb	r3, [r7, #7]
 8007fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7ff fee3 	bl	8007db8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	0e1b      	lsrs	r3, r3, #24
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f7ff fedd 	bl	8007db8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	0c1b      	lsrs	r3, r3, #16
 8008002:	b2db      	uxtb	r3, r3
 8008004:	4618      	mov	r0, r3
 8008006:	f7ff fed7 	bl	8007db8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	0a1b      	lsrs	r3, r3, #8
 800800e:	b2db      	uxtb	r3, r3
 8008010:	4618      	mov	r0, r3
 8008012:	f7ff fed1 	bl	8007db8 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	b2db      	uxtb	r3, r3
 800801a:	4618      	mov	r0, r3
 800801c:	f7ff fecc 	bl	8007db8 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008020:	2301      	movs	r3, #1
 8008022:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008024:	79fb      	ldrb	r3, [r7, #7]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d101      	bne.n	800802e <send_cmd+0x94>
 800802a:	2395      	movs	r3, #149	@ 0x95
 800802c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800802e:	79fb      	ldrb	r3, [r7, #7]
 8008030:	2b08      	cmp	r3, #8
 8008032:	d101      	bne.n	8008038 <send_cmd+0x9e>
 8008034:	2387      	movs	r3, #135	@ 0x87
 8008036:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008038:	7bfb      	ldrb	r3, [r7, #15]
 800803a:	4618      	mov	r0, r3
 800803c:	f7ff febc 	bl	8007db8 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008040:	79fb      	ldrb	r3, [r7, #7]
 8008042:	2b0c      	cmp	r3, #12
 8008044:	d102      	bne.n	800804c <send_cmd+0xb2>
 8008046:	20ff      	movs	r0, #255	@ 0xff
 8008048:	f7ff feb6 	bl	8007db8 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800804c:	230a      	movs	r3, #10
 800804e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008050:	20ff      	movs	r0, #255	@ 0xff
 8008052:	f7ff feb1 	bl	8007db8 <xchg_spi>
 8008056:	4603      	mov	r3, r0
 8008058:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800805a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800805e:	2b00      	cmp	r3, #0
 8008060:	da05      	bge.n	800806e <send_cmd+0xd4>
 8008062:	7bfb      	ldrb	r3, [r7, #15]
 8008064:	3b01      	subs	r3, #1
 8008066:	73fb      	strb	r3, [r7, #15]
 8008068:	7bfb      	ldrb	r3, [r7, #15]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1f0      	bne.n	8008050 <send_cmd+0xb6>

	return res;							/* Return received response */
 800806e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008078:	b590      	push	{r4, r7, lr}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	4603      	mov	r3, r0
 8008080:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008082:	79fb      	ldrb	r3, [r7, #7]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d001      	beq.n	800808c <USER_SPI_initialize+0x14>
 8008088:	2301      	movs	r3, #1
 800808a:	e0d6      	b.n	800823a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800808c:	4b6d      	ldr	r3, [pc, #436]	@ (8008244 <USER_SPI_initialize+0x1cc>)
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	b2db      	uxtb	r3, r3
 8008092:	f003 0302 	and.w	r3, r3, #2
 8008096:	2b00      	cmp	r3, #0
 8008098:	d003      	beq.n	80080a2 <USER_SPI_initialize+0x2a>
 800809a:	4b6a      	ldr	r3, [pc, #424]	@ (8008244 <USER_SPI_initialize+0x1cc>)
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	e0cb      	b.n	800823a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80080a2:	4b69      	ldr	r3, [pc, #420]	@ (8008248 <USER_SPI_initialize+0x1d0>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80080ac:	4b66      	ldr	r3, [pc, #408]	@ (8008248 <USER_SPI_initialize+0x1d0>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80080b4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80080b6:	230a      	movs	r3, #10
 80080b8:	73fb      	strb	r3, [r7, #15]
 80080ba:	e005      	b.n	80080c8 <USER_SPI_initialize+0x50>
 80080bc:	20ff      	movs	r0, #255	@ 0xff
 80080be:	f7ff fe7b 	bl	8007db8 <xchg_spi>
 80080c2:	7bfb      	ldrb	r3, [r7, #15]
 80080c4:	3b01      	subs	r3, #1
 80080c6:	73fb      	strb	r3, [r7, #15]
 80080c8:	7bfb      	ldrb	r3, [r7, #15]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1f6      	bne.n	80080bc <USER_SPI_initialize+0x44>

	ty = 0;
 80080ce:	2300      	movs	r3, #0
 80080d0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80080d2:	2100      	movs	r1, #0
 80080d4:	2000      	movs	r0, #0
 80080d6:	f7ff ff60 	bl	8007f9a <send_cmd>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b01      	cmp	r3, #1
 80080de:	f040 808b 	bne.w	80081f8 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80080e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80080e6:	f7ff fe3d 	bl	8007d64 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80080ea:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80080ee:	2008      	movs	r0, #8
 80080f0:	f7ff ff53 	bl	8007f9a <send_cmd>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d151      	bne.n	800819e <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80080fa:	2300      	movs	r3, #0
 80080fc:	73fb      	strb	r3, [r7, #15]
 80080fe:	e00d      	b.n	800811c <USER_SPI_initialize+0xa4>
 8008100:	7bfc      	ldrb	r4, [r7, #15]
 8008102:	20ff      	movs	r0, #255	@ 0xff
 8008104:	f7ff fe58 	bl	8007db8 <xchg_spi>
 8008108:	4603      	mov	r3, r0
 800810a:	461a      	mov	r2, r3
 800810c:	f104 0310 	add.w	r3, r4, #16
 8008110:	443b      	add	r3, r7
 8008112:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	3301      	adds	r3, #1
 800811a:	73fb      	strb	r3, [r7, #15]
 800811c:	7bfb      	ldrb	r3, [r7, #15]
 800811e:	2b03      	cmp	r3, #3
 8008120:	d9ee      	bls.n	8008100 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008122:	7abb      	ldrb	r3, [r7, #10]
 8008124:	2b01      	cmp	r3, #1
 8008126:	d167      	bne.n	80081f8 <USER_SPI_initialize+0x180>
 8008128:	7afb      	ldrb	r3, [r7, #11]
 800812a:	2baa      	cmp	r3, #170	@ 0xaa
 800812c:	d164      	bne.n	80081f8 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800812e:	bf00      	nop
 8008130:	f7ff fe2c 	bl	8007d8c <SPI_Timer_Status>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d007      	beq.n	800814a <USER_SPI_initialize+0xd2>
 800813a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800813e:	20a9      	movs	r0, #169	@ 0xa9
 8008140:	f7ff ff2b 	bl	8007f9a <send_cmd>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d1f2      	bne.n	8008130 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800814a:	f7ff fe1f 	bl	8007d8c <SPI_Timer_Status>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	d051      	beq.n	80081f8 <USER_SPI_initialize+0x180>
 8008154:	2100      	movs	r1, #0
 8008156:	203a      	movs	r0, #58	@ 0x3a
 8008158:	f7ff ff1f 	bl	8007f9a <send_cmd>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d14a      	bne.n	80081f8 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008162:	2300      	movs	r3, #0
 8008164:	73fb      	strb	r3, [r7, #15]
 8008166:	e00d      	b.n	8008184 <USER_SPI_initialize+0x10c>
 8008168:	7bfc      	ldrb	r4, [r7, #15]
 800816a:	20ff      	movs	r0, #255	@ 0xff
 800816c:	f7ff fe24 	bl	8007db8 <xchg_spi>
 8008170:	4603      	mov	r3, r0
 8008172:	461a      	mov	r2, r3
 8008174:	f104 0310 	add.w	r3, r4, #16
 8008178:	443b      	add	r3, r7
 800817a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800817e:	7bfb      	ldrb	r3, [r7, #15]
 8008180:	3301      	adds	r3, #1
 8008182:	73fb      	strb	r3, [r7, #15]
 8008184:	7bfb      	ldrb	r3, [r7, #15]
 8008186:	2b03      	cmp	r3, #3
 8008188:	d9ee      	bls.n	8008168 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800818a:	7a3b      	ldrb	r3, [r7, #8]
 800818c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008190:	2b00      	cmp	r3, #0
 8008192:	d001      	beq.n	8008198 <USER_SPI_initialize+0x120>
 8008194:	230c      	movs	r3, #12
 8008196:	e000      	b.n	800819a <USER_SPI_initialize+0x122>
 8008198:	2304      	movs	r3, #4
 800819a:	737b      	strb	r3, [r7, #13]
 800819c:	e02c      	b.n	80081f8 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800819e:	2100      	movs	r1, #0
 80081a0:	20a9      	movs	r0, #169	@ 0xa9
 80081a2:	f7ff fefa 	bl	8007f9a <send_cmd>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d804      	bhi.n	80081b6 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80081ac:	2302      	movs	r3, #2
 80081ae:	737b      	strb	r3, [r7, #13]
 80081b0:	23a9      	movs	r3, #169	@ 0xa9
 80081b2:	73bb      	strb	r3, [r7, #14]
 80081b4:	e003      	b.n	80081be <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80081b6:	2301      	movs	r3, #1
 80081b8:	737b      	strb	r3, [r7, #13]
 80081ba:	2301      	movs	r3, #1
 80081bc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80081be:	bf00      	nop
 80081c0:	f7ff fde4 	bl	8007d8c <SPI_Timer_Status>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d007      	beq.n	80081da <USER_SPI_initialize+0x162>
 80081ca:	7bbb      	ldrb	r3, [r7, #14]
 80081cc:	2100      	movs	r1, #0
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7ff fee3 	bl	8007f9a <send_cmd>
 80081d4:	4603      	mov	r3, r0
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1f2      	bne.n	80081c0 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80081da:	f7ff fdd7 	bl	8007d8c <SPI_Timer_Status>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d007      	beq.n	80081f4 <USER_SPI_initialize+0x17c>
 80081e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80081e8:	2010      	movs	r0, #16
 80081ea:	f7ff fed6 	bl	8007f9a <send_cmd>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d001      	beq.n	80081f8 <USER_SPI_initialize+0x180>
				ty = 0;
 80081f4:	2300      	movs	r3, #0
 80081f6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80081f8:	4a14      	ldr	r2, [pc, #80]	@ (800824c <USER_SPI_initialize+0x1d4>)
 80081fa:	7b7b      	ldrb	r3, [r7, #13]
 80081fc:	7013      	strb	r3, [r2, #0]
	despiselect();
 80081fe:	f7ff fe45 	bl	8007e8c <despiselect>

	if (ty) {			/* OK */
 8008202:	7b7b      	ldrb	r3, [r7, #13]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d012      	beq.n	800822e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008208:	4b0f      	ldr	r3, [pc, #60]	@ (8008248 <USER_SPI_initialize+0x1d0>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008212:	4b0d      	ldr	r3, [pc, #52]	@ (8008248 <USER_SPI_initialize+0x1d0>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f042 0208 	orr.w	r2, r2, #8
 800821a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800821c:	4b09      	ldr	r3, [pc, #36]	@ (8008244 <USER_SPI_initialize+0x1cc>)
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	b2db      	uxtb	r3, r3
 8008222:	f023 0301 	bic.w	r3, r3, #1
 8008226:	b2da      	uxtb	r2, r3
 8008228:	4b06      	ldr	r3, [pc, #24]	@ (8008244 <USER_SPI_initialize+0x1cc>)
 800822a:	701a      	strb	r2, [r3, #0]
 800822c:	e002      	b.n	8008234 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800822e:	4b05      	ldr	r3, [pc, #20]	@ (8008244 <USER_SPI_initialize+0x1cc>)
 8008230:	2201      	movs	r2, #1
 8008232:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008234:	4b03      	ldr	r3, [pc, #12]	@ (8008244 <USER_SPI_initialize+0x1cc>)
 8008236:	781b      	ldrb	r3, [r3, #0]
 8008238:	b2db      	uxtb	r3, r3
}
 800823a:	4618      	mov	r0, r3
 800823c:	3714      	adds	r7, #20
 800823e:	46bd      	mov	sp, r7
 8008240:	bd90      	pop	{r4, r7, pc}
 8008242:	bf00      	nop
 8008244:	20000008 	.word	0x20000008
 8008248:	200011f0 	.word	0x200011f0
 800824c:	2000297c 	.word	0x2000297c

08008250 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	4603      	mov	r3, r0
 8008258:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800825a:	79fb      	ldrb	r3, [r7, #7]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d001      	beq.n	8008264 <USER_SPI_status+0x14>
 8008260:	2301      	movs	r3, #1
 8008262:	e002      	b.n	800826a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8008264:	4b04      	ldr	r3, [pc, #16]	@ (8008278 <USER_SPI_status+0x28>)
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	b2db      	uxtb	r3, r3
}
 800826a:	4618      	mov	r0, r3
 800826c:	370c      	adds	r7, #12
 800826e:	46bd      	mov	sp, r7
 8008270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008274:	4770      	bx	lr
 8008276:	bf00      	nop
 8008278:	20000008 	.word	0x20000008

0800827c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	60b9      	str	r1, [r7, #8]
 8008284:	607a      	str	r2, [r7, #4]
 8008286:	603b      	str	r3, [r7, #0]
 8008288:	4603      	mov	r3, r0
 800828a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800828c:	7bfb      	ldrb	r3, [r7, #15]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d102      	bne.n	8008298 <USER_SPI_read+0x1c>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d101      	bne.n	800829c <USER_SPI_read+0x20>
 8008298:	2304      	movs	r3, #4
 800829a:	e04d      	b.n	8008338 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800829c:	4b28      	ldr	r3, [pc, #160]	@ (8008340 <USER_SPI_read+0xc4>)
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d001      	beq.n	80082ae <USER_SPI_read+0x32>
 80082aa:	2303      	movs	r3, #3
 80082ac:	e044      	b.n	8008338 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80082ae:	4b25      	ldr	r3, [pc, #148]	@ (8008344 <USER_SPI_read+0xc8>)
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	f003 0308 	and.w	r3, r3, #8
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d102      	bne.n	80082c0 <USER_SPI_read+0x44>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	025b      	lsls	r3, r3, #9
 80082be:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d111      	bne.n	80082ea <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80082c6:	6879      	ldr	r1, [r7, #4]
 80082c8:	2011      	movs	r0, #17
 80082ca:	f7ff fe66 	bl	8007f9a <send_cmd>
 80082ce:	4603      	mov	r3, r0
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d129      	bne.n	8008328 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80082d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80082d8:	68b8      	ldr	r0, [r7, #8]
 80082da:	f7ff fe03 	bl	8007ee4 <rcvr_datablock>
 80082de:	4603      	mov	r3, r0
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d021      	beq.n	8008328 <USER_SPI_read+0xac>
			count = 0;
 80082e4:	2300      	movs	r3, #0
 80082e6:	603b      	str	r3, [r7, #0]
 80082e8:	e01e      	b.n	8008328 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80082ea:	6879      	ldr	r1, [r7, #4]
 80082ec:	2012      	movs	r0, #18
 80082ee:	f7ff fe54 	bl	8007f9a <send_cmd>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d117      	bne.n	8008328 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80082f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80082fc:	68b8      	ldr	r0, [r7, #8]
 80082fe:	f7ff fdf1 	bl	8007ee4 <rcvr_datablock>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00a      	beq.n	800831e <USER_SPI_read+0xa2>
				buff += 512;
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800830e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	3b01      	subs	r3, #1
 8008314:	603b      	str	r3, [r7, #0]
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1ed      	bne.n	80082f8 <USER_SPI_read+0x7c>
 800831c:	e000      	b.n	8008320 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800831e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008320:	2100      	movs	r1, #0
 8008322:	200c      	movs	r0, #12
 8008324:	f7ff fe39 	bl	8007f9a <send_cmd>
		}
	}
	despiselect();
 8008328:	f7ff fdb0 	bl	8007e8c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	bf14      	ite	ne
 8008332:	2301      	movne	r3, #1
 8008334:	2300      	moveq	r3, #0
 8008336:	b2db      	uxtb	r3, r3
}
 8008338:	4618      	mov	r0, r3
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}
 8008340:	20000008 	.word	0x20000008
 8008344:	2000297c 	.word	0x2000297c

08008348 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	60b9      	str	r1, [r7, #8]
 8008350:	607a      	str	r2, [r7, #4]
 8008352:	603b      	str	r3, [r7, #0]
 8008354:	4603      	mov	r3, r0
 8008356:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008358:	7bfb      	ldrb	r3, [r7, #15]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d102      	bne.n	8008364 <USER_SPI_write+0x1c>
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <USER_SPI_write+0x20>
 8008364:	2304      	movs	r3, #4
 8008366:	e063      	b.n	8008430 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8008368:	4b33      	ldr	r3, [pc, #204]	@ (8008438 <USER_SPI_write+0xf0>)
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	b2db      	uxtb	r3, r3
 800836e:	f003 0301 	and.w	r3, r3, #1
 8008372:	2b00      	cmp	r3, #0
 8008374:	d001      	beq.n	800837a <USER_SPI_write+0x32>
 8008376:	2303      	movs	r3, #3
 8008378:	e05a      	b.n	8008430 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800837a:	4b2f      	ldr	r3, [pc, #188]	@ (8008438 <USER_SPI_write+0xf0>)
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	b2db      	uxtb	r3, r3
 8008380:	f003 0304 	and.w	r3, r3, #4
 8008384:	2b00      	cmp	r3, #0
 8008386:	d001      	beq.n	800838c <USER_SPI_write+0x44>
 8008388:	2302      	movs	r3, #2
 800838a:	e051      	b.n	8008430 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800838c:	4b2b      	ldr	r3, [pc, #172]	@ (800843c <USER_SPI_write+0xf4>)
 800838e:	781b      	ldrb	r3, [r3, #0]
 8008390:	f003 0308 	and.w	r3, r3, #8
 8008394:	2b00      	cmp	r3, #0
 8008396:	d102      	bne.n	800839e <USER_SPI_write+0x56>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	025b      	lsls	r3, r3, #9
 800839c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	2b01      	cmp	r3, #1
 80083a2:	d110      	bne.n	80083c6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80083a4:	6879      	ldr	r1, [r7, #4]
 80083a6:	2018      	movs	r0, #24
 80083a8:	f7ff fdf7 	bl	8007f9a <send_cmd>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d136      	bne.n	8008420 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80083b2:	21fe      	movs	r1, #254	@ 0xfe
 80083b4:	68b8      	ldr	r0, [r7, #8]
 80083b6:	f7ff fdbe 	bl	8007f36 <xmit_datablock>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d02f      	beq.n	8008420 <USER_SPI_write+0xd8>
			count = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	603b      	str	r3, [r7, #0]
 80083c4:	e02c      	b.n	8008420 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80083c6:	4b1d      	ldr	r3, [pc, #116]	@ (800843c <USER_SPI_write+0xf4>)
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	f003 0306 	and.w	r3, r3, #6
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d003      	beq.n	80083da <USER_SPI_write+0x92>
 80083d2:	6839      	ldr	r1, [r7, #0]
 80083d4:	2097      	movs	r0, #151	@ 0x97
 80083d6:	f7ff fde0 	bl	8007f9a <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80083da:	6879      	ldr	r1, [r7, #4]
 80083dc:	2019      	movs	r0, #25
 80083de:	f7ff fddc 	bl	8007f9a <send_cmd>
 80083e2:	4603      	mov	r3, r0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d11b      	bne.n	8008420 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80083e8:	21fc      	movs	r1, #252	@ 0xfc
 80083ea:	68b8      	ldr	r0, [r7, #8]
 80083ec:	f7ff fda3 	bl	8007f36 <xmit_datablock>
 80083f0:	4603      	mov	r3, r0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00a      	beq.n	800840c <USER_SPI_write+0xc4>
				buff += 512;
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80083fc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	3b01      	subs	r3, #1
 8008402:	603b      	str	r3, [r7, #0]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d1ee      	bne.n	80083e8 <USER_SPI_write+0xa0>
 800840a:	e000      	b.n	800840e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800840c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800840e:	21fd      	movs	r1, #253	@ 0xfd
 8008410:	2000      	movs	r0, #0
 8008412:	f7ff fd90 	bl	8007f36 <xmit_datablock>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <USER_SPI_write+0xd8>
 800841c:	2301      	movs	r3, #1
 800841e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008420:	f7ff fd34 	bl	8007e8c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	bf14      	ite	ne
 800842a:	2301      	movne	r3, #1
 800842c:	2300      	moveq	r3, #0
 800842e:	b2db      	uxtb	r3, r3
}
 8008430:	4618      	mov	r0, r3
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}
 8008438:	20000008 	.word	0x20000008
 800843c:	2000297c 	.word	0x2000297c

08008440 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b08c      	sub	sp, #48	@ 0x30
 8008444:	af00      	add	r7, sp, #0
 8008446:	4603      	mov	r3, r0
 8008448:	603a      	str	r2, [r7, #0]
 800844a:	71fb      	strb	r3, [r7, #7]
 800844c:	460b      	mov	r3, r1
 800844e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008450:	79fb      	ldrb	r3, [r7, #7]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d001      	beq.n	800845a <USER_SPI_ioctl+0x1a>
 8008456:	2304      	movs	r3, #4
 8008458:	e15a      	b.n	8008710 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800845a:	4baf      	ldr	r3, [pc, #700]	@ (8008718 <USER_SPI_ioctl+0x2d8>)
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	b2db      	uxtb	r3, r3
 8008460:	f003 0301 	and.w	r3, r3, #1
 8008464:	2b00      	cmp	r3, #0
 8008466:	d001      	beq.n	800846c <USER_SPI_ioctl+0x2c>
 8008468:	2303      	movs	r3, #3
 800846a:	e151      	b.n	8008710 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800846c:	2301      	movs	r3, #1
 800846e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8008472:	79bb      	ldrb	r3, [r7, #6]
 8008474:	2b04      	cmp	r3, #4
 8008476:	f200 8136 	bhi.w	80086e6 <USER_SPI_ioctl+0x2a6>
 800847a:	a201      	add	r2, pc, #4	@ (adr r2, 8008480 <USER_SPI_ioctl+0x40>)
 800847c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008480:	08008495 	.word	0x08008495
 8008484:	080084a9 	.word	0x080084a9
 8008488:	080086e7 	.word	0x080086e7
 800848c:	08008555 	.word	0x08008555
 8008490:	0800864b 	.word	0x0800864b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8008494:	f7ff fd0a 	bl	8007eac <spiselect>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 8127 	beq.w	80086ee <USER_SPI_ioctl+0x2ae>
 80084a0:	2300      	movs	r3, #0
 80084a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80084a6:	e122      	b.n	80086ee <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80084a8:	2100      	movs	r1, #0
 80084aa:	2009      	movs	r0, #9
 80084ac:	f7ff fd75 	bl	8007f9a <send_cmd>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f040 811d 	bne.w	80086f2 <USER_SPI_ioctl+0x2b2>
 80084b8:	f107 030c 	add.w	r3, r7, #12
 80084bc:	2110      	movs	r1, #16
 80084be:	4618      	mov	r0, r3
 80084c0:	f7ff fd10 	bl	8007ee4 <rcvr_datablock>
 80084c4:	4603      	mov	r3, r0
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f000 8113 	beq.w	80086f2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80084cc:	7b3b      	ldrb	r3, [r7, #12]
 80084ce:	099b      	lsrs	r3, r3, #6
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d111      	bne.n	80084fa <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80084d6:	7d7b      	ldrb	r3, [r7, #21]
 80084d8:	461a      	mov	r2, r3
 80084da:	7d3b      	ldrb	r3, [r7, #20]
 80084dc:	021b      	lsls	r3, r3, #8
 80084de:	4413      	add	r3, r2
 80084e0:	461a      	mov	r2, r3
 80084e2:	7cfb      	ldrb	r3, [r7, #19]
 80084e4:	041b      	lsls	r3, r3, #16
 80084e6:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80084ea:	4413      	add	r3, r2
 80084ec:	3301      	adds	r3, #1
 80084ee:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	029a      	lsls	r2, r3, #10
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	601a      	str	r2, [r3, #0]
 80084f8:	e028      	b.n	800854c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80084fa:	7c7b      	ldrb	r3, [r7, #17]
 80084fc:	f003 030f 	and.w	r3, r3, #15
 8008500:	b2da      	uxtb	r2, r3
 8008502:	7dbb      	ldrb	r3, [r7, #22]
 8008504:	09db      	lsrs	r3, r3, #7
 8008506:	b2db      	uxtb	r3, r3
 8008508:	4413      	add	r3, r2
 800850a:	b2da      	uxtb	r2, r3
 800850c:	7d7b      	ldrb	r3, [r7, #21]
 800850e:	005b      	lsls	r3, r3, #1
 8008510:	b2db      	uxtb	r3, r3
 8008512:	f003 0306 	and.w	r3, r3, #6
 8008516:	b2db      	uxtb	r3, r3
 8008518:	4413      	add	r3, r2
 800851a:	b2db      	uxtb	r3, r3
 800851c:	3302      	adds	r3, #2
 800851e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008522:	7d3b      	ldrb	r3, [r7, #20]
 8008524:	099b      	lsrs	r3, r3, #6
 8008526:	b2db      	uxtb	r3, r3
 8008528:	461a      	mov	r2, r3
 800852a:	7cfb      	ldrb	r3, [r7, #19]
 800852c:	009b      	lsls	r3, r3, #2
 800852e:	441a      	add	r2, r3
 8008530:	7cbb      	ldrb	r3, [r7, #18]
 8008532:	029b      	lsls	r3, r3, #10
 8008534:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008538:	4413      	add	r3, r2
 800853a:	3301      	adds	r3, #1
 800853c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800853e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008542:	3b09      	subs	r3, #9
 8008544:	69fa      	ldr	r2, [r7, #28]
 8008546:	409a      	lsls	r2, r3
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800854c:	2300      	movs	r3, #0
 800854e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008552:	e0ce      	b.n	80086f2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008554:	4b71      	ldr	r3, [pc, #452]	@ (800871c <USER_SPI_ioctl+0x2dc>)
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	f003 0304 	and.w	r3, r3, #4
 800855c:	2b00      	cmp	r3, #0
 800855e:	d031      	beq.n	80085c4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008560:	2100      	movs	r1, #0
 8008562:	208d      	movs	r0, #141	@ 0x8d
 8008564:	f7ff fd19 	bl	8007f9a <send_cmd>
 8008568:	4603      	mov	r3, r0
 800856a:	2b00      	cmp	r3, #0
 800856c:	f040 80c3 	bne.w	80086f6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8008570:	20ff      	movs	r0, #255	@ 0xff
 8008572:	f7ff fc21 	bl	8007db8 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8008576:	f107 030c 	add.w	r3, r7, #12
 800857a:	2110      	movs	r1, #16
 800857c:	4618      	mov	r0, r3
 800857e:	f7ff fcb1 	bl	8007ee4 <rcvr_datablock>
 8008582:	4603      	mov	r3, r0
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 80b6 	beq.w	80086f6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800858a:	2330      	movs	r3, #48	@ 0x30
 800858c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008590:	e007      	b.n	80085a2 <USER_SPI_ioctl+0x162>
 8008592:	20ff      	movs	r0, #255	@ 0xff
 8008594:	f7ff fc10 	bl	8007db8 <xchg_spi>
 8008598:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800859c:	3b01      	subs	r3, #1
 800859e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80085a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1f3      	bne.n	8008592 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80085aa:	7dbb      	ldrb	r3, [r7, #22]
 80085ac:	091b      	lsrs	r3, r3, #4
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	461a      	mov	r2, r3
 80085b2:	2310      	movs	r3, #16
 80085b4:	fa03 f202 	lsl.w	r2, r3, r2
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80085bc:	2300      	movs	r3, #0
 80085be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80085c2:	e098      	b.n	80086f6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80085c4:	2100      	movs	r1, #0
 80085c6:	2009      	movs	r0, #9
 80085c8:	f7ff fce7 	bl	8007f9a <send_cmd>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f040 8091 	bne.w	80086f6 <USER_SPI_ioctl+0x2b6>
 80085d4:	f107 030c 	add.w	r3, r7, #12
 80085d8:	2110      	movs	r1, #16
 80085da:	4618      	mov	r0, r3
 80085dc:	f7ff fc82 	bl	8007ee4 <rcvr_datablock>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 8087 	beq.w	80086f6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80085e8:	4b4c      	ldr	r3, [pc, #304]	@ (800871c <USER_SPI_ioctl+0x2dc>)
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	f003 0302 	and.w	r3, r3, #2
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d012      	beq.n	800861a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80085f4:	7dbb      	ldrb	r3, [r7, #22]
 80085f6:	005b      	lsls	r3, r3, #1
 80085f8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80085fc:	7dfa      	ldrb	r2, [r7, #23]
 80085fe:	09d2      	lsrs	r2, r2, #7
 8008600:	b2d2      	uxtb	r2, r2
 8008602:	4413      	add	r3, r2
 8008604:	1c5a      	adds	r2, r3, #1
 8008606:	7e7b      	ldrb	r3, [r7, #25]
 8008608:	099b      	lsrs	r3, r3, #6
 800860a:	b2db      	uxtb	r3, r3
 800860c:	3b01      	subs	r3, #1
 800860e:	fa02 f303 	lsl.w	r3, r2, r3
 8008612:	461a      	mov	r2, r3
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	601a      	str	r2, [r3, #0]
 8008618:	e013      	b.n	8008642 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800861a:	7dbb      	ldrb	r3, [r7, #22]
 800861c:	109b      	asrs	r3, r3, #2
 800861e:	b29b      	uxth	r3, r3
 8008620:	f003 031f 	and.w	r3, r3, #31
 8008624:	3301      	adds	r3, #1
 8008626:	7dfa      	ldrb	r2, [r7, #23]
 8008628:	00d2      	lsls	r2, r2, #3
 800862a:	f002 0218 	and.w	r2, r2, #24
 800862e:	7df9      	ldrb	r1, [r7, #23]
 8008630:	0949      	lsrs	r1, r1, #5
 8008632:	b2c9      	uxtb	r1, r1
 8008634:	440a      	add	r2, r1
 8008636:	3201      	adds	r2, #1
 8008638:	fb02 f303 	mul.w	r3, r2, r3
 800863c:	461a      	mov	r2, r3
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008648:	e055      	b.n	80086f6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800864a:	4b34      	ldr	r3, [pc, #208]	@ (800871c <USER_SPI_ioctl+0x2dc>)
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	f003 0306 	and.w	r3, r3, #6
 8008652:	2b00      	cmp	r3, #0
 8008654:	d051      	beq.n	80086fa <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008656:	f107 020c 	add.w	r2, r7, #12
 800865a:	79fb      	ldrb	r3, [r7, #7]
 800865c:	210b      	movs	r1, #11
 800865e:	4618      	mov	r0, r3
 8008660:	f7ff feee 	bl	8008440 <USER_SPI_ioctl>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d149      	bne.n	80086fe <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800866a:	7b3b      	ldrb	r3, [r7, #12]
 800866c:	099b      	lsrs	r3, r3, #6
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b00      	cmp	r3, #0
 8008672:	d104      	bne.n	800867e <USER_SPI_ioctl+0x23e>
 8008674:	7dbb      	ldrb	r3, [r7, #22]
 8008676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800867a:	2b00      	cmp	r3, #0
 800867c:	d041      	beq.n	8008702 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	623b      	str	r3, [r7, #32]
 8008682:	6a3b      	ldr	r3, [r7, #32]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008688:	6a3b      	ldr	r3, [r7, #32]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800868e:	4b23      	ldr	r3, [pc, #140]	@ (800871c <USER_SPI_ioctl+0x2dc>)
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	f003 0308 	and.w	r3, r3, #8
 8008696:	2b00      	cmp	r3, #0
 8008698:	d105      	bne.n	80086a6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800869a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800869c:	025b      	lsls	r3, r3, #9
 800869e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a2:	025b      	lsls	r3, r3, #9
 80086a4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80086a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086a8:	2020      	movs	r0, #32
 80086aa:	f7ff fc76 	bl	8007f9a <send_cmd>
 80086ae:	4603      	mov	r3, r0
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d128      	bne.n	8008706 <USER_SPI_ioctl+0x2c6>
 80086b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80086b6:	2021      	movs	r0, #33	@ 0x21
 80086b8:	f7ff fc6f 	bl	8007f9a <send_cmd>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d121      	bne.n	8008706 <USER_SPI_ioctl+0x2c6>
 80086c2:	2100      	movs	r1, #0
 80086c4:	2026      	movs	r0, #38	@ 0x26
 80086c6:	f7ff fc68 	bl	8007f9a <send_cmd>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d11a      	bne.n	8008706 <USER_SPI_ioctl+0x2c6>
 80086d0:	f247 5030 	movw	r0, #30000	@ 0x7530
 80086d4:	f7ff fbb6 	bl	8007e44 <wait_ready>
 80086d8:	4603      	mov	r3, r0
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d013      	beq.n	8008706 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80086de:	2300      	movs	r3, #0
 80086e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80086e4:	e00f      	b.n	8008706 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80086e6:	2304      	movs	r3, #4
 80086e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80086ec:	e00c      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		break;
 80086ee:	bf00      	nop
 80086f0:	e00a      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		break;
 80086f2:	bf00      	nop
 80086f4:	e008      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		break;
 80086f6:	bf00      	nop
 80086f8:	e006      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80086fa:	bf00      	nop
 80086fc:	e004      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80086fe:	bf00      	nop
 8008700:	e002      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008702:	bf00      	nop
 8008704:	e000      	b.n	8008708 <USER_SPI_ioctl+0x2c8>
		break;
 8008706:	bf00      	nop
	}

	despiselect();
 8008708:	f7ff fbc0 	bl	8007e8c <despiselect>

	return res;
 800870c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008710:	4618      	mov	r0, r3
 8008712:	3730      	adds	r7, #48	@ 0x30
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	20000008 	.word	0x20000008
 800871c:	2000297c 	.word	0x2000297c

08008720 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8008720:	480d      	ldr	r0, [pc, #52]	@ (8008758 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8008722:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8008724:	f7fc fdf8 	bl	8005318 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008728:	480c      	ldr	r0, [pc, #48]	@ (800875c <LoopForever+0x6>)
  ldr r1, =_edata
 800872a:	490d      	ldr	r1, [pc, #52]	@ (8008760 <LoopForever+0xa>)
  ldr r2, =_sidata
 800872c:	4a0d      	ldr	r2, [pc, #52]	@ (8008764 <LoopForever+0xe>)
  movs r3, #0
 800872e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8008730:	e002      	b.n	8008738 <LoopCopyDataInit>

08008732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008736:	3304      	adds	r3, #4

08008738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800873a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800873c:	d3f9      	bcc.n	8008732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800873e:	4a0a      	ldr	r2, [pc, #40]	@ (8008768 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008740:	4c0a      	ldr	r4, [pc, #40]	@ (800876c <LoopForever+0x16>)
  movs r3, #0
 8008742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008744:	e001      	b.n	800874a <LoopFillZerobss>

08008746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008748:	3204      	adds	r2, #4

0800874a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800874a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800874c:	d3fb      	bcc.n	8008746 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800874e:	f010 fafb 	bl	8018d48 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008752:	f7fb fd9f 	bl	8004294 <main>

08008756 <LoopForever>:

LoopForever:
    b LoopForever
 8008756:	e7fe      	b.n	8008756 <LoopForever>
  ldr   r0, =_estack
 8008758:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800875c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008760:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8008764:	0801d55c 	.word	0x0801d55c
  ldr r2, =_sbss
 8008768:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 800876c:	20003ee0 	.word	0x20003ee0

08008770 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008770:	e7fe      	b.n	8008770 <ADC1_2_IRQHandler>

08008772 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008772:	b580      	push	{r7, lr}
 8008774:	b082      	sub	sp, #8
 8008776:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008778:	2300      	movs	r3, #0
 800877a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800877c:	2003      	movs	r0, #3
 800877e:	f001 fd8b 	bl	800a298 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008782:	200f      	movs	r0, #15
 8008784:	f000 f80e 	bl	80087a4 <HAL_InitTick>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d002      	beq.n	8008794 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	71fb      	strb	r3, [r7, #7]
 8008792:	e001      	b.n	8008798 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008794:	f7fc fa2c 	bl	8004bf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008798:	79fb      	ldrb	r3, [r7, #7]

}
 800879a:	4618      	mov	r0, r3
 800879c:	3708      	adds	r7, #8
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
	...

080087a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b084      	sub	sp, #16
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80087b0:	4b16      	ldr	r3, [pc, #88]	@ (800880c <HAL_InitTick+0x68>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d022      	beq.n	80087fe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80087b8:	4b15      	ldr	r3, [pc, #84]	@ (8008810 <HAL_InitTick+0x6c>)
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	4b13      	ldr	r3, [pc, #76]	@ (800880c <HAL_InitTick+0x68>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80087c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80087c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087cc:	4618      	mov	r0, r3
 80087ce:	f001 fd96 	bl	800a2fe <HAL_SYSTICK_Config>
 80087d2:	4603      	mov	r3, r0
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d10f      	bne.n	80087f8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2b0f      	cmp	r3, #15
 80087dc:	d809      	bhi.n	80087f2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80087de:	2200      	movs	r2, #0
 80087e0:	6879      	ldr	r1, [r7, #4]
 80087e2:	f04f 30ff 	mov.w	r0, #4294967295
 80087e6:	f001 fd62 	bl	800a2ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80087ea:	4a0a      	ldr	r2, [pc, #40]	@ (8008814 <HAL_InitTick+0x70>)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6013      	str	r3, [r2, #0]
 80087f0:	e007      	b.n	8008802 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	73fb      	strb	r3, [r7, #15]
 80087f6:	e004      	b.n	8008802 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	73fb      	strb	r3, [r7, #15]
 80087fc:	e001      	b.n	8008802 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8008802:	7bfb      	ldrb	r3, [r7, #15]
}
 8008804:	4618      	mov	r0, r3
 8008806:	3710      	adds	r7, #16
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	20000010 	.word	0x20000010
 8008810:	20000004 	.word	0x20000004
 8008814:	2000000c 	.word	0x2000000c

08008818 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008818:	b480      	push	{r7}
 800881a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800881c:	4b05      	ldr	r3, [pc, #20]	@ (8008834 <HAL_IncTick+0x1c>)
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	4b05      	ldr	r3, [pc, #20]	@ (8008838 <HAL_IncTick+0x20>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4413      	add	r3, r2
 8008826:	4a03      	ldr	r2, [pc, #12]	@ (8008834 <HAL_IncTick+0x1c>)
 8008828:	6013      	str	r3, [r2, #0]
}
 800882a:	bf00      	nop
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr
 8008834:	20002988 	.word	0x20002988
 8008838:	20000010 	.word	0x20000010

0800883c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800883c:	b480      	push	{r7}
 800883e:	af00      	add	r7, sp, #0
  return uwTick;
 8008840:	4b03      	ldr	r3, [pc, #12]	@ (8008850 <HAL_GetTick+0x14>)
 8008842:	681b      	ldr	r3, [r3, #0]
}
 8008844:	4618      	mov	r0, r3
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	20002988 	.word	0x20002988

08008854 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b084      	sub	sp, #16
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800885c:	f7ff ffee 	bl	800883c <HAL_GetTick>
 8008860:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800886c:	d004      	beq.n	8008878 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800886e:	4b09      	ldr	r3, [pc, #36]	@ (8008894 <HAL_Delay+0x40>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68fa      	ldr	r2, [r7, #12]
 8008874:	4413      	add	r3, r2
 8008876:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008878:	bf00      	nop
 800887a:	f7ff ffdf 	bl	800883c <HAL_GetTick>
 800887e:	4602      	mov	r2, r0
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	1ad3      	subs	r3, r2, r3
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	429a      	cmp	r2, r3
 8008888:	d8f7      	bhi.n	800887a <HAL_Delay+0x26>
  {
  }
}
 800888a:	bf00      	nop
 800888c:	bf00      	nop
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}
 8008894:	20000010 	.word	0x20000010

08008898 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	689b      	ldr	r3, [r3, #8]
 80088a6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	431a      	orrs	r2, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	609a      	str	r2, [r3, #8]
}
 80088b2:	bf00      	nop
 80088b4:	370c      	adds	r7, #12
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80088be:	b480      	push	{r7}
 80088c0:	b083      	sub	sp, #12
 80088c2:	af00      	add	r7, sp, #0
 80088c4:	6078      	str	r0, [r7, #4]
 80088c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80088d0:	683b      	ldr	r3, [r7, #0]
 80088d2:	431a      	orrs	r2, r3
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	609a      	str	r2, [r3, #8]
}
 80088d8:	bf00      	nop
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	689b      	ldr	r3, [r3, #8]
 80088f0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008900:	b480      	push	{r7}
 8008902:	b087      	sub	sp, #28
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]
 800890c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	3360      	adds	r3, #96	@ 0x60
 8008912:	461a      	mov	r2, r3
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	4b08      	ldr	r3, [pc, #32]	@ (8008944 <LL_ADC_SetOffset+0x44>)
 8008922:	4013      	ands	r3, r2
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800892a:	683a      	ldr	r2, [r7, #0]
 800892c:	430a      	orrs	r2, r1
 800892e:	4313      	orrs	r3, r2
 8008930:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008938:	bf00      	nop
 800893a:	371c      	adds	r7, #28
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr
 8008944:	03fff000 	.word	0x03fff000

08008948 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	3360      	adds	r3, #96	@ 0x60
 8008956:	461a      	mov	r2, r3
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4413      	add	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8008968:	4618      	mov	r0, r3
 800896a:	3714      	adds	r7, #20
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008974:	b480      	push	{r7}
 8008976:	b087      	sub	sp, #28
 8008978:	af00      	add	r7, sp, #0
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	3360      	adds	r3, #96	@ 0x60
 8008984:	461a      	mov	r2, r3
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	431a      	orrs	r2, r3
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800899e:	bf00      	nop
 80089a0:	371c      	adds	r7, #28
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80089aa:	b480      	push	{r7}
 80089ac:	b087      	sub	sp, #28
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	60f8      	str	r0, [r7, #12]
 80089b2:	60b9      	str	r1, [r7, #8]
 80089b4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	3360      	adds	r3, #96	@ 0x60
 80089ba:	461a      	mov	r2, r3
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4413      	add	r3, r2
 80089c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	431a      	orrs	r2, r3
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80089d4:	bf00      	nop
 80089d6:	371c      	adds	r7, #28
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b087      	sub	sp, #28
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	3360      	adds	r3, #96	@ 0x60
 80089f0:	461a      	mov	r2, r3
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	431a      	orrs	r2, r3
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8008a0a:	bf00      	nop
 8008a0c:	371c      	adds	r7, #28
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr

08008a16 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8008a16:	b480      	push	{r7}
 8008a18:	b083      	sub	sp, #12
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
 8008a1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	695b      	ldr	r3, [r3, #20]
 8008a24:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	431a      	orrs	r2, r3
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	615a      	str	r2, [r3, #20]
}
 8008a30:	bf00      	nop
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b083      	sub	sp, #12
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d101      	bne.n	8008a54 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8008a50:	2301      	movs	r3, #1
 8008a52:	e000      	b.n	8008a56 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr

08008a62 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008a62:	b480      	push	{r7}
 8008a64:	b087      	sub	sp, #28
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	60f8      	str	r0, [r7, #12]
 8008a6a:	60b9      	str	r1, [r7, #8]
 8008a6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	3330      	adds	r3, #48	@ 0x30
 8008a72:	461a      	mov	r2, r3
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	0a1b      	lsrs	r3, r3, #8
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	f003 030c 	and.w	r3, r3, #12
 8008a7e:	4413      	add	r3, r2
 8008a80:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	f003 031f 	and.w	r3, r3, #31
 8008a8c:	211f      	movs	r1, #31
 8008a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a92:	43db      	mvns	r3, r3
 8008a94:	401a      	ands	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	0e9b      	lsrs	r3, r3, #26
 8008a9a:	f003 011f 	and.w	r1, r3, #31
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f003 031f 	and.w	r3, r3, #31
 8008aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8008aa8:	431a      	orrs	r2, r3
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008aae:	bf00      	nop
 8008ab0:	371c      	adds	r7, #28
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b087      	sub	sp, #28
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	60f8      	str	r0, [r7, #12]
 8008ac2:	60b9      	str	r1, [r7, #8]
 8008ac4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	3314      	adds	r3, #20
 8008aca:	461a      	mov	r2, r3
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	0e5b      	lsrs	r3, r3, #25
 8008ad0:	009b      	lsls	r3, r3, #2
 8008ad2:	f003 0304 	and.w	r3, r3, #4
 8008ad6:	4413      	add	r3, r2
 8008ad8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	0d1b      	lsrs	r3, r3, #20
 8008ae2:	f003 031f 	and.w	r3, r3, #31
 8008ae6:	2107      	movs	r1, #7
 8008ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8008aec:	43db      	mvns	r3, r3
 8008aee:	401a      	ands	r2, r3
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	0d1b      	lsrs	r3, r3, #20
 8008af4:	f003 031f 	and.w	r3, r3, #31
 8008af8:	6879      	ldr	r1, [r7, #4]
 8008afa:	fa01 f303 	lsl.w	r3, r1, r3
 8008afe:	431a      	orrs	r2, r3
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008b04:	bf00      	nop
 8008b06:	371c      	adds	r7, #28
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b28:	43db      	mvns	r3, r3
 8008b2a:	401a      	ands	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f003 0318 	and.w	r3, r3, #24
 8008b32:	4908      	ldr	r1, [pc, #32]	@ (8008b54 <LL_ADC_SetChannelSingleDiff+0x44>)
 8008b34:	40d9      	lsrs	r1, r3
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	400b      	ands	r3, r1
 8008b3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b3e:	431a      	orrs	r2, r3
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008b46:	bf00      	nop
 8008b48:	3714      	adds	r7, #20
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	0007ffff 	.word	0x0007ffff

08008b58 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	689b      	ldr	r3, [r3, #8]
 8008b64:	f003 031f 	and.w	r3, r3, #31
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8008ba0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	6093      	str	r3, [r2, #8]
}
 8008ba8:	bf00      	nop
 8008baa:	370c      	adds	r7, #12
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr

08008bb4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b083      	sub	sp, #12
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008bc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bc8:	d101      	bne.n	8008bce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e000      	b.n	8008bd0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008bce:	2300      	movs	r3, #0
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	370c      	adds	r7, #12
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	689b      	ldr	r3, [r3, #8]
 8008be8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008bec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008bf0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008bf8:	bf00      	nop
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c18:	d101      	bne.n	8008c1e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e000      	b.n	8008c20 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008c40:	f043 0201 	orr.w	r2, r3, #1
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8008c48:	bf00      	nop
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b083      	sub	sp, #12
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	689b      	ldr	r3, [r3, #8]
 8008c60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008c68:	f043 0202 	orr.w	r2, r3, #2
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	f003 0301 	and.w	r3, r3, #1
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d101      	bne.n	8008c94 <LL_ADC_IsEnabled+0x18>
 8008c90:	2301      	movs	r3, #1
 8008c92:	e000      	b.n	8008c96 <LL_ADC_IsEnabled+0x1a>
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	370c      	adds	r7, #12
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca0:	4770      	bx	lr

08008ca2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8008ca2:	b480      	push	{r7}
 8008ca4:	b083      	sub	sp, #12
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	f003 0302 	and.w	r3, r3, #2
 8008cb2:	2b02      	cmp	r3, #2
 8008cb4:	d101      	bne.n	8008cba <LL_ADC_IsDisableOngoing+0x18>
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	e000      	b.n	8008cbc <LL_ADC_IsDisableOngoing+0x1a>
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008cd8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008cdc:	f043 0204 	orr.w	r2, r3, #4
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008ce4:	bf00      	nop
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr

08008cf0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008d04:	f043 0210 	orr.w	r2, r3, #16
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr

08008d18 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b083      	sub	sp, #12
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f003 0304 	and.w	r3, r3, #4
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d101      	bne.n	8008d30 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	e000      	b.n	8008d32 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr

08008d3e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8008d3e:	b480      	push	{r7}
 8008d40:	b083      	sub	sp, #12
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d4e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008d52:	f043 0220 	orr.w	r2, r3, #32
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8008d5a:	bf00      	nop
 8008d5c:	370c      	adds	r7, #12
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr

08008d66 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008d66:	b480      	push	{r7}
 8008d68:	b083      	sub	sp, #12
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f003 0308 	and.w	r3, r3, #8
 8008d76:	2b08      	cmp	r3, #8
 8008d78:	d101      	bne.n	8008d7e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e000      	b.n	8008d80 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008d8c:	b590      	push	{r4, r7, lr}
 8008d8e:	b089      	sub	sp, #36	@ 0x24
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008d94:	2300      	movs	r3, #0
 8008d96:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d101      	bne.n	8008da6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	e167      	b.n	8009076 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	695b      	ldr	r3, [r3, #20]
 8008daa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d109      	bne.n	8008dc8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f7fb ff3f 	bl	8004c38 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7ff fef1 	bl	8008bb4 <LL_ADC_IsDeepPowerDownEnabled>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d004      	beq.n	8008de2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7ff fed7 	bl	8008b90 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4618      	mov	r0, r3
 8008de8:	f7ff ff0c 	bl	8008c04 <LL_ADC_IsInternalRegulatorEnabled>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d115      	bne.n	8008e1e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7ff fef0 	bl	8008bdc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008dfc:	4ba0      	ldr	r3, [pc, #640]	@ (8009080 <HAL_ADC_Init+0x2f4>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	099b      	lsrs	r3, r3, #6
 8008e02:	4aa0      	ldr	r2, [pc, #640]	@ (8009084 <HAL_ADC_Init+0x2f8>)
 8008e04:	fba2 2303 	umull	r2, r3, r2, r3
 8008e08:	099b      	lsrs	r3, r3, #6
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	005b      	lsls	r3, r3, #1
 8008e0e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008e10:	e002      	b.n	8008e18 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1f9      	bne.n	8008e12 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7ff feee 	bl	8008c04 <LL_ADC_IsInternalRegulatorEnabled>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d10d      	bne.n	8008e4a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e32:	f043 0210 	orr.w	r2, r3, #16
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e3e:	f043 0201 	orr.w	r2, r3, #1
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
 8008e48:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f7ff ff62 	bl	8008d18 <LL_ADC_REG_IsConversionOngoing>
 8008e54:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e5a:	f003 0310 	and.w	r3, r3, #16
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f040 8100 	bne.w	8009064 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	f040 80fc 	bne.w	8009064 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e70:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8008e74:	f043 0202 	orr.w	r2, r3, #2
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7ff fefb 	bl	8008c7c <LL_ADC_IsEnabled>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d111      	bne.n	8008eb0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008e8c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008e90:	f7ff fef4 	bl	8008c7c <LL_ADC_IsEnabled>
 8008e94:	4604      	mov	r4, r0
 8008e96:	487c      	ldr	r0, [pc, #496]	@ (8009088 <HAL_ADC_Init+0x2fc>)
 8008e98:	f7ff fef0 	bl	8008c7c <LL_ADC_IsEnabled>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	4323      	orrs	r3, r4
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d105      	bne.n	8008eb0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	4878      	ldr	r0, [pc, #480]	@ (800908c <HAL_ADC_Init+0x300>)
 8008eac:	f7ff fcf4 	bl	8008898 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	7f5b      	ldrb	r3, [r3, #29]
 8008eb4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008eba:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8008ec0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8008ec6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008ece:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008eda:	2b01      	cmp	r3, #1
 8008edc:	d106      	bne.n	8008eec <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	045b      	lsls	r3, r3, #17
 8008ee6:	69ba      	ldr	r2, [r7, #24]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d009      	beq.n	8008f08 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ef8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f00:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008f02:	69ba      	ldr	r2, [r7, #24]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	68da      	ldr	r2, [r3, #12]
 8008f0e:	4b60      	ldr	r3, [pc, #384]	@ (8009090 <HAL_ADC_Init+0x304>)
 8008f10:	4013      	ands	r3, r2
 8008f12:	687a      	ldr	r2, [r7, #4]
 8008f14:	6812      	ldr	r2, [r2, #0]
 8008f16:	69b9      	ldr	r1, [r7, #24]
 8008f18:	430b      	orrs	r3, r1
 8008f1a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	691b      	ldr	r3, [r3, #16]
 8008f22:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	430a      	orrs	r2, r1
 8008f30:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff ff15 	bl	8008d66 <LL_ADC_INJ_IsConversionOngoing>
 8008f3c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d16d      	bne.n	8009020 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d16a      	bne.n	8009020 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008f4e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f56:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008f66:	f023 0302 	bic.w	r3, r3, #2
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	6812      	ldr	r2, [r2, #0]
 8008f6e:	69b9      	ldr	r1, [r7, #24]
 8008f70:	430b      	orrs	r3, r1
 8008f72:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	691b      	ldr	r3, [r3, #16]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d017      	beq.n	8008fac <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	691a      	ldr	r2, [r3, #16]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008f8a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008f94:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008f98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	6911      	ldr	r1, [r2, #16]
 8008fa0:	687a      	ldr	r2, [r7, #4]
 8008fa2:	6812      	ldr	r2, [r2, #0]
 8008fa4:	430b      	orrs	r3, r1
 8008fa6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8008faa:	e013      	b.n	8008fd4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	691a      	ldr	r2, [r3, #16]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008fba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	6812      	ldr	r2, [r2, #0]
 8008fc8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008fcc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fd0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d118      	bne.n	8009010 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008fe8:	f023 0304 	bic.w	r3, r3, #4
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008ff4:	4311      	orrs	r1, r2
 8008ff6:	687a      	ldr	r2, [r7, #4]
 8008ff8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008ffa:	4311      	orrs	r1, r2
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009000:	430a      	orrs	r2, r1
 8009002:	431a      	orrs	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f042 0201 	orr.w	r2, r2, #1
 800900c:	611a      	str	r2, [r3, #16]
 800900e:	e007      	b.n	8009020 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	691a      	ldr	r2, [r3, #16]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f022 0201 	bic.w	r2, r2, #1
 800901e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	695b      	ldr	r3, [r3, #20]
 8009024:	2b01      	cmp	r3, #1
 8009026:	d10c      	bne.n	8009042 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800902e:	f023 010f 	bic.w	r1, r3, #15
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6a1b      	ldr	r3, [r3, #32]
 8009036:	1e5a      	subs	r2, r3, #1
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	430a      	orrs	r2, r1
 800903e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009040:	e007      	b.n	8009052 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f022 020f 	bic.w	r2, r2, #15
 8009050:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009056:	f023 0303 	bic.w	r3, r3, #3
 800905a:	f043 0201 	orr.w	r2, r3, #1
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009062:	e007      	b.n	8009074 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009068:	f043 0210 	orr.w	r2, r3, #16
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009070:	2301      	movs	r3, #1
 8009072:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009074:	7ffb      	ldrb	r3, [r7, #31]
}
 8009076:	4618      	mov	r0, r3
 8009078:	3724      	adds	r7, #36	@ 0x24
 800907a:	46bd      	mov	sp, r7
 800907c:	bd90      	pop	{r4, r7, pc}
 800907e:	bf00      	nop
 8009080:	20000004 	.word	0x20000004
 8009084:	053e2d63 	.word	0x053e2d63
 8009088:	50000100 	.word	0x50000100
 800908c:	50000300 	.word	0x50000300
 8009090:	fff04007 	.word	0xfff04007

08009094 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b086      	sub	sp, #24
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800909c:	4859      	ldr	r0, [pc, #356]	@ (8009204 <HAL_ADC_Start+0x170>)
 800909e:	f7ff fd5b 	bl	8008b58 <LL_ADC_GetMultimode>
 80090a2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7ff fe35 	bl	8008d18 <LL_ADC_REG_IsConversionOngoing>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	f040 809f 	bne.w	80091f4 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d101      	bne.n	80090c4 <HAL_ADC_Start+0x30>
 80090c0:	2302      	movs	r3, #2
 80090c2:	e09a      	b.n	80091fa <HAL_ADC_Start+0x166>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2201      	movs	r2, #1
 80090c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 fe63 	bl	8009d98 <ADC_Enable>
 80090d2:	4603      	mov	r3, r0
 80090d4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80090d6:	7dfb      	ldrb	r3, [r7, #23]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	f040 8086 	bne.w	80091ea <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090e2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80090e6:	f023 0301 	bic.w	r3, r3, #1
 80090ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a44      	ldr	r2, [pc, #272]	@ (8009208 <HAL_ADC_Start+0x174>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d002      	beq.n	8009102 <HAL_ADC_Start+0x6e>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	e001      	b.n	8009106 <HAL_ADC_Start+0x72>
 8009102:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009106:	687a      	ldr	r2, [r7, #4]
 8009108:	6812      	ldr	r2, [r2, #0]
 800910a:	4293      	cmp	r3, r2
 800910c:	d002      	beq.n	8009114 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d105      	bne.n	8009120 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009118:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009124:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800912c:	d106      	bne.n	800913c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009132:	f023 0206 	bic.w	r2, r3, #6
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	661a      	str	r2, [r3, #96]	@ 0x60
 800913a:	e002      	b.n	8009142 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	221c      	movs	r2, #28
 8009148:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a2c      	ldr	r2, [pc, #176]	@ (8009208 <HAL_ADC_Start+0x174>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d002      	beq.n	8009162 <HAL_ADC_Start+0xce>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	e001      	b.n	8009166 <HAL_ADC_Start+0xd2>
 8009162:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8009166:	687a      	ldr	r2, [r7, #4]
 8009168:	6812      	ldr	r2, [r2, #0]
 800916a:	4293      	cmp	r3, r2
 800916c:	d008      	beq.n	8009180 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d005      	beq.n	8009180 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8009174:	693b      	ldr	r3, [r7, #16]
 8009176:	2b05      	cmp	r3, #5
 8009178:	d002      	beq.n	8009180 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	2b09      	cmp	r3, #9
 800917e:	d114      	bne.n	80091aa <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68db      	ldr	r3, [r3, #12]
 8009186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d007      	beq.n	800919e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009192:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009196:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7ff fd90 	bl	8008cc8 <LL_ADC_REG_StartConversion>
 80091a8:	e026      	b.n	80091f8 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a13      	ldr	r2, [pc, #76]	@ (8009208 <HAL_ADC_Start+0x174>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d002      	beq.n	80091c6 <HAL_ADC_Start+0x132>
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	e001      	b.n	80091ca <HAL_ADC_Start+0x136>
 80091c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80091ca:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d00f      	beq.n	80091f8 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091dc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80091e0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80091e8:	e006      	b.n	80091f8 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80091f2:	e001      	b.n	80091f8 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80091f4:	2302      	movs	r3, #2
 80091f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80091f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3718      	adds	r7, #24
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
 8009202:	bf00      	nop
 8009204:	50000300 	.word	0x50000300
 8009208:	50000100 	.word	0x50000100

0800920c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800921a:	2b01      	cmp	r3, #1
 800921c:	d101      	bne.n	8009222 <HAL_ADC_Stop+0x16>
 800921e:	2302      	movs	r3, #2
 8009220:	e023      	b.n	800926a <HAL_ADC_Stop+0x5e>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2201      	movs	r2, #1
 8009226:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800922a:	2103      	movs	r1, #3
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 fcf7 	bl	8009c20 <ADC_ConversionStop>
 8009232:	4603      	mov	r3, r0
 8009234:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8009236:	7bfb      	ldrb	r3, [r7, #15]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d111      	bne.n	8009260 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f000 fe31 	bl	8009ea4 <ADC_Disable>
 8009242:	4603      	mov	r3, r0
 8009244:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d109      	bne.n	8009260 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009250:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8009254:	f023 0301 	bic.w	r3, r3, #1
 8009258:	f043 0201 	orr.w	r2, r3, #1
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2200      	movs	r2, #0
 8009264:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009268:	7bfb      	ldrb	r3, [r7, #15]
}
 800926a:	4618      	mov	r0, r3
 800926c:	3710      	adds	r7, #16
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
	...

08009274 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b088      	sub	sp, #32
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800927e:	4867      	ldr	r0, [pc, #412]	@ (800941c <HAL_ADC_PollForConversion+0x1a8>)
 8009280:	f7ff fc6a 	bl	8008b58 <LL_ADC_GetMultimode>
 8009284:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	2b08      	cmp	r3, #8
 800928c:	d102      	bne.n	8009294 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800928e:	2308      	movs	r3, #8
 8009290:	61fb      	str	r3, [r7, #28]
 8009292:	e02a      	b.n	80092ea <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d005      	beq.n	80092a6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	2b05      	cmp	r3, #5
 800929e:	d002      	beq.n	80092a6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	2b09      	cmp	r3, #9
 80092a4:	d111      	bne.n	80092ca <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d007      	beq.n	80092c4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092b8:	f043 0220 	orr.w	r2, r3, #32
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80092c0:	2301      	movs	r3, #1
 80092c2:	e0a6      	b.n	8009412 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80092c4:	2304      	movs	r3, #4
 80092c6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80092c8:	e00f      	b.n	80092ea <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80092ca:	4854      	ldr	r0, [pc, #336]	@ (800941c <HAL_ADC_PollForConversion+0x1a8>)
 80092cc:	f7ff fc52 	bl	8008b74 <LL_ADC_GetMultiDMATransfer>
 80092d0:	4603      	mov	r3, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d007      	beq.n	80092e6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092da:	f043 0220 	orr.w	r2, r3, #32
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	e095      	b.n	8009412 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80092e6:	2304      	movs	r3, #4
 80092e8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80092ea:	f7ff faa7 	bl	800883c <HAL_GetTick>
 80092ee:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80092f0:	e021      	b.n	8009336 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092f8:	d01d      	beq.n	8009336 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80092fa:	f7ff fa9f 	bl	800883c <HAL_GetTick>
 80092fe:	4602      	mov	r2, r0
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	1ad3      	subs	r3, r2, r3
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	429a      	cmp	r2, r3
 8009308:	d302      	bcc.n	8009310 <HAL_ADC_PollForConversion+0x9c>
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d112      	bne.n	8009336 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	69fb      	ldr	r3, [r7, #28]
 8009318:	4013      	ands	r3, r2
 800931a:	2b00      	cmp	r3, #0
 800931c:	d10b      	bne.n	8009336 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009322:	f043 0204 	orr.w	r2, r3, #4
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8009332:	2303      	movs	r3, #3
 8009334:	e06d      	b.n	8009412 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	4013      	ands	r3, r2
 8009340:	2b00      	cmp	r3, #0
 8009342:	d0d6      	beq.n	80092f2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009348:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4618      	mov	r0, r3
 8009356:	f7ff fb71 	bl	8008a3c <LL_ADC_REG_IsTriggerSourceSWStart>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d01c      	beq.n	800939a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	7f5b      	ldrb	r3, [r3, #29]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d118      	bne.n	800939a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f003 0308 	and.w	r3, r3, #8
 8009372:	2b08      	cmp	r3, #8
 8009374:	d111      	bne.n	800939a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800937a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009386:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d105      	bne.n	800939a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009392:	f043 0201 	orr.w	r2, r3, #1
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a20      	ldr	r2, [pc, #128]	@ (8009420 <HAL_ADC_PollForConversion+0x1ac>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d002      	beq.n	80093aa <HAL_ADC_PollForConversion+0x136>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	e001      	b.n	80093ae <HAL_ADC_PollForConversion+0x13a>
 80093aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	6812      	ldr	r2, [r2, #0]
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d008      	beq.n	80093c8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d005      	beq.n	80093c8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	2b05      	cmp	r3, #5
 80093c0:	d002      	beq.n	80093c8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	2b09      	cmp	r3, #9
 80093c6:	d104      	bne.n	80093d2 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	61bb      	str	r3, [r7, #24]
 80093d0:	e00d      	b.n	80093ee <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4a12      	ldr	r2, [pc, #72]	@ (8009420 <HAL_ADC_PollForConversion+0x1ac>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d002      	beq.n	80093e2 <HAL_ADC_PollForConversion+0x16e>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	e001      	b.n	80093e6 <HAL_ADC_PollForConversion+0x172>
 80093e2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80093e6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80093ee:	69fb      	ldr	r3, [r7, #28]
 80093f0:	2b08      	cmp	r3, #8
 80093f2:	d104      	bne.n	80093fe <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	2208      	movs	r2, #8
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	e008      	b.n	8009410 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80093fe:	69bb      	ldr	r3, [r7, #24]
 8009400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009404:	2b00      	cmp	r3, #0
 8009406:	d103      	bne.n	8009410 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	220c      	movs	r2, #12
 800940e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8009410:	2300      	movs	r3, #0
}
 8009412:	4618      	mov	r0, r3
 8009414:	3720      	adds	r7, #32
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
 800941a:	bf00      	nop
 800941c:	50000300 	.word	0x50000300
 8009420:	50000100 	.word	0x50000100

08009424 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009424:	b480      	push	{r7}
 8009426:	b083      	sub	sp, #12
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009432:	4618      	mov	r0, r3
 8009434:	370c      	adds	r7, #12
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr
	...

08009440 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b0b6      	sub	sp, #216	@ 0xd8
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
 8009448:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800944a:	2300      	movs	r3, #0
 800944c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8009450:	2300      	movs	r3, #0
 8009452:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800945a:	2b01      	cmp	r3, #1
 800945c:	d101      	bne.n	8009462 <HAL_ADC_ConfigChannel+0x22>
 800945e:	2302      	movs	r3, #2
 8009460:	e3c8      	b.n	8009bf4 <HAL_ADC_ConfigChannel+0x7b4>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4618      	mov	r0, r3
 8009470:	f7ff fc52 	bl	8008d18 <LL_ADC_REG_IsConversionOngoing>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	f040 83ad 	bne.w	8009bd6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6818      	ldr	r0, [r3, #0]
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	6859      	ldr	r1, [r3, #4]
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	461a      	mov	r2, r3
 800948a:	f7ff faea 	bl	8008a62 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4618      	mov	r0, r3
 8009494:	f7ff fc40 	bl	8008d18 <LL_ADC_REG_IsConversionOngoing>
 8009498:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7ff fc60 	bl	8008d66 <LL_ADC_INJ_IsConversionOngoing>
 80094a6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80094aa:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	f040 81d9 	bne.w	8009866 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80094b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	f040 81d4 	bne.w	8009866 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	689b      	ldr	r3, [r3, #8]
 80094c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094c6:	d10f      	bne.n	80094e8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6818      	ldr	r0, [r3, #0]
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2200      	movs	r2, #0
 80094d2:	4619      	mov	r1, r3
 80094d4:	f7ff faf1 	bl	8008aba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80094e0:	4618      	mov	r0, r3
 80094e2:	f7ff fa98 	bl	8008a16 <LL_ADC_SetSamplingTimeCommonConfig>
 80094e6:	e00e      	b.n	8009506 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6818      	ldr	r0, [r3, #0]
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	6819      	ldr	r1, [r3, #0]
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	461a      	mov	r2, r3
 80094f6:	f7ff fae0 	bl	8008aba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	2100      	movs	r1, #0
 8009500:	4618      	mov	r0, r3
 8009502:	f7ff fa88 	bl	8008a16 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	695a      	ldr	r2, [r3, #20]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	08db      	lsrs	r3, r3, #3
 8009512:	f003 0303 	and.w	r3, r3, #3
 8009516:	005b      	lsls	r3, r3, #1
 8009518:	fa02 f303 	lsl.w	r3, r2, r3
 800951c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	691b      	ldr	r3, [r3, #16]
 8009524:	2b04      	cmp	r3, #4
 8009526:	d022      	beq.n	800956e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6818      	ldr	r0, [r3, #0]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	6919      	ldr	r1, [r3, #16]
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	681a      	ldr	r2, [r3, #0]
 8009534:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009538:	f7ff f9e2 	bl	8008900 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6818      	ldr	r0, [r3, #0]
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	6919      	ldr	r1, [r3, #16]
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	461a      	mov	r2, r3
 800954a:	f7ff fa2e 	bl	80089aa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6818      	ldr	r0, [r3, #0]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800955a:	2b01      	cmp	r3, #1
 800955c:	d102      	bne.n	8009564 <HAL_ADC_ConfigChannel+0x124>
 800955e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009562:	e000      	b.n	8009566 <HAL_ADC_ConfigChannel+0x126>
 8009564:	2300      	movs	r3, #0
 8009566:	461a      	mov	r2, r3
 8009568:	f7ff fa3a 	bl	80089e0 <LL_ADC_SetOffsetSaturation>
 800956c:	e17b      	b.n	8009866 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2100      	movs	r1, #0
 8009574:	4618      	mov	r0, r3
 8009576:	f7ff f9e7 	bl	8008948 <LL_ADC_GetOffsetChannel>
 800957a:	4603      	mov	r3, r0
 800957c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10a      	bne.n	800959a <HAL_ADC_ConfigChannel+0x15a>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	2100      	movs	r1, #0
 800958a:	4618      	mov	r0, r3
 800958c:	f7ff f9dc 	bl	8008948 <LL_ADC_GetOffsetChannel>
 8009590:	4603      	mov	r3, r0
 8009592:	0e9b      	lsrs	r3, r3, #26
 8009594:	f003 021f 	and.w	r2, r3, #31
 8009598:	e01e      	b.n	80095d8 <HAL_ADC_ConfigChannel+0x198>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	2100      	movs	r1, #0
 80095a0:	4618      	mov	r0, r3
 80095a2:	f7ff f9d1 	bl	8008948 <LL_ADC_GetOffsetChannel>
 80095a6:	4603      	mov	r3, r0
 80095a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80095b0:	fa93 f3a3 	rbit	r3, r3
 80095b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80095b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80095bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80095c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d101      	bne.n	80095cc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80095c8:	2320      	movs	r3, #32
 80095ca:	e004      	b.n	80095d6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80095cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80095d0:	fab3 f383 	clz	r3, r3
 80095d4:	b2db      	uxtb	r3, r3
 80095d6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d105      	bne.n	80095f0 <HAL_ADC_ConfigChannel+0x1b0>
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	0e9b      	lsrs	r3, r3, #26
 80095ea:	f003 031f 	and.w	r3, r3, #31
 80095ee:	e018      	b.n	8009622 <HAL_ADC_ConfigChannel+0x1e2>
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80095f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80095fc:	fa93 f3a3 	rbit	r3, r3
 8009600:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8009604:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009608:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800960c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009610:	2b00      	cmp	r3, #0
 8009612:	d101      	bne.n	8009618 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8009614:	2320      	movs	r3, #32
 8009616:	e004      	b.n	8009622 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8009618:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800961c:	fab3 f383 	clz	r3, r3
 8009620:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8009622:	429a      	cmp	r2, r3
 8009624:	d106      	bne.n	8009634 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2200      	movs	r2, #0
 800962c:	2100      	movs	r1, #0
 800962e:	4618      	mov	r0, r3
 8009630:	f7ff f9a0 	bl	8008974 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2101      	movs	r1, #1
 800963a:	4618      	mov	r0, r3
 800963c:	f7ff f984 	bl	8008948 <LL_ADC_GetOffsetChannel>
 8009640:	4603      	mov	r3, r0
 8009642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009646:	2b00      	cmp	r3, #0
 8009648:	d10a      	bne.n	8009660 <HAL_ADC_ConfigChannel+0x220>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	2101      	movs	r1, #1
 8009650:	4618      	mov	r0, r3
 8009652:	f7ff f979 	bl	8008948 <LL_ADC_GetOffsetChannel>
 8009656:	4603      	mov	r3, r0
 8009658:	0e9b      	lsrs	r3, r3, #26
 800965a:	f003 021f 	and.w	r2, r3, #31
 800965e:	e01e      	b.n	800969e <HAL_ADC_ConfigChannel+0x25e>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	2101      	movs	r1, #1
 8009666:	4618      	mov	r0, r3
 8009668:	f7ff f96e 	bl	8008948 <LL_ADC_GetOffsetChannel>
 800966c:	4603      	mov	r3, r0
 800966e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009672:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009676:	fa93 f3a3 	rbit	r3, r3
 800967a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800967e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009682:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8009686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800968e:	2320      	movs	r3, #32
 8009690:	e004      	b.n	800969c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8009692:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009696:	fab3 f383 	clz	r3, r3
 800969a:	b2db      	uxtb	r3, r3
 800969c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d105      	bne.n	80096b6 <HAL_ADC_ConfigChannel+0x276>
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	0e9b      	lsrs	r3, r3, #26
 80096b0:	f003 031f 	and.w	r3, r3, #31
 80096b4:	e018      	b.n	80096e8 <HAL_ADC_ConfigChannel+0x2a8>
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096be:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80096c2:	fa93 f3a3 	rbit	r3, r3
 80096c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80096ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80096ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80096d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d101      	bne.n	80096de <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80096da:	2320      	movs	r3, #32
 80096dc:	e004      	b.n	80096e8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80096de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096e2:	fab3 f383 	clz	r3, r3
 80096e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d106      	bne.n	80096fa <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2200      	movs	r2, #0
 80096f2:	2101      	movs	r1, #1
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7ff f93d 	bl	8008974 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2102      	movs	r1, #2
 8009700:	4618      	mov	r0, r3
 8009702:	f7ff f921 	bl	8008948 <LL_ADC_GetOffsetChannel>
 8009706:	4603      	mov	r3, r0
 8009708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800970c:	2b00      	cmp	r3, #0
 800970e:	d10a      	bne.n	8009726 <HAL_ADC_ConfigChannel+0x2e6>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	2102      	movs	r1, #2
 8009716:	4618      	mov	r0, r3
 8009718:	f7ff f916 	bl	8008948 <LL_ADC_GetOffsetChannel>
 800971c:	4603      	mov	r3, r0
 800971e:	0e9b      	lsrs	r3, r3, #26
 8009720:	f003 021f 	and.w	r2, r3, #31
 8009724:	e01e      	b.n	8009764 <HAL_ADC_ConfigChannel+0x324>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2102      	movs	r1, #2
 800972c:	4618      	mov	r0, r3
 800972e:	f7ff f90b 	bl	8008948 <LL_ADC_GetOffsetChannel>
 8009732:	4603      	mov	r3, r0
 8009734:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009738:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800973c:	fa93 f3a3 	rbit	r3, r3
 8009740:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8009744:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009748:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800974c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009750:	2b00      	cmp	r3, #0
 8009752:	d101      	bne.n	8009758 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8009754:	2320      	movs	r3, #32
 8009756:	e004      	b.n	8009762 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8009758:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800975c:	fab3 f383 	clz	r3, r3
 8009760:	b2db      	uxtb	r3, r3
 8009762:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800976c:	2b00      	cmp	r3, #0
 800976e:	d105      	bne.n	800977c <HAL_ADC_ConfigChannel+0x33c>
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	0e9b      	lsrs	r3, r3, #26
 8009776:	f003 031f 	and.w	r3, r3, #31
 800977a:	e016      	b.n	80097aa <HAL_ADC_ConfigChannel+0x36a>
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009784:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009788:	fa93 f3a3 	rbit	r3, r3
 800978c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800978e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009790:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8009794:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009798:	2b00      	cmp	r3, #0
 800979a:	d101      	bne.n	80097a0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800979c:	2320      	movs	r3, #32
 800979e:	e004      	b.n	80097aa <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80097a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097a4:	fab3 f383 	clz	r3, r3
 80097a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80097aa:	429a      	cmp	r2, r3
 80097ac:	d106      	bne.n	80097bc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2200      	movs	r2, #0
 80097b4:	2102      	movs	r1, #2
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7ff f8dc 	bl	8008974 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2103      	movs	r1, #3
 80097c2:	4618      	mov	r0, r3
 80097c4:	f7ff f8c0 	bl	8008948 <LL_ADC_GetOffsetChannel>
 80097c8:	4603      	mov	r3, r0
 80097ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d10a      	bne.n	80097e8 <HAL_ADC_ConfigChannel+0x3a8>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2103      	movs	r1, #3
 80097d8:	4618      	mov	r0, r3
 80097da:	f7ff f8b5 	bl	8008948 <LL_ADC_GetOffsetChannel>
 80097de:	4603      	mov	r3, r0
 80097e0:	0e9b      	lsrs	r3, r3, #26
 80097e2:	f003 021f 	and.w	r2, r3, #31
 80097e6:	e017      	b.n	8009818 <HAL_ADC_ConfigChannel+0x3d8>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2103      	movs	r1, #3
 80097ee:	4618      	mov	r0, r3
 80097f0:	f7ff f8aa 	bl	8008948 <LL_ADC_GetOffsetChannel>
 80097f4:	4603      	mov	r3, r0
 80097f6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80097f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097fa:	fa93 f3a3 	rbit	r3, r3
 80097fe:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8009800:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009802:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8009804:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009806:	2b00      	cmp	r3, #0
 8009808:	d101      	bne.n	800980e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800980a:	2320      	movs	r3, #32
 800980c:	e003      	b.n	8009816 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800980e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009810:	fab3 f383 	clz	r3, r3
 8009814:	b2db      	uxtb	r3, r3
 8009816:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009820:	2b00      	cmp	r3, #0
 8009822:	d105      	bne.n	8009830 <HAL_ADC_ConfigChannel+0x3f0>
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	0e9b      	lsrs	r3, r3, #26
 800982a:	f003 031f 	and.w	r3, r3, #31
 800982e:	e011      	b.n	8009854 <HAL_ADC_ConfigChannel+0x414>
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009836:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009838:	fa93 f3a3 	rbit	r3, r3
 800983c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800983e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009840:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8009842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009844:	2b00      	cmp	r3, #0
 8009846:	d101      	bne.n	800984c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8009848:	2320      	movs	r3, #32
 800984a:	e003      	b.n	8009854 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800984c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800984e:	fab3 f383 	clz	r3, r3
 8009852:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009854:	429a      	cmp	r2, r3
 8009856:	d106      	bne.n	8009866 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2200      	movs	r2, #0
 800985e:	2103      	movs	r1, #3
 8009860:	4618      	mov	r0, r3
 8009862:	f7ff f887 	bl	8008974 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4618      	mov	r0, r3
 800986c:	f7ff fa06 	bl	8008c7c <LL_ADC_IsEnabled>
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	f040 8140 	bne.w	8009af8 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6818      	ldr	r0, [r3, #0]
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	6819      	ldr	r1, [r3, #0]
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	461a      	mov	r2, r3
 8009886:	f7ff f943 	bl	8008b10 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	68db      	ldr	r3, [r3, #12]
 800988e:	4a8f      	ldr	r2, [pc, #572]	@ (8009acc <HAL_ADC_ConfigChannel+0x68c>)
 8009890:	4293      	cmp	r3, r2
 8009892:	f040 8131 	bne.w	8009af8 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d10b      	bne.n	80098be <HAL_ADC_ConfigChannel+0x47e>
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	0e9b      	lsrs	r3, r3, #26
 80098ac:	3301      	adds	r3, #1
 80098ae:	f003 031f 	and.w	r3, r3, #31
 80098b2:	2b09      	cmp	r3, #9
 80098b4:	bf94      	ite	ls
 80098b6:	2301      	movls	r3, #1
 80098b8:	2300      	movhi	r3, #0
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	e019      	b.n	80098f2 <HAL_ADC_ConfigChannel+0x4b2>
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098c6:	fa93 f3a3 	rbit	r3, r3
 80098ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80098cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80098ce:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80098d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d101      	bne.n	80098da <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80098d6:	2320      	movs	r3, #32
 80098d8:	e003      	b.n	80098e2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80098da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80098dc:	fab3 f383 	clz	r3, r3
 80098e0:	b2db      	uxtb	r3, r3
 80098e2:	3301      	adds	r3, #1
 80098e4:	f003 031f 	and.w	r3, r3, #31
 80098e8:	2b09      	cmp	r3, #9
 80098ea:	bf94      	ite	ls
 80098ec:	2301      	movls	r3, #1
 80098ee:	2300      	movhi	r3, #0
 80098f0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d079      	beq.n	80099ea <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d107      	bne.n	8009912 <HAL_ADC_ConfigChannel+0x4d2>
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	0e9b      	lsrs	r3, r3, #26
 8009908:	3301      	adds	r3, #1
 800990a:	069b      	lsls	r3, r3, #26
 800990c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009910:	e015      	b.n	800993e <HAL_ADC_ConfigChannel+0x4fe>
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009918:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800991a:	fa93 f3a3 	rbit	r3, r3
 800991e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8009920:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009922:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8009924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009926:	2b00      	cmp	r3, #0
 8009928:	d101      	bne.n	800992e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800992a:	2320      	movs	r3, #32
 800992c:	e003      	b.n	8009936 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800992e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009930:	fab3 f383 	clz	r3, r3
 8009934:	b2db      	uxtb	r3, r3
 8009936:	3301      	adds	r3, #1
 8009938:	069b      	lsls	r3, r3, #26
 800993a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009946:	2b00      	cmp	r3, #0
 8009948:	d109      	bne.n	800995e <HAL_ADC_ConfigChannel+0x51e>
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	0e9b      	lsrs	r3, r3, #26
 8009950:	3301      	adds	r3, #1
 8009952:	f003 031f 	and.w	r3, r3, #31
 8009956:	2101      	movs	r1, #1
 8009958:	fa01 f303 	lsl.w	r3, r1, r3
 800995c:	e017      	b.n	800998e <HAL_ADC_ConfigChannel+0x54e>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009964:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009966:	fa93 f3a3 	rbit	r3, r3
 800996a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800996c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800996e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8009970:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009972:	2b00      	cmp	r3, #0
 8009974:	d101      	bne.n	800997a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8009976:	2320      	movs	r3, #32
 8009978:	e003      	b.n	8009982 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800997a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800997c:	fab3 f383 	clz	r3, r3
 8009980:	b2db      	uxtb	r3, r3
 8009982:	3301      	adds	r3, #1
 8009984:	f003 031f 	and.w	r3, r3, #31
 8009988:	2101      	movs	r1, #1
 800998a:	fa01 f303 	lsl.w	r3, r1, r3
 800998e:	ea42 0103 	orr.w	r1, r2, r3
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800999a:	2b00      	cmp	r3, #0
 800999c:	d10a      	bne.n	80099b4 <HAL_ADC_ConfigChannel+0x574>
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	0e9b      	lsrs	r3, r3, #26
 80099a4:	3301      	adds	r3, #1
 80099a6:	f003 021f 	and.w	r2, r3, #31
 80099aa:	4613      	mov	r3, r2
 80099ac:	005b      	lsls	r3, r3, #1
 80099ae:	4413      	add	r3, r2
 80099b0:	051b      	lsls	r3, r3, #20
 80099b2:	e018      	b.n	80099e6 <HAL_ADC_ConfigChannel+0x5a6>
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80099ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099bc:	fa93 f3a3 	rbit	r3, r3
 80099c0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80099c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80099c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d101      	bne.n	80099d0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80099cc:	2320      	movs	r3, #32
 80099ce:	e003      	b.n	80099d8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80099d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099d2:	fab3 f383 	clz	r3, r3
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	3301      	adds	r3, #1
 80099da:	f003 021f 	and.w	r2, r3, #31
 80099de:	4613      	mov	r3, r2
 80099e0:	005b      	lsls	r3, r3, #1
 80099e2:	4413      	add	r3, r2
 80099e4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80099e6:	430b      	orrs	r3, r1
 80099e8:	e081      	b.n	8009aee <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d107      	bne.n	8009a06 <HAL_ADC_ConfigChannel+0x5c6>
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	0e9b      	lsrs	r3, r3, #26
 80099fc:	3301      	adds	r3, #1
 80099fe:	069b      	lsls	r3, r3, #26
 8009a00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009a04:	e015      	b.n	8009a32 <HAL_ADC_ConfigChannel+0x5f2>
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a0e:	fa93 f3a3 	rbit	r3, r3
 8009a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8009a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a16:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8009a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d101      	bne.n	8009a22 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8009a1e:	2320      	movs	r3, #32
 8009a20:	e003      	b.n	8009a2a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8009a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a24:	fab3 f383 	clz	r3, r3
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	069b      	lsls	r3, r3, #26
 8009a2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d109      	bne.n	8009a52 <HAL_ADC_ConfigChannel+0x612>
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	0e9b      	lsrs	r3, r3, #26
 8009a44:	3301      	adds	r3, #1
 8009a46:	f003 031f 	and.w	r3, r3, #31
 8009a4a:	2101      	movs	r1, #1
 8009a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8009a50:	e017      	b.n	8009a82 <HAL_ADC_ConfigChannel+0x642>
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	fa93 f3a3 	rbit	r3, r3
 8009a5e:	61fb      	str	r3, [r7, #28]
  return result;
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d101      	bne.n	8009a6e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8009a6a:	2320      	movs	r3, #32
 8009a6c:	e003      	b.n	8009a76 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a70:	fab3 f383 	clz	r3, r3
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	3301      	adds	r3, #1
 8009a78:	f003 031f 	and.w	r3, r3, #31
 8009a7c:	2101      	movs	r1, #1
 8009a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8009a82:	ea42 0103 	orr.w	r1, r2, r3
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d10d      	bne.n	8009aae <HAL_ADC_ConfigChannel+0x66e>
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	0e9b      	lsrs	r3, r3, #26
 8009a98:	3301      	adds	r3, #1
 8009a9a:	f003 021f 	and.w	r2, r3, #31
 8009a9e:	4613      	mov	r3, r2
 8009aa0:	005b      	lsls	r3, r3, #1
 8009aa2:	4413      	add	r3, r2
 8009aa4:	3b1e      	subs	r3, #30
 8009aa6:	051b      	lsls	r3, r3, #20
 8009aa8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009aac:	e01e      	b.n	8009aec <HAL_ADC_ConfigChannel+0x6ac>
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ab4:	697b      	ldr	r3, [r7, #20]
 8009ab6:	fa93 f3a3 	rbit	r3, r3
 8009aba:	613b      	str	r3, [r7, #16]
  return result;
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d104      	bne.n	8009ad0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8009ac6:	2320      	movs	r3, #32
 8009ac8:	e006      	b.n	8009ad8 <HAL_ADC_ConfigChannel+0x698>
 8009aca:	bf00      	nop
 8009acc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8009ad0:	69bb      	ldr	r3, [r7, #24]
 8009ad2:	fab3 f383 	clz	r3, r3
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	3301      	adds	r3, #1
 8009ada:	f003 021f 	and.w	r2, r3, #31
 8009ade:	4613      	mov	r3, r2
 8009ae0:	005b      	lsls	r3, r3, #1
 8009ae2:	4413      	add	r3, r2
 8009ae4:	3b1e      	subs	r3, #30
 8009ae6:	051b      	lsls	r3, r3, #20
 8009ae8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009aec:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8009aee:	683a      	ldr	r2, [r7, #0]
 8009af0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009af2:	4619      	mov	r1, r3
 8009af4:	f7fe ffe1 	bl	8008aba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	4b3f      	ldr	r3, [pc, #252]	@ (8009bfc <HAL_ADC_ConfigChannel+0x7bc>)
 8009afe:	4013      	ands	r3, r2
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d071      	beq.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8009b04:	483e      	ldr	r0, [pc, #248]	@ (8009c00 <HAL_ADC_ConfigChannel+0x7c0>)
 8009b06:	f7fe feed 	bl	80088e4 <LL_ADC_GetCommonPathInternalCh>
 8009b0a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a3c      	ldr	r2, [pc, #240]	@ (8009c04 <HAL_ADC_ConfigChannel+0x7c4>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d004      	beq.n	8009b22 <HAL_ADC_ConfigChannel+0x6e2>
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a3a      	ldr	r2, [pc, #232]	@ (8009c08 <HAL_ADC_ConfigChannel+0x7c8>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d127      	bne.n	8009b72 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8009b22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009b26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d121      	bne.n	8009b72 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009b36:	d157      	bne.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009b38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009b3c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009b40:	4619      	mov	r1, r3
 8009b42:	482f      	ldr	r0, [pc, #188]	@ (8009c00 <HAL_ADC_ConfigChannel+0x7c0>)
 8009b44:	f7fe febb 	bl	80088be <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009b48:	4b30      	ldr	r3, [pc, #192]	@ (8009c0c <HAL_ADC_ConfigChannel+0x7cc>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	099b      	lsrs	r3, r3, #6
 8009b4e:	4a30      	ldr	r2, [pc, #192]	@ (8009c10 <HAL_ADC_ConfigChannel+0x7d0>)
 8009b50:	fba2 2303 	umull	r2, r3, r2, r3
 8009b54:	099b      	lsrs	r3, r3, #6
 8009b56:	1c5a      	adds	r2, r3, #1
 8009b58:	4613      	mov	r3, r2
 8009b5a:	005b      	lsls	r3, r3, #1
 8009b5c:	4413      	add	r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009b62:	e002      	b.n	8009b6a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	3b01      	subs	r3, #1
 8009b68:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d1f9      	bne.n	8009b64 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009b70:	e03a      	b.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a27      	ldr	r2, [pc, #156]	@ (8009c14 <HAL_ADC_ConfigChannel+0x7d4>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d113      	bne.n	8009ba4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009b7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009b80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d10d      	bne.n	8009ba4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a22      	ldr	r2, [pc, #136]	@ (8009c18 <HAL_ADC_ConfigChannel+0x7d8>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d02a      	beq.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009b92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009b96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	4818      	ldr	r0, [pc, #96]	@ (8009c00 <HAL_ADC_ConfigChannel+0x7c0>)
 8009b9e:	f7fe fe8e 	bl	80088be <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009ba2:	e021      	b.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a1c      	ldr	r2, [pc, #112]	@ (8009c1c <HAL_ADC_ConfigChannel+0x7dc>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d11c      	bne.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009bae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d116      	bne.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a16      	ldr	r2, [pc, #88]	@ (8009c18 <HAL_ADC_ConfigChannel+0x7d8>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d011      	beq.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009bc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009bc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009bcc:	4619      	mov	r1, r3
 8009bce:	480c      	ldr	r0, [pc, #48]	@ (8009c00 <HAL_ADC_ConfigChannel+0x7c0>)
 8009bd0:	f7fe fe75 	bl	80088be <LL_ADC_SetCommonPathInternalCh>
 8009bd4:	e008      	b.n	8009be8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009bda:	f043 0220 	orr.w	r2, r3, #32
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009be2:	2301      	movs	r3, #1
 8009be4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2200      	movs	r2, #0
 8009bec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009bf0:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	37d8      	adds	r7, #216	@ 0xd8
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	80080000 	.word	0x80080000
 8009c00:	50000300 	.word	0x50000300
 8009c04:	c3210000 	.word	0xc3210000
 8009c08:	90c00010 	.word	0x90c00010
 8009c0c:	20000004 	.word	0x20000004
 8009c10:	053e2d63 	.word	0x053e2d63
 8009c14:	c7520000 	.word	0xc7520000
 8009c18:	50000100 	.word	0x50000100
 8009c1c:	cb840000 	.word	0xcb840000

08009c20 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b088      	sub	sp, #32
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4618      	mov	r0, r3
 8009c38:	f7ff f86e 	bl	8008d18 <LL_ADC_REG_IsConversionOngoing>
 8009c3c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4618      	mov	r0, r3
 8009c44:	f7ff f88f 	bl	8008d66 <LL_ADC_INJ_IsConversionOngoing>
 8009c48:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d103      	bne.n	8009c58 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f000 8098 	beq.w	8009d88 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d02a      	beq.n	8009cbc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	7f5b      	ldrb	r3, [r3, #29]
 8009c6a:	2b01      	cmp	r3, #1
 8009c6c:	d126      	bne.n	8009cbc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	7f1b      	ldrb	r3, [r3, #28]
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d122      	bne.n	8009cbc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8009c76:	2301      	movs	r3, #1
 8009c78:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009c7a:	e014      	b.n	8009ca6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	4a45      	ldr	r2, [pc, #276]	@ (8009d94 <ADC_ConversionStop+0x174>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d90d      	bls.n	8009ca0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c88:	f043 0210 	orr.w	r2, r3, #16
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c94:	f043 0201 	orr.w	r2, r3, #1
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	e074      	b.n	8009d8a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cb0:	2b40      	cmp	r3, #64	@ 0x40
 8009cb2:	d1e3      	bne.n	8009c7c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2240      	movs	r2, #64	@ 0x40
 8009cba:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	2b02      	cmp	r3, #2
 8009cc0:	d014      	beq.n	8009cec <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	f7ff f826 	bl	8008d18 <LL_ADC_REG_IsConversionOngoing>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d00c      	beq.n	8009cec <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	f7fe ffe3 	bl	8008ca2 <LL_ADC_IsDisableOngoing>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d104      	bne.n	8009cec <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7ff f802 	bl	8008cf0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8009cec:	69bb      	ldr	r3, [r7, #24]
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d014      	beq.n	8009d1c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f7ff f835 	bl	8008d66 <LL_ADC_INJ_IsConversionOngoing>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d00c      	beq.n	8009d1c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7fe ffcb 	bl	8008ca2 <LL_ADC_IsDisableOngoing>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d104      	bne.n	8009d1c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4618      	mov	r0, r3
 8009d18:	f7ff f811 	bl	8008d3e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8009d1c:	69bb      	ldr	r3, [r7, #24]
 8009d1e:	2b02      	cmp	r3, #2
 8009d20:	d005      	beq.n	8009d2e <ADC_ConversionStop+0x10e>
 8009d22:	69bb      	ldr	r3, [r7, #24]
 8009d24:	2b03      	cmp	r3, #3
 8009d26:	d105      	bne.n	8009d34 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8009d28:	230c      	movs	r3, #12
 8009d2a:	617b      	str	r3, [r7, #20]
        break;
 8009d2c:	e005      	b.n	8009d3a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8009d2e:	2308      	movs	r3, #8
 8009d30:	617b      	str	r3, [r7, #20]
        break;
 8009d32:	e002      	b.n	8009d3a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8009d34:	2304      	movs	r3, #4
 8009d36:	617b      	str	r3, [r7, #20]
        break;
 8009d38:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8009d3a:	f7fe fd7f 	bl	800883c <HAL_GetTick>
 8009d3e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009d40:	e01b      	b.n	8009d7a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8009d42:	f7fe fd7b 	bl	800883c <HAL_GetTick>
 8009d46:	4602      	mov	r2, r0
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	1ad3      	subs	r3, r2, r3
 8009d4c:	2b05      	cmp	r3, #5
 8009d4e:	d914      	bls.n	8009d7a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	689a      	ldr	r2, [r3, #8]
 8009d56:	697b      	ldr	r3, [r7, #20]
 8009d58:	4013      	ands	r3, r2
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d00d      	beq.n	8009d7a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d62:	f043 0210 	orr.w	r2, r3, #16
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d6e:	f043 0201 	orr.w	r2, r3, #1
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009d76:	2301      	movs	r3, #1
 8009d78:	e007      	b.n	8009d8a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	689a      	ldr	r2, [r3, #8]
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	4013      	ands	r3, r2
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d1dc      	bne.n	8009d42 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8009d88:	2300      	movs	r3, #0
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3720      	adds	r7, #32
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop
 8009d94:	a33fffff 	.word	0xa33fffff

08009d98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b084      	sub	sp, #16
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8009da0:	2300      	movs	r3, #0
 8009da2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	4618      	mov	r0, r3
 8009daa:	f7fe ff67 	bl	8008c7c <LL_ADC_IsEnabled>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d169      	bne.n	8009e88 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	689a      	ldr	r2, [r3, #8]
 8009dba:	4b36      	ldr	r3, [pc, #216]	@ (8009e94 <ADC_Enable+0xfc>)
 8009dbc:	4013      	ands	r3, r2
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00d      	beq.n	8009dde <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009dc6:	f043 0210 	orr.w	r2, r3, #16
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009dd2:	f043 0201 	orr.w	r2, r3, #1
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e055      	b.n	8009e8a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4618      	mov	r0, r3
 8009de4:	f7fe ff22 	bl	8008c2c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009de8:	482b      	ldr	r0, [pc, #172]	@ (8009e98 <ADC_Enable+0x100>)
 8009dea:	f7fe fd7b 	bl	80088e4 <LL_ADC_GetCommonPathInternalCh>
 8009dee:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009df0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d013      	beq.n	8009e20 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009df8:	4b28      	ldr	r3, [pc, #160]	@ (8009e9c <ADC_Enable+0x104>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	099b      	lsrs	r3, r3, #6
 8009dfe:	4a28      	ldr	r2, [pc, #160]	@ (8009ea0 <ADC_Enable+0x108>)
 8009e00:	fba2 2303 	umull	r2, r3, r2, r3
 8009e04:	099b      	lsrs	r3, r3, #6
 8009e06:	1c5a      	adds	r2, r3, #1
 8009e08:	4613      	mov	r3, r2
 8009e0a:	005b      	lsls	r3, r3, #1
 8009e0c:	4413      	add	r3, r2
 8009e0e:	009b      	lsls	r3, r3, #2
 8009e10:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009e12:	e002      	b.n	8009e1a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	3b01      	subs	r3, #1
 8009e18:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1f9      	bne.n	8009e14 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009e20:	f7fe fd0c 	bl	800883c <HAL_GetTick>
 8009e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009e26:	e028      	b.n	8009e7a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fe ff25 	bl	8008c7c <LL_ADC_IsEnabled>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d104      	bne.n	8009e42 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	f7fe fef5 	bl	8008c2c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009e42:	f7fe fcfb 	bl	800883c <HAL_GetTick>
 8009e46:	4602      	mov	r2, r0
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	1ad3      	subs	r3, r2, r3
 8009e4c:	2b02      	cmp	r3, #2
 8009e4e:	d914      	bls.n	8009e7a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d00d      	beq.n	8009e7a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e62:	f043 0210 	orr.w	r2, r3, #16
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e6e:	f043 0201 	orr.w	r2, r3, #1
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e007      	b.n	8009e8a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f003 0301 	and.w	r3, r3, #1
 8009e84:	2b01      	cmp	r3, #1
 8009e86:	d1cf      	bne.n	8009e28 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009e88:	2300      	movs	r3, #0
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3710      	adds	r7, #16
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	8000003f 	.word	0x8000003f
 8009e98:	50000300 	.word	0x50000300
 8009e9c:	20000004 	.word	0x20000004
 8009ea0:	053e2d63 	.word	0x053e2d63

08009ea4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f7fe fef6 	bl	8008ca2 <LL_ADC_IsDisableOngoing>
 8009eb6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f7fe fedd 	bl	8008c7c <LL_ADC_IsEnabled>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d047      	beq.n	8009f58 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d144      	bne.n	8009f58 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	f003 030d 	and.w	r3, r3, #13
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d10c      	bne.n	8009ef6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7fe feb7 	bl	8008c54 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	2203      	movs	r2, #3
 8009eec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8009eee:	f7fe fca5 	bl	800883c <HAL_GetTick>
 8009ef2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009ef4:	e029      	b.n	8009f4a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009efa:	f043 0210 	orr.w	r2, r3, #16
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f06:	f043 0201 	orr.w	r2, r3, #1
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e023      	b.n	8009f5a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009f12:	f7fe fc93 	bl	800883c <HAL_GetTick>
 8009f16:	4602      	mov	r2, r0
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	1ad3      	subs	r3, r2, r3
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	d914      	bls.n	8009f4a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	689b      	ldr	r3, [r3, #8]
 8009f26:	f003 0301 	and.w	r3, r3, #1
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d00d      	beq.n	8009f4a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f32:	f043 0210 	orr.w	r2, r3, #16
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f3e:	f043 0201 	orr.w	r2, r3, #1
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009f46:	2301      	movs	r3, #1
 8009f48:	e007      	b.n	8009f5a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	f003 0301 	and.w	r3, r3, #1
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d1dc      	bne.n	8009f12 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}

08009f62 <LL_ADC_IsEnabled>:
{
 8009f62:	b480      	push	{r7}
 8009f64:	b083      	sub	sp, #12
 8009f66:	af00      	add	r7, sp, #0
 8009f68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	689b      	ldr	r3, [r3, #8]
 8009f6e:	f003 0301 	and.w	r3, r3, #1
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d101      	bne.n	8009f7a <LL_ADC_IsEnabled+0x18>
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <LL_ADC_IsEnabled+0x1a>
 8009f7a:	2300      	movs	r3, #0
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	370c      	adds	r7, #12
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <LL_ADC_REG_IsConversionOngoing>:
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	f003 0304 	and.w	r3, r3, #4
 8009f98:	2b04      	cmp	r3, #4
 8009f9a:	d101      	bne.n	8009fa0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	e000      	b.n	8009fa2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8009fa0:	2300      	movs	r3, #0
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	370c      	adds	r7, #12
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fac:	4770      	bx	lr
	...

08009fb0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8009fb0:	b590      	push	{r4, r7, lr}
 8009fb2:	b0a1      	sub	sp, #132	@ 0x84
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009fba:	2300      	movs	r3, #0
 8009fbc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8009fc6:	2b01      	cmp	r3, #1
 8009fc8:	d101      	bne.n	8009fce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009fca:	2302      	movs	r3, #2
 8009fcc:	e08b      	b.n	800a0e6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8009fda:	2300      	movs	r3, #0
 8009fdc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fe6:	d102      	bne.n	8009fee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009fe8:	4b41      	ldr	r3, [pc, #260]	@ (800a0f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009fea:	60bb      	str	r3, [r7, #8]
 8009fec:	e001      	b.n	8009ff2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8009fee:	2300      	movs	r3, #0
 8009ff0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10b      	bne.n	800a010 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ffc:	f043 0220 	orr.w	r2, r3, #32
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800a00c:	2301      	movs	r3, #1
 800a00e:	e06a      	b.n	800a0e6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	4618      	mov	r0, r3
 800a014:	f7ff ffb8 	bl	8009f88 <LL_ADC_REG_IsConversionOngoing>
 800a018:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4618      	mov	r0, r3
 800a020:	f7ff ffb2 	bl	8009f88 <LL_ADC_REG_IsConversionOngoing>
 800a024:	4603      	mov	r3, r0
 800a026:	2b00      	cmp	r3, #0
 800a028:	d14c      	bne.n	800a0c4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800a02a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d149      	bne.n	800a0c4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800a030:	4b30      	ldr	r3, [pc, #192]	@ (800a0f4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800a032:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d028      	beq.n	800a08e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800a03c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	6859      	ldr	r1, [r3, #4]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a04e:	035b      	lsls	r3, r3, #13
 800a050:	430b      	orrs	r3, r1
 800a052:	431a      	orrs	r2, r3
 800a054:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a056:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a058:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a05c:	f7ff ff81 	bl	8009f62 <LL_ADC_IsEnabled>
 800a060:	4604      	mov	r4, r0
 800a062:	4823      	ldr	r0, [pc, #140]	@ (800a0f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a064:	f7ff ff7d 	bl	8009f62 <LL_ADC_IsEnabled>
 800a068:	4603      	mov	r3, r0
 800a06a:	4323      	orrs	r3, r4
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d133      	bne.n	800a0d8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800a070:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a078:	f023 030f 	bic.w	r3, r3, #15
 800a07c:	683a      	ldr	r2, [r7, #0]
 800a07e:	6811      	ldr	r1, [r2, #0]
 800a080:	683a      	ldr	r2, [r7, #0]
 800a082:	6892      	ldr	r2, [r2, #8]
 800a084:	430a      	orrs	r2, r1
 800a086:	431a      	orrs	r2, r3
 800a088:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a08a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a08c:	e024      	b.n	800a0d8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800a08e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800a096:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a098:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a09a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800a09e:	f7ff ff60 	bl	8009f62 <LL_ADC_IsEnabled>
 800a0a2:	4604      	mov	r4, r0
 800a0a4:	4812      	ldr	r0, [pc, #72]	@ (800a0f0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800a0a6:	f7ff ff5c 	bl	8009f62 <LL_ADC_IsEnabled>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	4323      	orrs	r3, r4
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d112      	bne.n	800a0d8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800a0b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800a0ba:	f023 030f 	bic.w	r3, r3, #15
 800a0be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a0c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a0c2:	e009      	b.n	800a0d8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0c8:	f043 0220 	orr.w	r2, r3, #32
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800a0d6:	e000      	b.n	800a0da <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800a0d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800a0e2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3784      	adds	r7, #132	@ 0x84
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd90      	pop	{r4, r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	50000100 	.word	0x50000100
 800a0f4:	50000300 	.word	0x50000300

0800a0f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f003 0307 	and.w	r3, r3, #7
 800a106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a108:	4b0c      	ldr	r3, [pc, #48]	@ (800a13c <__NVIC_SetPriorityGrouping+0x44>)
 800a10a:	68db      	ldr	r3, [r3, #12]
 800a10c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a10e:	68ba      	ldr	r2, [r7, #8]
 800a110:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a114:	4013      	ands	r3, r2
 800a116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a120:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a12a:	4a04      	ldr	r2, [pc, #16]	@ (800a13c <__NVIC_SetPriorityGrouping+0x44>)
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	60d3      	str	r3, [r2, #12]
}
 800a130:	bf00      	nop
 800a132:	3714      	adds	r7, #20
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr
 800a13c:	e000ed00 	.word	0xe000ed00

0800a140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a140:	b480      	push	{r7}
 800a142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a144:	4b04      	ldr	r3, [pc, #16]	@ (800a158 <__NVIC_GetPriorityGrouping+0x18>)
 800a146:	68db      	ldr	r3, [r3, #12]
 800a148:	0a1b      	lsrs	r3, r3, #8
 800a14a:	f003 0307 	and.w	r3, r3, #7
}
 800a14e:	4618      	mov	r0, r3
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr
 800a158:	e000ed00 	.word	0xe000ed00

0800a15c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	4603      	mov	r3, r0
 800a164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	db0b      	blt.n	800a186 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a16e:	79fb      	ldrb	r3, [r7, #7]
 800a170:	f003 021f 	and.w	r2, r3, #31
 800a174:	4907      	ldr	r1, [pc, #28]	@ (800a194 <__NVIC_EnableIRQ+0x38>)
 800a176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a17a:	095b      	lsrs	r3, r3, #5
 800a17c:	2001      	movs	r0, #1
 800a17e:	fa00 f202 	lsl.w	r2, r0, r2
 800a182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a186:	bf00      	nop
 800a188:	370c      	adds	r7, #12
 800a18a:	46bd      	mov	sp, r7
 800a18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a190:	4770      	bx	lr
 800a192:	bf00      	nop
 800a194:	e000e100 	.word	0xe000e100

0800a198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	4603      	mov	r3, r0
 800a1a0:	6039      	str	r1, [r7, #0]
 800a1a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a1a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	db0a      	blt.n	800a1c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	b2da      	uxtb	r2, r3
 800a1b0:	490c      	ldr	r1, [pc, #48]	@ (800a1e4 <__NVIC_SetPriority+0x4c>)
 800a1b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1b6:	0112      	lsls	r2, r2, #4
 800a1b8:	b2d2      	uxtb	r2, r2
 800a1ba:	440b      	add	r3, r1
 800a1bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a1c0:	e00a      	b.n	800a1d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	b2da      	uxtb	r2, r3
 800a1c6:	4908      	ldr	r1, [pc, #32]	@ (800a1e8 <__NVIC_SetPriority+0x50>)
 800a1c8:	79fb      	ldrb	r3, [r7, #7]
 800a1ca:	f003 030f 	and.w	r3, r3, #15
 800a1ce:	3b04      	subs	r3, #4
 800a1d0:	0112      	lsls	r2, r2, #4
 800a1d2:	b2d2      	uxtb	r2, r2
 800a1d4:	440b      	add	r3, r1
 800a1d6:	761a      	strb	r2, [r3, #24]
}
 800a1d8:	bf00      	nop
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr
 800a1e4:	e000e100 	.word	0xe000e100
 800a1e8:	e000ed00 	.word	0xe000ed00

0800a1ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b089      	sub	sp, #36	@ 0x24
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f003 0307 	and.w	r3, r3, #7
 800a1fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	f1c3 0307 	rsb	r3, r3, #7
 800a206:	2b04      	cmp	r3, #4
 800a208:	bf28      	it	cs
 800a20a:	2304      	movcs	r3, #4
 800a20c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a20e:	69fb      	ldr	r3, [r7, #28]
 800a210:	3304      	adds	r3, #4
 800a212:	2b06      	cmp	r3, #6
 800a214:	d902      	bls.n	800a21c <NVIC_EncodePriority+0x30>
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	3b03      	subs	r3, #3
 800a21a:	e000      	b.n	800a21e <NVIC_EncodePriority+0x32>
 800a21c:	2300      	movs	r3, #0
 800a21e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a220:	f04f 32ff 	mov.w	r2, #4294967295
 800a224:	69bb      	ldr	r3, [r7, #24]
 800a226:	fa02 f303 	lsl.w	r3, r2, r3
 800a22a:	43da      	mvns	r2, r3
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	401a      	ands	r2, r3
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a234:	f04f 31ff 	mov.w	r1, #4294967295
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	fa01 f303 	lsl.w	r3, r1, r3
 800a23e:	43d9      	mvns	r1, r3
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a244:	4313      	orrs	r3, r2
         );
}
 800a246:	4618      	mov	r0, r3
 800a248:	3724      	adds	r7, #36	@ 0x24
 800a24a:	46bd      	mov	sp, r7
 800a24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a250:	4770      	bx	lr
	...

0800a254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b082      	sub	sp, #8
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	3b01      	subs	r3, #1
 800a260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a264:	d301      	bcc.n	800a26a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a266:	2301      	movs	r3, #1
 800a268:	e00f      	b.n	800a28a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a26a:	4a0a      	ldr	r2, [pc, #40]	@ (800a294 <SysTick_Config+0x40>)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	3b01      	subs	r3, #1
 800a270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a272:	210f      	movs	r1, #15
 800a274:	f04f 30ff 	mov.w	r0, #4294967295
 800a278:	f7ff ff8e 	bl	800a198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a27c:	4b05      	ldr	r3, [pc, #20]	@ (800a294 <SysTick_Config+0x40>)
 800a27e:	2200      	movs	r2, #0
 800a280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a282:	4b04      	ldr	r3, [pc, #16]	@ (800a294 <SysTick_Config+0x40>)
 800a284:	2207      	movs	r2, #7
 800a286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3708      	adds	r7, #8
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	e000e010 	.word	0xe000e010

0800a298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b082      	sub	sp, #8
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f7ff ff29 	bl	800a0f8 <__NVIC_SetPriorityGrouping>
}
 800a2a6:	bf00      	nop
 800a2a8:	3708      	adds	r7, #8
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	bd80      	pop	{r7, pc}

0800a2ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a2ae:	b580      	push	{r7, lr}
 800a2b0:	b086      	sub	sp, #24
 800a2b2:	af00      	add	r7, sp, #0
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	60b9      	str	r1, [r7, #8]
 800a2b8:	607a      	str	r2, [r7, #4]
 800a2ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a2bc:	f7ff ff40 	bl	800a140 <__NVIC_GetPriorityGrouping>
 800a2c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	68b9      	ldr	r1, [r7, #8]
 800a2c6:	6978      	ldr	r0, [r7, #20]
 800a2c8:	f7ff ff90 	bl	800a1ec <NVIC_EncodePriority>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a2d2:	4611      	mov	r1, r2
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f7ff ff5f 	bl	800a198 <__NVIC_SetPriority>
}
 800a2da:	bf00      	nop
 800a2dc:	3718      	adds	r7, #24
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b082      	sub	sp, #8
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a2ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f7ff ff33 	bl	800a15c <__NVIC_EnableIRQ>
}
 800a2f6:	bf00      	nop
 800a2f8:	3708      	adds	r7, #8
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b082      	sub	sp, #8
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f7ff ffa4 	bl	800a254 <SysTick_Config>
 800a30c:	4603      	mov	r3, r0
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3708      	adds	r7, #8
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800a316:	b580      	push	{r7, lr}
 800a318:	b082      	sub	sp, #8
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	e014      	b.n	800a352 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	791b      	ldrb	r3, [r3, #4]
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d105      	bne.n	800a33e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7fa fceb 	bl	8004d14 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2202      	movs	r2, #2
 800a342:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2200      	movs	r2, #0
 800a348:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2201      	movs	r2, #1
 800a34e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800a350:	2300      	movs	r3, #0
}
 800a352:	4618      	mov	r0, r3
 800a354:	3708      	adds	r7, #8
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
	...

0800a35c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b085      	sub	sp, #20
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d101      	bne.n	800a370 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800a36c:	2301      	movs	r3, #1
 800a36e:	e056      	b.n	800a41e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	795b      	ldrb	r3, [r3, #5]
 800a374:	2b01      	cmp	r3, #1
 800a376:	d101      	bne.n	800a37c <HAL_DAC_Start+0x20>
 800a378:	2302      	movs	r3, #2
 800a37a:	e050      	b.n	800a41e <HAL_DAC_Start+0xc2>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2201      	movs	r2, #1
 800a380:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2202      	movs	r2, #2
 800a386:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	6819      	ldr	r1, [r3, #0]
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	f003 0310 	and.w	r3, r3, #16
 800a394:	2201      	movs	r2, #1
 800a396:	409a      	lsls	r2, r3
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	430a      	orrs	r2, r1
 800a39e:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a3a0:	4b22      	ldr	r3, [pc, #136]	@ (800a42c <HAL_DAC_Start+0xd0>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	099b      	lsrs	r3, r3, #6
 800a3a6:	4a22      	ldr	r2, [pc, #136]	@ (800a430 <HAL_DAC_Start+0xd4>)
 800a3a8:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ac:	099b      	lsrs	r3, r3, #6
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a3b2:	e002      	b.n	800a3ba <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	3b01      	subs	r3, #1
 800a3b8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d1f9      	bne.n	800a3b4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d10f      	bne.n	800a3e6 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d11d      	bne.n	800a410 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	685a      	ldr	r2, [r3, #4]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f042 0201 	orr.w	r2, r2, #1
 800a3e2:	605a      	str	r2, [r3, #4]
 800a3e4:	e014      	b.n	800a410 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	f003 0310 	and.w	r3, r3, #16
 800a3f6:	2102      	movs	r1, #2
 800a3f8:	fa01 f303 	lsl.w	r3, r1, r3
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d107      	bne.n	800a410 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	685a      	ldr	r2, [r3, #4]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f042 0202 	orr.w	r2, r2, #2
 800a40e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2201      	movs	r2, #1
 800a414:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2200      	movs	r2, #0
 800a41a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3714      	adds	r7, #20
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
 800a42a:	bf00      	nop
 800a42c:	20000004 	.word	0x20000004
 800a430:	053e2d63 	.word	0x053e2d63

0800a434 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800a434:	b480      	push	{r7}
 800a436:	b087      	sub	sp, #28
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	607a      	str	r2, [r7, #4]
 800a440:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800a442:	2300      	movs	r3, #0
 800a444:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d101      	bne.n	800a450 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	e018      	b.n	800a482 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d105      	bne.n	800a46e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800a462:	697a      	ldr	r2, [r7, #20]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	4413      	add	r3, r2
 800a468:	3308      	adds	r3, #8
 800a46a:	617b      	str	r3, [r7, #20]
 800a46c:	e004      	b.n	800a478 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800a46e:	697a      	ldr	r2, [r7, #20]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	4413      	add	r3, r2
 800a474:	3314      	adds	r3, #20
 800a476:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	461a      	mov	r2, r3
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800a480:	2300      	movs	r3, #0
}
 800a482:	4618      	mov	r0, r3
 800a484:	371c      	adds	r7, #28
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
	...

0800a490 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b08a      	sub	sp, #40	@ 0x28
 800a494:	af00      	add	r7, sp, #0
 800a496:	60f8      	str	r0, [r7, #12]
 800a498:	60b9      	str	r1, [r7, #8]
 800a49a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a49c:	2300      	movs	r3, #0
 800a49e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d002      	beq.n	800a4ac <HAL_DAC_ConfigChannel+0x1c>
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d101      	bne.n	800a4b0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e1a1      	b.n	800a7f4 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	795b      	ldrb	r3, [r3, #5]
 800a4ba:	2b01      	cmp	r3, #1
 800a4bc:	d101      	bne.n	800a4c2 <HAL_DAC_ConfigChannel+0x32>
 800a4be:	2302      	movs	r3, #2
 800a4c0:	e198      	b.n	800a7f4 <HAL_DAC_ConfigChannel+0x364>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2202      	movs	r2, #2
 800a4cc:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	2b04      	cmp	r3, #4
 800a4d4:	d17a      	bne.n	800a5cc <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800a4d6:	f7fe f9b1 	bl	800883c <HAL_GetTick>
 800a4da:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d13d      	bne.n	800a55e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a4e2:	e018      	b.n	800a516 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a4e4:	f7fe f9aa 	bl	800883c <HAL_GetTick>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	69bb      	ldr	r3, [r7, #24]
 800a4ec:	1ad3      	subs	r3, r2, r3
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	d911      	bls.n	800a516 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d00a      	beq.n	800a516 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	f043 0208 	orr.w	r2, r3, #8
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	2203      	movs	r2, #3
 800a510:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a512:	2303      	movs	r3, #3
 800a514:	e16e      	b.n	800a7f4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a51c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1df      	bne.n	800a4e4 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a52c:	641a      	str	r2, [r3, #64]	@ 0x40
 800a52e:	e020      	b.n	800a572 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800a530:	f7fe f984 	bl	800883c <HAL_GetTick>
 800a534:	4602      	mov	r2, r0
 800a536:	69bb      	ldr	r3, [r7, #24]
 800a538:	1ad3      	subs	r3, r2, r3
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d90f      	bls.n	800a55e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a544:	2b00      	cmp	r3, #0
 800a546:	da0a      	bge.n	800a55e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	691b      	ldr	r3, [r3, #16]
 800a54c:	f043 0208 	orr.w	r2, r3, #8
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2203      	movs	r2, #3
 800a558:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800a55a:	2303      	movs	r3, #3
 800a55c:	e14a      	b.n	800a7f4 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a564:	2b00      	cmp	r3, #0
 800a566:	dbe3      	blt.n	800a530 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	68ba      	ldr	r2, [r7, #8]
 800a56e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a570:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f003 0310 	and.w	r3, r3, #16
 800a57e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800a582:	fa01 f303 	lsl.w	r3, r1, r3
 800a586:	43db      	mvns	r3, r3
 800a588:	ea02 0103 	and.w	r1, r2, r3
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f003 0310 	and.w	r3, r3, #16
 800a596:	409a      	lsls	r2, r3
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	430a      	orrs	r2, r1
 800a59e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f003 0310 	and.w	r3, r3, #16
 800a5ac:	21ff      	movs	r1, #255	@ 0xff
 800a5ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a5b2:	43db      	mvns	r3, r3
 800a5b4:	ea02 0103 	and.w	r1, r2, r3
 800a5b8:	68bb      	ldr	r3, [r7, #8]
 800a5ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f003 0310 	and.w	r3, r3, #16
 800a5c2:	409a      	lsls	r2, r3
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	430a      	orrs	r2, r1
 800a5ca:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	69db      	ldr	r3, [r3, #28]
 800a5d0:	2b01      	cmp	r3, #1
 800a5d2:	d11d      	bne.n	800a610 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5da:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f003 0310 	and.w	r3, r3, #16
 800a5e2:	221f      	movs	r2, #31
 800a5e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5e8:	43db      	mvns	r3, r3
 800a5ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5ec:	4013      	ands	r3, r2
 800a5ee:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	6a1b      	ldr	r3, [r3, #32]
 800a5f4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f003 0310 	and.w	r3, r3, #16
 800a5fc:	697a      	ldr	r2, [r7, #20]
 800a5fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a602:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a604:	4313      	orrs	r3, r2
 800a606:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a60e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a616:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f003 0310 	and.w	r3, r3, #16
 800a61e:	2207      	movs	r2, #7
 800a620:	fa02 f303 	lsl.w	r3, r2, r3
 800a624:	43db      	mvns	r3, r3
 800a626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a628:	4013      	ands	r3, r2
 800a62a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	699b      	ldr	r3, [r3, #24]
 800a630:	2b01      	cmp	r3, #1
 800a632:	d102      	bne.n	800a63a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 800a634:	2300      	movs	r3, #0
 800a636:	623b      	str	r3, [r7, #32]
 800a638:	e00f      	b.n	800a65a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	699b      	ldr	r3, [r3, #24]
 800a63e:	2b02      	cmp	r3, #2
 800a640:	d102      	bne.n	800a648 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800a642:	2301      	movs	r3, #1
 800a644:	623b      	str	r3, [r7, #32]
 800a646:	e008      	b.n	800a65a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	695b      	ldr	r3, [r3, #20]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d102      	bne.n	800a656 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800a650:	2301      	movs	r3, #1
 800a652:	623b      	str	r3, [r7, #32]
 800a654:	e001      	b.n	800a65a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800a656:	2300      	movs	r3, #0
 800a658:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	689a      	ldr	r2, [r3, #8]
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	695b      	ldr	r3, [r3, #20]
 800a662:	4313      	orrs	r3, r2
 800a664:	6a3a      	ldr	r2, [r7, #32]
 800a666:	4313      	orrs	r3, r2
 800a668:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f003 0310 	and.w	r3, r3, #16
 800a670:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a674:	fa02 f303 	lsl.w	r3, r2, r3
 800a678:	43db      	mvns	r3, r3
 800a67a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a67c:	4013      	ands	r3, r2
 800a67e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	791b      	ldrb	r3, [r3, #4]
 800a684:	2b01      	cmp	r3, #1
 800a686:	d102      	bne.n	800a68e <HAL_DAC_ConfigChannel+0x1fe>
 800a688:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a68c:	e000      	b.n	800a690 <HAL_DAC_ConfigChannel+0x200>
 800a68e:	2300      	movs	r3, #0
 800a690:	697a      	ldr	r2, [r7, #20]
 800a692:	4313      	orrs	r3, r2
 800a694:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f003 0310 	and.w	r3, r3, #16
 800a69c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a6a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a4:	43db      	mvns	r3, r3
 800a6a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6a8:	4013      	ands	r3, r2
 800a6aa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800a6ac:	68bb      	ldr	r3, [r7, #8]
 800a6ae:	795b      	ldrb	r3, [r3, #5]
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d102      	bne.n	800a6ba <HAL_DAC_ConfigChannel+0x22a>
 800a6b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6b8:	e000      	b.n	800a6bc <HAL_DAC_ConfigChannel+0x22c>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	697a      	ldr	r2, [r7, #20]
 800a6be:	4313      	orrs	r3, r2
 800a6c0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800a6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800a6c8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a6ca:	68bb      	ldr	r3, [r7, #8]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	d114      	bne.n	800a6fc <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a6d2:	f003 ff2f 	bl	800e534 <HAL_RCC_GetHCLKFreq>
 800a6d6:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	4a48      	ldr	r2, [pc, #288]	@ (800a7fc <HAL_DAC_ConfigChannel+0x36c>)
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d904      	bls.n	800a6ea <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6e8:	e00f      	b.n	800a70a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	4a44      	ldr	r2, [pc, #272]	@ (800a800 <HAL_DAC_ConfigChannel+0x370>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d90a      	bls.n	800a708 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a6f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6fa:	e006      	b.n	800a70a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a702:	4313      	orrs	r3, r2
 800a704:	627b      	str	r3, [r7, #36]	@ 0x24
 800a706:	e000      	b.n	800a70a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800a708:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f003 0310 	and.w	r3, r3, #16
 800a710:	697a      	ldr	r2, [r7, #20]
 800a712:	fa02 f303 	lsl.w	r3, r2, r3
 800a716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a718:	4313      	orrs	r3, r2
 800a71a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a722:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	6819      	ldr	r1, [r3, #0]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f003 0310 	and.w	r3, r3, #16
 800a730:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a734:	fa02 f303 	lsl.w	r3, r2, r3
 800a738:	43da      	mvns	r2, r3
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	400a      	ands	r2, r1
 800a740:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f003 0310 	and.w	r3, r3, #16
 800a750:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800a754:	fa02 f303 	lsl.w	r3, r2, r3
 800a758:	43db      	mvns	r3, r3
 800a75a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a75c:	4013      	ands	r3, r2
 800a75e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	68db      	ldr	r3, [r3, #12]
 800a764:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f003 0310 	and.w	r3, r3, #16
 800a76c:	697a      	ldr	r2, [r7, #20]
 800a76e:	fa02 f303 	lsl.w	r3, r2, r3
 800a772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a774:	4313      	orrs	r3, r2
 800a776:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a77e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	6819      	ldr	r1, [r3, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f003 0310 	and.w	r3, r3, #16
 800a78c:	22c0      	movs	r2, #192	@ 0xc0
 800a78e:	fa02 f303 	lsl.w	r3, r2, r3
 800a792:	43da      	mvns	r2, r3
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	400a      	ands	r2, r1
 800a79a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	68db      	ldr	r3, [r3, #12]
 800a7a0:	089b      	lsrs	r3, r3, #2
 800a7a2:	f003 030f 	and.w	r3, r3, #15
 800a7a6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	691b      	ldr	r3, [r3, #16]
 800a7ac:	089b      	lsrs	r3, r3, #2
 800a7ae:	021b      	lsls	r3, r3, #8
 800a7b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a7b4:	697a      	ldr	r2, [r7, #20]
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f003 0310 	and.w	r3, r3, #16
 800a7c6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800a7ca:	fa01 f303 	lsl.w	r3, r1, r3
 800a7ce:	43db      	mvns	r3, r3
 800a7d0:	ea02 0103 	and.w	r1, r2, r3
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f003 0310 	and.w	r3, r3, #16
 800a7da:	697a      	ldr	r2, [r7, #20]
 800a7dc:	409a      	lsls	r2, r3
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	430a      	orrs	r2, r1
 800a7e4:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2201      	movs	r2, #1
 800a7ea:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800a7f2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3728      	adds	r7, #40	@ 0x28
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd80      	pop	{r7, pc}
 800a7fc:	09896800 	.word	0x09896800
 800a800:	04c4b400 	.word	0x04c4b400

0800a804 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b084      	sub	sp, #16
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d101      	bne.n	800a816 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	e08d      	b.n	800a932 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	4b47      	ldr	r3, [pc, #284]	@ (800a93c <HAL_DMA_Init+0x138>)
 800a81e:	429a      	cmp	r2, r3
 800a820:	d80f      	bhi.n	800a842 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	461a      	mov	r2, r3
 800a828:	4b45      	ldr	r3, [pc, #276]	@ (800a940 <HAL_DMA_Init+0x13c>)
 800a82a:	4413      	add	r3, r2
 800a82c:	4a45      	ldr	r2, [pc, #276]	@ (800a944 <HAL_DMA_Init+0x140>)
 800a82e:	fba2 2303 	umull	r2, r3, r2, r3
 800a832:	091b      	lsrs	r3, r3, #4
 800a834:	009a      	lsls	r2, r3, #2
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	4a42      	ldr	r2, [pc, #264]	@ (800a948 <HAL_DMA_Init+0x144>)
 800a83e:	641a      	str	r2, [r3, #64]	@ 0x40
 800a840:	e00e      	b.n	800a860 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	461a      	mov	r2, r3
 800a848:	4b40      	ldr	r3, [pc, #256]	@ (800a94c <HAL_DMA_Init+0x148>)
 800a84a:	4413      	add	r3, r2
 800a84c:	4a3d      	ldr	r2, [pc, #244]	@ (800a944 <HAL_DMA_Init+0x140>)
 800a84e:	fba2 2303 	umull	r2, r3, r2, r3
 800a852:	091b      	lsrs	r3, r3, #4
 800a854:	009a      	lsls	r2, r3, #2
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4a3c      	ldr	r2, [pc, #240]	@ (800a950 <HAL_DMA_Init+0x14c>)
 800a85e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	2202      	movs	r2, #2
 800a864:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a87a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a884:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	691b      	ldr	r3, [r3, #16]
 800a88a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a890:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	699b      	ldr	r3, [r3, #24]
 800a896:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a89c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	6a1b      	ldr	r3, [r3, #32]
 800a8a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a8a4:	68fa      	ldr	r2, [r7, #12]
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 fa76 	bl	800ada4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a8c0:	d102      	bne.n	800a8c8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a8d0:	b2d2      	uxtb	r2, r2
 800a8d2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a8dc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d010      	beq.n	800a908 <HAL_DMA_Init+0x104>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	2b04      	cmp	r3, #4
 800a8ec:	d80c      	bhi.n	800a908 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fa96 	bl	800ae20 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a900:	687a      	ldr	r2, [r7, #4]
 800a902:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a904:	605a      	str	r2, [r3, #4]
 800a906:	e008      	b.n	800a91a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2200      	movs	r2, #0
 800a90c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	2200      	movs	r2, #0
 800a912:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2200      	movs	r2, #0
 800a918:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2200      	movs	r2, #0
 800a91e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2200      	movs	r2, #0
 800a92c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a930:	2300      	movs	r3, #0
}
 800a932:	4618      	mov	r0, r3
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
 800a93a:	bf00      	nop
 800a93c:	40020407 	.word	0x40020407
 800a940:	bffdfff8 	.word	0xbffdfff8
 800a944:	cccccccd 	.word	0xcccccccd
 800a948:	40020000 	.word	0x40020000
 800a94c:	bffdfbf8 	.word	0xbffdfbf8
 800a950:	40020400 	.word	0x40020400

0800a954 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b086      	sub	sp, #24
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	607a      	str	r2, [r7, #4]
 800a960:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a962:	2300      	movs	r3, #0
 800a964:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800a96c:	2b01      	cmp	r3, #1
 800a96e:	d101      	bne.n	800a974 <HAL_DMA_Start_IT+0x20>
 800a970:	2302      	movs	r3, #2
 800a972:	e066      	b.n	800aa42 <HAL_DMA_Start_IT+0xee>
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a982:	b2db      	uxtb	r3, r3
 800a984:	2b01      	cmp	r3, #1
 800a986:	d155      	bne.n	800aa34 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	2202      	movs	r2, #2
 800a98c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2200      	movs	r2, #0
 800a994:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f022 0201 	bic.w	r2, r2, #1
 800a9a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a9a6:	683b      	ldr	r3, [r7, #0]
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	68b9      	ldr	r1, [r7, #8]
 800a9ac:	68f8      	ldr	r0, [r7, #12]
 800a9ae:	f000 f9bb 	bl	800ad28 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d008      	beq.n	800a9cc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f042 020e 	orr.w	r2, r2, #14
 800a9c8:	601a      	str	r2, [r3, #0]
 800a9ca:	e00f      	b.n	800a9ec <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681a      	ldr	r2, [r3, #0]
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f022 0204 	bic.w	r2, r2, #4
 800a9da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	681a      	ldr	r2, [r3, #0]
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f042 020a 	orr.w	r2, r2, #10
 800a9ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d007      	beq.n	800aa0a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aa08:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d007      	beq.n	800aa22 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aa20:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	681a      	ldr	r2, [r3, #0]
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f042 0201 	orr.w	r2, r2, #1
 800aa30:	601a      	str	r2, [r3, #0]
 800aa32:	e005      	b.n	800aa40 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2200      	movs	r2, #0
 800aa38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800aa40:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3718      	adds	r7, #24
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}

0800aa4a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800aa4a:	b480      	push	{r7}
 800aa4c:	b085      	sub	sp, #20
 800aa4e:	af00      	add	r7, sp, #0
 800aa50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa52:	2300      	movs	r3, #0
 800aa54:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	2b02      	cmp	r3, #2
 800aa60:	d005      	beq.n	800aa6e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2204      	movs	r2, #4
 800aa66:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800aa68:	2301      	movs	r3, #1
 800aa6a:	73fb      	strb	r3, [r7, #15]
 800aa6c:	e037      	b.n	800aade <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f022 020e 	bic.w	r2, r2, #14
 800aa7c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aa8c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f022 0201 	bic.w	r2, r2, #1
 800aa9c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aaa2:	f003 021f 	and.w	r2, r3, #31
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaaa:	2101      	movs	r1, #1
 800aaac:	fa01 f202 	lsl.w	r2, r1, r2
 800aab0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aaba:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d00c      	beq.n	800aade <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aac8:	681a      	ldr	r2, [r3, #0]
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aace:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aad2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aad8:	687a      	ldr	r2, [r7, #4]
 800aada:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aadc:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2201      	movs	r2, #1
 800aae2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800aaee:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3714      	adds	r7, #20
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafa:	4770      	bx	lr

0800aafc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d00d      	beq.n	800ab30 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2204      	movs	r2, #4
 800ab18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2201      	movs	r2, #1
 800ab1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	73fb      	strb	r3, [r7, #15]
 800ab2e:	e047      	b.n	800abc0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	681a      	ldr	r2, [r3, #0]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f022 020e 	bic.w	r2, r2, #14
 800ab3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	f022 0201 	bic.w	r2, r2, #1
 800ab4e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ab5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ab5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab64:	f003 021f 	and.w	r2, r3, #31
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab6c:	2101      	movs	r1, #1
 800ab6e:	fa01 f202 	lsl.w	r2, r1, r2
 800ab72:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ab7c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d00c      	beq.n	800aba0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab8a:	681a      	ldr	r2, [r3, #0]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ab94:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ab9e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2200      	movs	r2, #0
 800abac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d003      	beq.n	800abc0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	4798      	blx	r3
    }
  }
  return status;
 800abc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3710      	adds	r7, #16
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}

0800abca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800abca:	b580      	push	{r7, lr}
 800abcc:	b084      	sub	sp, #16
 800abce:	af00      	add	r7, sp, #0
 800abd0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abe6:	f003 031f 	and.w	r3, r3, #31
 800abea:	2204      	movs	r2, #4
 800abec:	409a      	lsls	r2, r3
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	4013      	ands	r3, r2
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d026      	beq.n	800ac44 <HAL_DMA_IRQHandler+0x7a>
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	f003 0304 	and.w	r3, r3, #4
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d021      	beq.n	800ac44 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f003 0320 	and.w	r3, r3, #32
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d107      	bne.n	800ac1e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	681a      	ldr	r2, [r3, #0]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f022 0204 	bic.w	r2, r2, #4
 800ac1c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac22:	f003 021f 	and.w	r2, r3, #31
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac2a:	2104      	movs	r1, #4
 800ac2c:	fa01 f202 	lsl.w	r2, r1, r2
 800ac30:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d071      	beq.n	800ad1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800ac42:	e06c      	b.n	800ad1e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac48:	f003 031f 	and.w	r3, r3, #31
 800ac4c:	2202      	movs	r2, #2
 800ac4e:	409a      	lsls	r2, r3
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	4013      	ands	r3, r2
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d02e      	beq.n	800acb6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	f003 0302 	and.w	r3, r3, #2
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d029      	beq.n	800acb6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	f003 0320 	and.w	r3, r3, #32
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d10b      	bne.n	800ac88 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	681a      	ldr	r2, [r3, #0]
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f022 020a 	bic.w	r2, r2, #10
 800ac7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2201      	movs	r2, #1
 800ac84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac8c:	f003 021f 	and.w	r2, r3, #31
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac94:	2102      	movs	r1, #2
 800ac96:	fa01 f202 	lsl.w	r2, r1, r2
 800ac9a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d038      	beq.n	800ad1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800acb4:	e033      	b.n	800ad1e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acba:	f003 031f 	and.w	r3, r3, #31
 800acbe:	2208      	movs	r2, #8
 800acc0:	409a      	lsls	r2, r3
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	4013      	ands	r3, r2
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d02a      	beq.n	800ad20 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	f003 0308 	and.w	r3, r3, #8
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d025      	beq.n	800ad20 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f022 020e 	bic.w	r2, r2, #14
 800ace2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ace8:	f003 021f 	and.w	r2, r3, #31
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acf0:	2101      	movs	r1, #1
 800acf2:	fa01 f202 	lsl.w	r2, r1, r2
 800acf6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2201      	movs	r2, #1
 800acfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2201      	movs	r2, #1
 800ad02:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d004      	beq.n	800ad20 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ad1e:	bf00      	nop
 800ad20:	bf00      	nop
}
 800ad22:	3710      	adds	r7, #16
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b085      	sub	sp, #20
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	60f8      	str	r0, [r7, #12]
 800ad30:	60b9      	str	r1, [r7, #8]
 800ad32:	607a      	str	r2, [r7, #4]
 800ad34:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad3a:	68fa      	ldr	r2, [r7, #12]
 800ad3c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800ad3e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d004      	beq.n	800ad52 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad4c:	68fa      	ldr	r2, [r7, #12]
 800ad4e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800ad50:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad56:	f003 021f 	and.w	r2, r3, #31
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad5e:	2101      	movs	r1, #1
 800ad60:	fa01 f202 	lsl.w	r2, r1, r2
 800ad64:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	683a      	ldr	r2, [r7, #0]
 800ad6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	689b      	ldr	r3, [r3, #8]
 800ad72:	2b10      	cmp	r3, #16
 800ad74:	d108      	bne.n	800ad88 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	68ba      	ldr	r2, [r7, #8]
 800ad84:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800ad86:	e007      	b.n	800ad98 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	68ba      	ldr	r2, [r7, #8]
 800ad8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	60da      	str	r2, [r3, #12]
}
 800ad98:	bf00      	nop
 800ad9a:	3714      	adds	r7, #20
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b087      	sub	sp, #28
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	461a      	mov	r2, r3
 800adb2:	4b16      	ldr	r3, [pc, #88]	@ (800ae0c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800adb4:	429a      	cmp	r2, r3
 800adb6:	d802      	bhi.n	800adbe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800adb8:	4b15      	ldr	r3, [pc, #84]	@ (800ae10 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800adba:	617b      	str	r3, [r7, #20]
 800adbc:	e001      	b.n	800adc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800adbe:	4b15      	ldr	r3, [pc, #84]	@ (800ae14 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800adc0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	3b08      	subs	r3, #8
 800adce:	4a12      	ldr	r2, [pc, #72]	@ (800ae18 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800add0:	fba2 2303 	umull	r2, r3, r2, r3
 800add4:	091b      	lsrs	r3, r3, #4
 800add6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800addc:	089b      	lsrs	r3, r3, #2
 800adde:	009a      	lsls	r2, r3, #2
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	4413      	add	r3, r2
 800ade4:	461a      	mov	r2, r3
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a0b      	ldr	r2, [pc, #44]	@ (800ae1c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800adee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	f003 031f 	and.w	r3, r3, #31
 800adf6:	2201      	movs	r2, #1
 800adf8:	409a      	lsls	r2, r3
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800adfe:	bf00      	nop
 800ae00:	371c      	adds	r7, #28
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr
 800ae0a:	bf00      	nop
 800ae0c:	40020407 	.word	0x40020407
 800ae10:	40020800 	.word	0x40020800
 800ae14:	40020820 	.word	0x40020820
 800ae18:	cccccccd 	.word	0xcccccccd
 800ae1c:	40020880 	.word	0x40020880

0800ae20 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b085      	sub	sp, #20
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ae30:	68fa      	ldr	r2, [r7, #12]
 800ae32:	4b0b      	ldr	r3, [pc, #44]	@ (800ae60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800ae34:	4413      	add	r3, r2
 800ae36:	009b      	lsls	r3, r3, #2
 800ae38:	461a      	mov	r2, r3
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	4a08      	ldr	r2, [pc, #32]	@ (800ae64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800ae42:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	3b01      	subs	r3, #1
 800ae48:	f003 031f 	and.w	r3, r3, #31
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	409a      	lsls	r2, r3
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800ae54:	bf00      	nop
 800ae56:	3714      	adds	r7, #20
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5e:	4770      	bx	lr
 800ae60:	1000823f 	.word	0x1000823f
 800ae64:	40020940 	.word	0x40020940

0800ae68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b087      	sub	sp, #28
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ae72:	2300      	movs	r3, #0
 800ae74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800ae76:	e15a      	b.n	800b12e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	2101      	movs	r1, #1
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	fa01 f303 	lsl.w	r3, r1, r3
 800ae84:	4013      	ands	r3, r2
 800ae86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f000 814c 	beq.w	800b128 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	f003 0303 	and.w	r3, r3, #3
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d005      	beq.n	800aea8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	685b      	ldr	r3, [r3, #4]
 800aea0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800aea4:	2b02      	cmp	r3, #2
 800aea6:	d130      	bne.n	800af0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	005b      	lsls	r3, r3, #1
 800aeb2:	2203      	movs	r2, #3
 800aeb4:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb8:	43db      	mvns	r3, r3
 800aeba:	693a      	ldr	r2, [r7, #16]
 800aebc:	4013      	ands	r3, r2
 800aebe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	68da      	ldr	r2, [r3, #12]
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	005b      	lsls	r3, r3, #1
 800aec8:	fa02 f303 	lsl.w	r3, r2, r3
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	4313      	orrs	r3, r2
 800aed0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	693a      	ldr	r2, [r7, #16]
 800aed6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aede:	2201      	movs	r2, #1
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	fa02 f303 	lsl.w	r3, r2, r3
 800aee6:	43db      	mvns	r3, r3
 800aee8:	693a      	ldr	r2, [r7, #16]
 800aeea:	4013      	ands	r3, r2
 800aeec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	091b      	lsrs	r3, r3, #4
 800aef4:	f003 0201 	and.w	r2, r3, #1
 800aef8:	697b      	ldr	r3, [r7, #20]
 800aefa:	fa02 f303 	lsl.w	r3, r2, r3
 800aefe:	693a      	ldr	r2, [r7, #16]
 800af00:	4313      	orrs	r3, r2
 800af02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	693a      	ldr	r2, [r7, #16]
 800af08:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	f003 0303 	and.w	r3, r3, #3
 800af12:	2b03      	cmp	r3, #3
 800af14:	d017      	beq.n	800af46 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	005b      	lsls	r3, r3, #1
 800af20:	2203      	movs	r2, #3
 800af22:	fa02 f303 	lsl.w	r3, r2, r3
 800af26:	43db      	mvns	r3, r3
 800af28:	693a      	ldr	r2, [r7, #16]
 800af2a:	4013      	ands	r3, r2
 800af2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	689a      	ldr	r2, [r3, #8]
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	005b      	lsls	r3, r3, #1
 800af36:	fa02 f303 	lsl.w	r3, r2, r3
 800af3a:	693a      	ldr	r2, [r7, #16]
 800af3c:	4313      	orrs	r3, r2
 800af3e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	693a      	ldr	r2, [r7, #16]
 800af44:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	f003 0303 	and.w	r3, r3, #3
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d123      	bne.n	800af9a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800af52:	697b      	ldr	r3, [r7, #20]
 800af54:	08da      	lsrs	r2, r3, #3
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	3208      	adds	r2, #8
 800af5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800af60:	697b      	ldr	r3, [r7, #20]
 800af62:	f003 0307 	and.w	r3, r3, #7
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	220f      	movs	r2, #15
 800af6a:	fa02 f303 	lsl.w	r3, r2, r3
 800af6e:	43db      	mvns	r3, r3
 800af70:	693a      	ldr	r2, [r7, #16]
 800af72:	4013      	ands	r3, r2
 800af74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	691a      	ldr	r2, [r3, #16]
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	f003 0307 	and.w	r3, r3, #7
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	fa02 f303 	lsl.w	r3, r2, r3
 800af86:	693a      	ldr	r2, [r7, #16]
 800af88:	4313      	orrs	r3, r2
 800af8a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	08da      	lsrs	r2, r3, #3
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	3208      	adds	r2, #8
 800af94:	6939      	ldr	r1, [r7, #16]
 800af96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	005b      	lsls	r3, r3, #1
 800afa4:	2203      	movs	r2, #3
 800afa6:	fa02 f303 	lsl.w	r3, r2, r3
 800afaa:	43db      	mvns	r3, r3
 800afac:	693a      	ldr	r2, [r7, #16]
 800afae:	4013      	ands	r3, r2
 800afb0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	f003 0203 	and.w	r2, r3, #3
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	005b      	lsls	r3, r3, #1
 800afbe:	fa02 f303 	lsl.w	r3, r2, r3
 800afc2:	693a      	ldr	r2, [r7, #16]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	693a      	ldr	r2, [r7, #16]
 800afcc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	f000 80a6 	beq.w	800b128 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800afdc:	4b5b      	ldr	r3, [pc, #364]	@ (800b14c <HAL_GPIO_Init+0x2e4>)
 800afde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afe0:	4a5a      	ldr	r2, [pc, #360]	@ (800b14c <HAL_GPIO_Init+0x2e4>)
 800afe2:	f043 0301 	orr.w	r3, r3, #1
 800afe6:	6613      	str	r3, [r2, #96]	@ 0x60
 800afe8:	4b58      	ldr	r3, [pc, #352]	@ (800b14c <HAL_GPIO_Init+0x2e4>)
 800afea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800afec:	f003 0301 	and.w	r3, r3, #1
 800aff0:	60bb      	str	r3, [r7, #8]
 800aff2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800aff4:	4a56      	ldr	r2, [pc, #344]	@ (800b150 <HAL_GPIO_Init+0x2e8>)
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	089b      	lsrs	r3, r3, #2
 800affa:	3302      	adds	r3, #2
 800affc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b000:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	f003 0303 	and.w	r3, r3, #3
 800b008:	009b      	lsls	r3, r3, #2
 800b00a:	220f      	movs	r2, #15
 800b00c:	fa02 f303 	lsl.w	r3, r2, r3
 800b010:	43db      	mvns	r3, r3
 800b012:	693a      	ldr	r2, [r7, #16]
 800b014:	4013      	ands	r3, r2
 800b016:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800b01e:	d01f      	beq.n	800b060 <HAL_GPIO_Init+0x1f8>
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	4a4c      	ldr	r2, [pc, #304]	@ (800b154 <HAL_GPIO_Init+0x2ec>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d019      	beq.n	800b05c <HAL_GPIO_Init+0x1f4>
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a4b      	ldr	r2, [pc, #300]	@ (800b158 <HAL_GPIO_Init+0x2f0>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d013      	beq.n	800b058 <HAL_GPIO_Init+0x1f0>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	4a4a      	ldr	r2, [pc, #296]	@ (800b15c <HAL_GPIO_Init+0x2f4>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d00d      	beq.n	800b054 <HAL_GPIO_Init+0x1ec>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	4a49      	ldr	r2, [pc, #292]	@ (800b160 <HAL_GPIO_Init+0x2f8>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d007      	beq.n	800b050 <HAL_GPIO_Init+0x1e8>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	4a48      	ldr	r2, [pc, #288]	@ (800b164 <HAL_GPIO_Init+0x2fc>)
 800b044:	4293      	cmp	r3, r2
 800b046:	d101      	bne.n	800b04c <HAL_GPIO_Init+0x1e4>
 800b048:	2305      	movs	r3, #5
 800b04a:	e00a      	b.n	800b062 <HAL_GPIO_Init+0x1fa>
 800b04c:	2306      	movs	r3, #6
 800b04e:	e008      	b.n	800b062 <HAL_GPIO_Init+0x1fa>
 800b050:	2304      	movs	r3, #4
 800b052:	e006      	b.n	800b062 <HAL_GPIO_Init+0x1fa>
 800b054:	2303      	movs	r3, #3
 800b056:	e004      	b.n	800b062 <HAL_GPIO_Init+0x1fa>
 800b058:	2302      	movs	r3, #2
 800b05a:	e002      	b.n	800b062 <HAL_GPIO_Init+0x1fa>
 800b05c:	2301      	movs	r3, #1
 800b05e:	e000      	b.n	800b062 <HAL_GPIO_Init+0x1fa>
 800b060:	2300      	movs	r3, #0
 800b062:	697a      	ldr	r2, [r7, #20]
 800b064:	f002 0203 	and.w	r2, r2, #3
 800b068:	0092      	lsls	r2, r2, #2
 800b06a:	4093      	lsls	r3, r2
 800b06c:	693a      	ldr	r2, [r7, #16]
 800b06e:	4313      	orrs	r3, r2
 800b070:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b072:	4937      	ldr	r1, [pc, #220]	@ (800b150 <HAL_GPIO_Init+0x2e8>)
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	089b      	lsrs	r3, r3, #2
 800b078:	3302      	adds	r3, #2
 800b07a:	693a      	ldr	r2, [r7, #16]
 800b07c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b080:	4b39      	ldr	r3, [pc, #228]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	43db      	mvns	r3, r3
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	4013      	ands	r3, r2
 800b08e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d003      	beq.n	800b0a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800b09c:	693a      	ldr	r2, [r7, #16]
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b0a4:	4a30      	ldr	r2, [pc, #192]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b0aa:	4b2f      	ldr	r3, [pc, #188]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	43db      	mvns	r3, r3
 800b0b4:	693a      	ldr	r2, [r7, #16]
 800b0b6:	4013      	ands	r3, r2
 800b0b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d003      	beq.n	800b0ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800b0c6:	693a      	ldr	r2, [r7, #16]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b0ce:	4a26      	ldr	r2, [pc, #152]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800b0d4:	4b24      	ldr	r3, [pc, #144]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b0d6:	685b      	ldr	r3, [r3, #4]
 800b0d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	43db      	mvns	r3, r3
 800b0de:	693a      	ldr	r2, [r7, #16]
 800b0e0:	4013      	ands	r3, r2
 800b0e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d003      	beq.n	800b0f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800b0f0:	693a      	ldr	r2, [r7, #16]
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	4313      	orrs	r3, r2
 800b0f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b0f8:	4a1b      	ldr	r2, [pc, #108]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b0fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	43db      	mvns	r3, r3
 800b108:	693a      	ldr	r2, [r7, #16]
 800b10a:	4013      	ands	r3, r2
 800b10c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b116:	2b00      	cmp	r3, #0
 800b118:	d003      	beq.n	800b122 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800b11a:	693a      	ldr	r2, [r7, #16]
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	4313      	orrs	r3, r2
 800b120:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b122:	4a11      	ldr	r2, [pc, #68]	@ (800b168 <HAL_GPIO_Init+0x300>)
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	3301      	adds	r3, #1
 800b12c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	681a      	ldr	r2, [r3, #0]
 800b132:	697b      	ldr	r3, [r7, #20]
 800b134:	fa22 f303 	lsr.w	r3, r2, r3
 800b138:	2b00      	cmp	r3, #0
 800b13a:	f47f ae9d 	bne.w	800ae78 <HAL_GPIO_Init+0x10>
  }
}
 800b13e:	bf00      	nop
 800b140:	bf00      	nop
 800b142:	371c      	adds	r7, #28
 800b144:	46bd      	mov	sp, r7
 800b146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14a:	4770      	bx	lr
 800b14c:	40021000 	.word	0x40021000
 800b150:	40010000 	.word	0x40010000
 800b154:	48000400 	.word	0x48000400
 800b158:	48000800 	.word	0x48000800
 800b15c:	48000c00 	.word	0x48000c00
 800b160:	48001000 	.word	0x48001000
 800b164:	48001400 	.word	0x48001400
 800b168:	40010400 	.word	0x40010400

0800b16c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b16c:	b480      	push	{r7}
 800b16e:	b085      	sub	sp, #20
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	460b      	mov	r3, r1
 800b176:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	691a      	ldr	r2, [r3, #16]
 800b17c:	887b      	ldrh	r3, [r7, #2]
 800b17e:	4013      	ands	r3, r2
 800b180:	2b00      	cmp	r3, #0
 800b182:	d002      	beq.n	800b18a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b184:	2301      	movs	r3, #1
 800b186:	73fb      	strb	r3, [r7, #15]
 800b188:	e001      	b.n	800b18e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b18a:	2300      	movs	r3, #0
 800b18c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr

0800b19c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b19c:	b480      	push	{r7}
 800b19e:	b083      	sub	sp, #12
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
 800b1a4:	460b      	mov	r3, r1
 800b1a6:	807b      	strh	r3, [r7, #2]
 800b1a8:	4613      	mov	r3, r2
 800b1aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b1ac:	787b      	ldrb	r3, [r7, #1]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d003      	beq.n	800b1ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b1b2:	887a      	ldrh	r2, [r7, #2]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b1b8:	e002      	b.n	800b1c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b1ba:	887a      	ldrh	r2, [r7, #2]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b1c0:	bf00      	nop
 800b1c2:	370c      	adds	r7, #12
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d101      	bne.n	800b1de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b1da:	2301      	movs	r3, #1
 800b1dc:	e08d      	b.n	800b2fa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1e4:	b2db      	uxtb	r3, r3
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d106      	bne.n	800b1f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	f7f9 fdcc 	bl	8004d90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2224      	movs	r2, #36	@ 0x24
 800b1fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	681a      	ldr	r2, [r3, #0]
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f022 0201 	bic.w	r2, r2, #1
 800b20e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	685a      	ldr	r2, [r3, #4]
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b21c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	689a      	ldr	r2, [r3, #8]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b22c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	68db      	ldr	r3, [r3, #12]
 800b232:	2b01      	cmp	r3, #1
 800b234:	d107      	bne.n	800b246 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	689a      	ldr	r2, [r3, #8]
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b242:	609a      	str	r2, [r3, #8]
 800b244:	e006      	b.n	800b254 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	689a      	ldr	r2, [r3, #8]
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b252:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	68db      	ldr	r3, [r3, #12]
 800b258:	2b02      	cmp	r3, #2
 800b25a:	d108      	bne.n	800b26e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	685a      	ldr	r2, [r3, #4]
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b26a:	605a      	str	r2, [r3, #4]
 800b26c:	e007      	b.n	800b27e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	685a      	ldr	r2, [r3, #4]
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b27c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	685b      	ldr	r3, [r3, #4]
 800b284:	687a      	ldr	r2, [r7, #4]
 800b286:	6812      	ldr	r2, [r2, #0]
 800b288:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b28c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b290:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68da      	ldr	r2, [r3, #12]
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b2a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	691a      	ldr	r2, [r3, #16]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	695b      	ldr	r3, [r3, #20]
 800b2aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	699b      	ldr	r3, [r3, #24]
 800b2b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	430a      	orrs	r2, r1
 800b2ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	69d9      	ldr	r1, [r3, #28]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	6a1a      	ldr	r2, [r3, #32]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	430a      	orrs	r2, r1
 800b2ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	681a      	ldr	r2, [r3, #0]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f042 0201 	orr.w	r2, r2, #1
 800b2da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	2220      	movs	r2, #32
 800b2e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b2f8:	2300      	movs	r3, #0
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3708      	adds	r7, #8
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
	...

0800b304 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b088      	sub	sp, #32
 800b308:	af02      	add	r7, sp, #8
 800b30a:	60f8      	str	r0, [r7, #12]
 800b30c:	607a      	str	r2, [r7, #4]
 800b30e:	461a      	mov	r2, r3
 800b310:	460b      	mov	r3, r1
 800b312:	817b      	strh	r3, [r7, #10]
 800b314:	4613      	mov	r3, r2
 800b316:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b31e:	b2db      	uxtb	r3, r3
 800b320:	2b20      	cmp	r3, #32
 800b322:	f040 80fd 	bne.w	800b520 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d101      	bne.n	800b334 <HAL_I2C_Master_Transmit+0x30>
 800b330:	2302      	movs	r3, #2
 800b332:	e0f6      	b.n	800b522 <HAL_I2C_Master_Transmit+0x21e>
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2201      	movs	r2, #1
 800b338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b33c:	f7fd fa7e 	bl	800883c <HAL_GetTick>
 800b340:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	2319      	movs	r3, #25
 800b348:	2201      	movs	r2, #1
 800b34a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b34e:	68f8      	ldr	r0, [r7, #12]
 800b350:	f000 fb72 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b354:	4603      	mov	r3, r0
 800b356:	2b00      	cmp	r3, #0
 800b358:	d001      	beq.n	800b35e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b35a:	2301      	movs	r3, #1
 800b35c:	e0e1      	b.n	800b522 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2221      	movs	r2, #33	@ 0x21
 800b362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2210      	movs	r2, #16
 800b36a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	893a      	ldrh	r2, [r7, #8]
 800b37e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	2200      	movs	r2, #0
 800b384:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	2bff      	cmp	r3, #255	@ 0xff
 800b38e:	d906      	bls.n	800b39e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	22ff      	movs	r2, #255	@ 0xff
 800b394:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800b396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b39a:	617b      	str	r3, [r7, #20]
 800b39c:	e007      	b.n	800b3ae <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3a2:	b29a      	uxth	r2, r3
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b3a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b3ac:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d024      	beq.n	800b400 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ba:	781a      	ldrb	r2, [r3, #0]
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3c6:	1c5a      	adds	r2, r3, #1
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	3b01      	subs	r3, #1
 800b3d4:	b29a      	uxth	r2, r3
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3de:	3b01      	subs	r3, #1
 800b3e0:	b29a      	uxth	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	3301      	adds	r3, #1
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	8979      	ldrh	r1, [r7, #10]
 800b3f2:	4b4e      	ldr	r3, [pc, #312]	@ (800b52c <HAL_I2C_Master_Transmit+0x228>)
 800b3f4:	9300      	str	r3, [sp, #0]
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f000 fd6d 	bl	800bed8 <I2C_TransferConfig>
 800b3fe:	e066      	b.n	800b4ce <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b404:	b2da      	uxtb	r2, r3
 800b406:	8979      	ldrh	r1, [r7, #10]
 800b408:	4b48      	ldr	r3, [pc, #288]	@ (800b52c <HAL_I2C_Master_Transmit+0x228>)
 800b40a:	9300      	str	r3, [sp, #0]
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	f000 fd62 	bl	800bed8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800b414:	e05b      	b.n	800b4ce <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b416:	693a      	ldr	r2, [r7, #16]
 800b418:	6a39      	ldr	r1, [r7, #32]
 800b41a:	68f8      	ldr	r0, [r7, #12]
 800b41c:	f000 fb65 	bl	800baea <I2C_WaitOnTXISFlagUntilTimeout>
 800b420:	4603      	mov	r3, r0
 800b422:	2b00      	cmp	r3, #0
 800b424:	d001      	beq.n	800b42a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800b426:	2301      	movs	r3, #1
 800b428:	e07b      	b.n	800b522 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b42e:	781a      	ldrb	r2, [r3, #0]
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b43a:	1c5a      	adds	r2, r3, #1
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b444:	b29b      	uxth	r3, r3
 800b446:	3b01      	subs	r3, #1
 800b448:	b29a      	uxth	r2, r3
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b452:	3b01      	subs	r3, #1
 800b454:	b29a      	uxth	r2, r3
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b45e:	b29b      	uxth	r3, r3
 800b460:	2b00      	cmp	r3, #0
 800b462:	d034      	beq.n	800b4ce <HAL_I2C_Master_Transmit+0x1ca>
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d130      	bne.n	800b4ce <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	6a3b      	ldr	r3, [r7, #32]
 800b472:	2200      	movs	r2, #0
 800b474:	2180      	movs	r1, #128	@ 0x80
 800b476:	68f8      	ldr	r0, [r7, #12]
 800b478:	f000 fade 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b47c:	4603      	mov	r3, r0
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d001      	beq.n	800b486 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800b482:	2301      	movs	r3, #1
 800b484:	e04d      	b.n	800b522 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	2bff      	cmp	r3, #255	@ 0xff
 800b48e:	d90e      	bls.n	800b4ae <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	22ff      	movs	r2, #255	@ 0xff
 800b494:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b49a:	b2da      	uxtb	r2, r3
 800b49c:	8979      	ldrh	r1, [r7, #10]
 800b49e:	2300      	movs	r3, #0
 800b4a0:	9300      	str	r3, [sp, #0]
 800b4a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b4a6:	68f8      	ldr	r0, [r7, #12]
 800b4a8:	f000 fd16 	bl	800bed8 <I2C_TransferConfig>
 800b4ac:	e00f      	b.n	800b4ce <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4b2:	b29a      	uxth	r2, r3
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b4bc:	b2da      	uxtb	r2, r3
 800b4be:	8979      	ldrh	r1, [r7, #10]
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	9300      	str	r3, [sp, #0]
 800b4c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b4c8:	68f8      	ldr	r0, [r7, #12]
 800b4ca:	f000 fd05 	bl	800bed8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4d2:	b29b      	uxth	r3, r3
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d19e      	bne.n	800b416 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b4d8:	693a      	ldr	r2, [r7, #16]
 800b4da:	6a39      	ldr	r1, [r7, #32]
 800b4dc:	68f8      	ldr	r0, [r7, #12]
 800b4de:	f000 fb4b 	bl	800bb78 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d001      	beq.n	800b4ec <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800b4e8:	2301      	movs	r3, #1
 800b4ea:	e01a      	b.n	800b522 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2220      	movs	r2, #32
 800b4f2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	6859      	ldr	r1, [r3, #4]
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681a      	ldr	r2, [r3, #0]
 800b4fe:	4b0c      	ldr	r3, [pc, #48]	@ (800b530 <HAL_I2C_Master_Transmit+0x22c>)
 800b500:	400b      	ands	r3, r1
 800b502:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2220      	movs	r2, #32
 800b508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	2200      	movs	r2, #0
 800b510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	2200      	movs	r2, #0
 800b518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b51c:	2300      	movs	r3, #0
 800b51e:	e000      	b.n	800b522 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800b520:	2302      	movs	r3, #2
  }
}
 800b522:	4618      	mov	r0, r3
 800b524:	3718      	adds	r7, #24
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop
 800b52c:	80002000 	.word	0x80002000
 800b530:	fe00e800 	.word	0xfe00e800

0800b534 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b088      	sub	sp, #32
 800b538:	af02      	add	r7, sp, #8
 800b53a:	60f8      	str	r0, [r7, #12]
 800b53c:	607a      	str	r2, [r7, #4]
 800b53e:	461a      	mov	r2, r3
 800b540:	460b      	mov	r3, r1
 800b542:	817b      	strh	r3, [r7, #10]
 800b544:	4613      	mov	r3, r2
 800b546:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b54e:	b2db      	uxtb	r3, r3
 800b550:	2b20      	cmp	r3, #32
 800b552:	f040 80db 	bne.w	800b70c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b55c:	2b01      	cmp	r3, #1
 800b55e:	d101      	bne.n	800b564 <HAL_I2C_Master_Receive+0x30>
 800b560:	2302      	movs	r3, #2
 800b562:	e0d4      	b.n	800b70e <HAL_I2C_Master_Receive+0x1da>
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	2201      	movs	r2, #1
 800b568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b56c:	f7fd f966 	bl	800883c <HAL_GetTick>
 800b570:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	9300      	str	r3, [sp, #0]
 800b576:	2319      	movs	r3, #25
 800b578:	2201      	movs	r2, #1
 800b57a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b57e:	68f8      	ldr	r0, [r7, #12]
 800b580:	f000 fa5a 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b584:	4603      	mov	r3, r0
 800b586:	2b00      	cmp	r3, #0
 800b588:	d001      	beq.n	800b58e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b58a:	2301      	movs	r3, #1
 800b58c:	e0bf      	b.n	800b70e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2222      	movs	r2, #34	@ 0x22
 800b592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	2210      	movs	r2, #16
 800b59a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	893a      	ldrh	r2, [r7, #8]
 800b5ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5ba:	b29b      	uxth	r3, r3
 800b5bc:	2bff      	cmp	r3, #255	@ 0xff
 800b5be:	d90e      	bls.n	800b5de <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	22ff      	movs	r2, #255	@ 0xff
 800b5c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5ca:	b2da      	uxtb	r2, r3
 800b5cc:	8979      	ldrh	r1, [r7, #10]
 800b5ce:	4b52      	ldr	r3, [pc, #328]	@ (800b718 <HAL_I2C_Master_Receive+0x1e4>)
 800b5d0:	9300      	str	r3, [sp, #0]
 800b5d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b5d6:	68f8      	ldr	r0, [r7, #12]
 800b5d8:	f000 fc7e 	bl	800bed8 <I2C_TransferConfig>
 800b5dc:	e06d      	b.n	800b6ba <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5e2:	b29a      	uxth	r2, r3
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5ec:	b2da      	uxtb	r2, r3
 800b5ee:	8979      	ldrh	r1, [r7, #10]
 800b5f0:	4b49      	ldr	r3, [pc, #292]	@ (800b718 <HAL_I2C_Master_Receive+0x1e4>)
 800b5f2:	9300      	str	r3, [sp, #0]
 800b5f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b5f8:	68f8      	ldr	r0, [r7, #12]
 800b5fa:	f000 fc6d 	bl	800bed8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800b5fe:	e05c      	b.n	800b6ba <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b600:	697a      	ldr	r2, [r7, #20]
 800b602:	6a39      	ldr	r1, [r7, #32]
 800b604:	68f8      	ldr	r0, [r7, #12]
 800b606:	f000 fafb 	bl	800bc00 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b60a:	4603      	mov	r3, r0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d001      	beq.n	800b614 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b610:	2301      	movs	r3, #1
 800b612:	e07c      	b.n	800b70e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b61e:	b2d2      	uxtb	r2, r2
 800b620:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b626:	1c5a      	adds	r2, r3, #1
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b630:	3b01      	subs	r3, #1
 800b632:	b29a      	uxth	r2, r3
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b63c:	b29b      	uxth	r3, r3
 800b63e:	3b01      	subs	r3, #1
 800b640:	b29a      	uxth	r2, r3
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d034      	beq.n	800b6ba <HAL_I2C_Master_Receive+0x186>
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b654:	2b00      	cmp	r3, #0
 800b656:	d130      	bne.n	800b6ba <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	9300      	str	r3, [sp, #0]
 800b65c:	6a3b      	ldr	r3, [r7, #32]
 800b65e:	2200      	movs	r2, #0
 800b660:	2180      	movs	r1, #128	@ 0x80
 800b662:	68f8      	ldr	r0, [r7, #12]
 800b664:	f000 f9e8 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b668:	4603      	mov	r3, r0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d001      	beq.n	800b672 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b66e:	2301      	movs	r3, #1
 800b670:	e04d      	b.n	800b70e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b676:	b29b      	uxth	r3, r3
 800b678:	2bff      	cmp	r3, #255	@ 0xff
 800b67a:	d90e      	bls.n	800b69a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	22ff      	movs	r2, #255	@ 0xff
 800b680:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b686:	b2da      	uxtb	r2, r3
 800b688:	8979      	ldrh	r1, [r7, #10]
 800b68a:	2300      	movs	r3, #0
 800b68c:	9300      	str	r3, [sp, #0]
 800b68e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	f000 fc20 	bl	800bed8 <I2C_TransferConfig>
 800b698:	e00f      	b.n	800b6ba <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b69e:	b29a      	uxth	r2, r3
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b6a8:	b2da      	uxtb	r2, r3
 800b6aa:	8979      	ldrh	r1, [r7, #10]
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	9300      	str	r3, [sp, #0]
 800b6b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b6b4:	68f8      	ldr	r0, [r7, #12]
 800b6b6:	f000 fc0f 	bl	800bed8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6be:	b29b      	uxth	r3, r3
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d19d      	bne.n	800b600 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b6c4:	697a      	ldr	r2, [r7, #20]
 800b6c6:	6a39      	ldr	r1, [r7, #32]
 800b6c8:	68f8      	ldr	r0, [r7, #12]
 800b6ca:	f000 fa55 	bl	800bb78 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d001      	beq.n	800b6d8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e01a      	b.n	800b70e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	2220      	movs	r2, #32
 800b6de:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	6859      	ldr	r1, [r3, #4]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	4b0c      	ldr	r3, [pc, #48]	@ (800b71c <HAL_I2C_Master_Receive+0x1e8>)
 800b6ec:	400b      	ands	r3, r1
 800b6ee:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	2220      	movs	r2, #32
 800b6f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2200      	movs	r2, #0
 800b704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b708:	2300      	movs	r3, #0
 800b70a:	e000      	b.n	800b70e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b70c:	2302      	movs	r3, #2
  }
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3718      	adds	r7, #24
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	80002400 	.word	0x80002400
 800b71c:	fe00e800 	.word	0xfe00e800

0800b720 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b088      	sub	sp, #32
 800b724:	af02      	add	r7, sp, #8
 800b726:	60f8      	str	r0, [r7, #12]
 800b728:	4608      	mov	r0, r1
 800b72a:	4611      	mov	r1, r2
 800b72c:	461a      	mov	r2, r3
 800b72e:	4603      	mov	r3, r0
 800b730:	817b      	strh	r3, [r7, #10]
 800b732:	460b      	mov	r3, r1
 800b734:	813b      	strh	r3, [r7, #8]
 800b736:	4613      	mov	r3, r2
 800b738:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b740:	b2db      	uxtb	r3, r3
 800b742:	2b20      	cmp	r3, #32
 800b744:	f040 80f9 	bne.w	800b93a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b748:	6a3b      	ldr	r3, [r7, #32]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d002      	beq.n	800b754 <HAL_I2C_Mem_Write+0x34>
 800b74e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b750:	2b00      	cmp	r3, #0
 800b752:	d105      	bne.n	800b760 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b75a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b75c:	2301      	movs	r3, #1
 800b75e:	e0ed      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b766:	2b01      	cmp	r3, #1
 800b768:	d101      	bne.n	800b76e <HAL_I2C_Mem_Write+0x4e>
 800b76a:	2302      	movs	r3, #2
 800b76c:	e0e6      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2201      	movs	r2, #1
 800b772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b776:	f7fd f861 	bl	800883c <HAL_GetTick>
 800b77a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b77c:	697b      	ldr	r3, [r7, #20]
 800b77e:	9300      	str	r3, [sp, #0]
 800b780:	2319      	movs	r3, #25
 800b782:	2201      	movs	r2, #1
 800b784:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b788:	68f8      	ldr	r0, [r7, #12]
 800b78a:	f000 f955 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b78e:	4603      	mov	r3, r0
 800b790:	2b00      	cmp	r3, #0
 800b792:	d001      	beq.n	800b798 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b794:	2301      	movs	r3, #1
 800b796:	e0d1      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2221      	movs	r2, #33	@ 0x21
 800b79c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2240      	movs	r2, #64	@ 0x40
 800b7a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	6a3a      	ldr	r2, [r7, #32]
 800b7b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b7b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b7c0:	88f8      	ldrh	r0, [r7, #6]
 800b7c2:	893a      	ldrh	r2, [r7, #8]
 800b7c4:	8979      	ldrh	r1, [r7, #10]
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	9301      	str	r3, [sp, #4]
 800b7ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7cc:	9300      	str	r3, [sp, #0]
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f000 f8b9 	bl	800b948 <I2C_RequestMemoryWrite>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d005      	beq.n	800b7e8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	e0a9      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	2bff      	cmp	r3, #255	@ 0xff
 800b7f0:	d90e      	bls.n	800b810 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	22ff      	movs	r2, #255	@ 0xff
 800b7f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7fc:	b2da      	uxtb	r2, r3
 800b7fe:	8979      	ldrh	r1, [r7, #10]
 800b800:	2300      	movs	r3, #0
 800b802:	9300      	str	r3, [sp, #0]
 800b804:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b808:	68f8      	ldr	r0, [r7, #12]
 800b80a:	f000 fb65 	bl	800bed8 <I2C_TransferConfig>
 800b80e:	e00f      	b.n	800b830 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b814:	b29a      	uxth	r2, r3
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b81e:	b2da      	uxtb	r2, r3
 800b820:	8979      	ldrh	r1, [r7, #10]
 800b822:	2300      	movs	r3, #0
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b82a:	68f8      	ldr	r0, [r7, #12]
 800b82c:	f000 fb54 	bl	800bed8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b830:	697a      	ldr	r2, [r7, #20]
 800b832:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b834:	68f8      	ldr	r0, [r7, #12]
 800b836:	f000 f958 	bl	800baea <I2C_WaitOnTXISFlagUntilTimeout>
 800b83a:	4603      	mov	r3, r0
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d001      	beq.n	800b844 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b840:	2301      	movs	r3, #1
 800b842:	e07b      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b848:	781a      	ldrb	r2, [r3, #0]
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b854:	1c5a      	adds	r2, r3, #1
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b85e:	b29b      	uxth	r3, r3
 800b860:	3b01      	subs	r3, #1
 800b862:	b29a      	uxth	r2, r3
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b86c:	3b01      	subs	r3, #1
 800b86e:	b29a      	uxth	r2, r3
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b878:	b29b      	uxth	r3, r3
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d034      	beq.n	800b8e8 <HAL_I2C_Mem_Write+0x1c8>
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b882:	2b00      	cmp	r3, #0
 800b884:	d130      	bne.n	800b8e8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	9300      	str	r3, [sp, #0]
 800b88a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b88c:	2200      	movs	r2, #0
 800b88e:	2180      	movs	r1, #128	@ 0x80
 800b890:	68f8      	ldr	r0, [r7, #12]
 800b892:	f000 f8d1 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d001      	beq.n	800b8a0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b89c:	2301      	movs	r3, #1
 800b89e:	e04d      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	2bff      	cmp	r3, #255	@ 0xff
 800b8a8:	d90e      	bls.n	800b8c8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	22ff      	movs	r2, #255	@ 0xff
 800b8ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8b4:	b2da      	uxtb	r2, r3
 800b8b6:	8979      	ldrh	r1, [r7, #10]
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	9300      	str	r3, [sp, #0]
 800b8bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b8c0:	68f8      	ldr	r0, [r7, #12]
 800b8c2:	f000 fb09 	bl	800bed8 <I2C_TransferConfig>
 800b8c6:	e00f      	b.n	800b8e8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8cc:	b29a      	uxth	r2, r3
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b8d6:	b2da      	uxtb	r2, r3
 800b8d8:	8979      	ldrh	r1, [r7, #10]
 800b8da:	2300      	movs	r3, #0
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	f000 faf8 	bl	800bed8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d19e      	bne.n	800b830 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b8f2:	697a      	ldr	r2, [r7, #20]
 800b8f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8f6:	68f8      	ldr	r0, [r7, #12]
 800b8f8:	f000 f93e 	bl	800bb78 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d001      	beq.n	800b906 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b902:	2301      	movs	r3, #1
 800b904:	e01a      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2220      	movs	r2, #32
 800b90c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	6859      	ldr	r1, [r3, #4]
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	681a      	ldr	r2, [r3, #0]
 800b918:	4b0a      	ldr	r3, [pc, #40]	@ (800b944 <HAL_I2C_Mem_Write+0x224>)
 800b91a:	400b      	ands	r3, r1
 800b91c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	2220      	movs	r2, #32
 800b922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2200      	movs	r2, #0
 800b92a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	2200      	movs	r2, #0
 800b932:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b936:	2300      	movs	r3, #0
 800b938:	e000      	b.n	800b93c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b93a:	2302      	movs	r3, #2
  }
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3718      	adds	r7, #24
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}
 800b944:	fe00e800 	.word	0xfe00e800

0800b948 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b086      	sub	sp, #24
 800b94c:	af02      	add	r7, sp, #8
 800b94e:	60f8      	str	r0, [r7, #12]
 800b950:	4608      	mov	r0, r1
 800b952:	4611      	mov	r1, r2
 800b954:	461a      	mov	r2, r3
 800b956:	4603      	mov	r3, r0
 800b958:	817b      	strh	r3, [r7, #10]
 800b95a:	460b      	mov	r3, r1
 800b95c:	813b      	strh	r3, [r7, #8]
 800b95e:	4613      	mov	r3, r2
 800b960:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b962:	88fb      	ldrh	r3, [r7, #6]
 800b964:	b2da      	uxtb	r2, r3
 800b966:	8979      	ldrh	r1, [r7, #10]
 800b968:	4b20      	ldr	r3, [pc, #128]	@ (800b9ec <I2C_RequestMemoryWrite+0xa4>)
 800b96a:	9300      	str	r3, [sp, #0]
 800b96c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b970:	68f8      	ldr	r0, [r7, #12]
 800b972:	f000 fab1 	bl	800bed8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b976:	69fa      	ldr	r2, [r7, #28]
 800b978:	69b9      	ldr	r1, [r7, #24]
 800b97a:	68f8      	ldr	r0, [r7, #12]
 800b97c:	f000 f8b5 	bl	800baea <I2C_WaitOnTXISFlagUntilTimeout>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d001      	beq.n	800b98a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b986:	2301      	movs	r3, #1
 800b988:	e02c      	b.n	800b9e4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b98a:	88fb      	ldrh	r3, [r7, #6]
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d105      	bne.n	800b99c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b990:	893b      	ldrh	r3, [r7, #8]
 800b992:	b2da      	uxtb	r2, r3
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	629a      	str	r2, [r3, #40]	@ 0x28
 800b99a:	e015      	b.n	800b9c8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b99c:	893b      	ldrh	r3, [r7, #8]
 800b99e:	0a1b      	lsrs	r3, r3, #8
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	b2da      	uxtb	r2, r3
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b9aa:	69fa      	ldr	r2, [r7, #28]
 800b9ac:	69b9      	ldr	r1, [r7, #24]
 800b9ae:	68f8      	ldr	r0, [r7, #12]
 800b9b0:	f000 f89b 	bl	800baea <I2C_WaitOnTXISFlagUntilTimeout>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d001      	beq.n	800b9be <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	e012      	b.n	800b9e4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b9be:	893b      	ldrh	r3, [r7, #8]
 800b9c0:	b2da      	uxtb	r2, r3
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b9c8:	69fb      	ldr	r3, [r7, #28]
 800b9ca:	9300      	str	r3, [sp, #0]
 800b9cc:	69bb      	ldr	r3, [r7, #24]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	2180      	movs	r1, #128	@ 0x80
 800b9d2:	68f8      	ldr	r0, [r7, #12]
 800b9d4:	f000 f830 	bl	800ba38 <I2C_WaitOnFlagUntilTimeout>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d001      	beq.n	800b9e2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b9de:	2301      	movs	r3, #1
 800b9e0:	e000      	b.n	800b9e4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b9e2:	2300      	movs	r3, #0
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	3710      	adds	r7, #16
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}
 800b9ec:	80002000 	.word	0x80002000

0800b9f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b083      	sub	sp, #12
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	699b      	ldr	r3, [r3, #24]
 800b9fe:	f003 0302 	and.w	r3, r3, #2
 800ba02:	2b02      	cmp	r3, #2
 800ba04:	d103      	bne.n	800ba0e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	699b      	ldr	r3, [r3, #24]
 800ba14:	f003 0301 	and.w	r3, r3, #1
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d007      	beq.n	800ba2c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	699a      	ldr	r2, [r3, #24]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f042 0201 	orr.w	r2, r2, #1
 800ba2a:	619a      	str	r2, [r3, #24]
  }
}
 800ba2c:	bf00      	nop
 800ba2e:	370c      	adds	r7, #12
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	60f8      	str	r0, [r7, #12]
 800ba40:	60b9      	str	r1, [r7, #8]
 800ba42:	603b      	str	r3, [r7, #0]
 800ba44:	4613      	mov	r3, r2
 800ba46:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ba48:	e03b      	b.n	800bac2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ba4a:	69ba      	ldr	r2, [r7, #24]
 800ba4c:	6839      	ldr	r1, [r7, #0]
 800ba4e:	68f8      	ldr	r0, [r7, #12]
 800ba50:	f000 f962 	bl	800bd18 <I2C_IsErrorOccurred>
 800ba54:	4603      	mov	r3, r0
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d001      	beq.n	800ba5e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	e041      	b.n	800bae2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba64:	d02d      	beq.n	800bac2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba66:	f7fc fee9 	bl	800883c <HAL_GetTick>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	69bb      	ldr	r3, [r7, #24]
 800ba6e:	1ad3      	subs	r3, r2, r3
 800ba70:	683a      	ldr	r2, [r7, #0]
 800ba72:	429a      	cmp	r2, r3
 800ba74:	d302      	bcc.n	800ba7c <I2C_WaitOnFlagUntilTimeout+0x44>
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d122      	bne.n	800bac2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	699a      	ldr	r2, [r3, #24]
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	4013      	ands	r3, r2
 800ba86:	68ba      	ldr	r2, [r7, #8]
 800ba88:	429a      	cmp	r2, r3
 800ba8a:	bf0c      	ite	eq
 800ba8c:	2301      	moveq	r3, #1
 800ba8e:	2300      	movne	r3, #0
 800ba90:	b2db      	uxtb	r3, r3
 800ba92:	461a      	mov	r2, r3
 800ba94:	79fb      	ldrb	r3, [r7, #7]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d113      	bne.n	800bac2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba9e:	f043 0220 	orr.w	r2, r3, #32
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	2220      	movs	r2, #32
 800baaa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2200      	movs	r2, #0
 800bab2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2200      	movs	r2, #0
 800baba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800babe:	2301      	movs	r3, #1
 800bac0:	e00f      	b.n	800bae2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	699a      	ldr	r2, [r3, #24]
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	4013      	ands	r3, r2
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	429a      	cmp	r2, r3
 800bad0:	bf0c      	ite	eq
 800bad2:	2301      	moveq	r3, #1
 800bad4:	2300      	movne	r3, #0
 800bad6:	b2db      	uxtb	r3, r3
 800bad8:	461a      	mov	r2, r3
 800bada:	79fb      	ldrb	r3, [r7, #7]
 800badc:	429a      	cmp	r2, r3
 800bade:	d0b4      	beq.n	800ba4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bae0:	2300      	movs	r3, #0
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3710      	adds	r7, #16
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}

0800baea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800baea:	b580      	push	{r7, lr}
 800baec:	b084      	sub	sp, #16
 800baee:	af00      	add	r7, sp, #0
 800baf0:	60f8      	str	r0, [r7, #12]
 800baf2:	60b9      	str	r1, [r7, #8]
 800baf4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800baf6:	e033      	b.n	800bb60 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800baf8:	687a      	ldr	r2, [r7, #4]
 800bafa:	68b9      	ldr	r1, [r7, #8]
 800bafc:	68f8      	ldr	r0, [r7, #12]
 800bafe:	f000 f90b 	bl	800bd18 <I2C_IsErrorOccurred>
 800bb02:	4603      	mov	r3, r0
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d001      	beq.n	800bb0c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e031      	b.n	800bb70 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb0c:	68bb      	ldr	r3, [r7, #8]
 800bb0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb12:	d025      	beq.n	800bb60 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb14:	f7fc fe92 	bl	800883c <HAL_GetTick>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	1ad3      	subs	r3, r2, r3
 800bb1e:	68ba      	ldr	r2, [r7, #8]
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d302      	bcc.n	800bb2a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d11a      	bne.n	800bb60 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	699b      	ldr	r3, [r3, #24]
 800bb30:	f003 0302 	and.w	r3, r3, #2
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d013      	beq.n	800bb60 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb3c:	f043 0220 	orr.w	r2, r3, #32
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2220      	movs	r2, #32
 800bb48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2200      	movs	r2, #0
 800bb58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	e007      	b.n	800bb70 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	699b      	ldr	r3, [r3, #24]
 800bb66:	f003 0302 	and.w	r3, r3, #2
 800bb6a:	2b02      	cmp	r3, #2
 800bb6c:	d1c4      	bne.n	800baf8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bb6e:	2300      	movs	r3, #0
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3710      	adds	r7, #16
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b084      	sub	sp, #16
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bb84:	e02f      	b.n	800bbe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bb86:	687a      	ldr	r2, [r7, #4]
 800bb88:	68b9      	ldr	r1, [r7, #8]
 800bb8a:	68f8      	ldr	r0, [r7, #12]
 800bb8c:	f000 f8c4 	bl	800bd18 <I2C_IsErrorOccurred>
 800bb90:	4603      	mov	r3, r0
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d001      	beq.n	800bb9a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bb96:	2301      	movs	r3, #1
 800bb98:	e02d      	b.n	800bbf6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb9a:	f7fc fe4f 	bl	800883c <HAL_GetTick>
 800bb9e:	4602      	mov	r2, r0
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	1ad3      	subs	r3, r2, r3
 800bba4:	68ba      	ldr	r2, [r7, #8]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d302      	bcc.n	800bbb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d11a      	bne.n	800bbe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	699b      	ldr	r3, [r3, #24]
 800bbb6:	f003 0320 	and.w	r3, r3, #32
 800bbba:	2b20      	cmp	r3, #32
 800bbbc:	d013      	beq.n	800bbe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbc2:	f043 0220 	orr.w	r2, r3, #32
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2220      	movs	r2, #32
 800bbce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e007      	b.n	800bbf6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	699b      	ldr	r3, [r3, #24]
 800bbec:	f003 0320 	and.w	r3, r3, #32
 800bbf0:	2b20      	cmp	r3, #32
 800bbf2:	d1c8      	bne.n	800bb86 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
	...

0800bc00 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b086      	sub	sp, #24
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	60f8      	str	r0, [r7, #12]
 800bc08:	60b9      	str	r1, [r7, #8]
 800bc0a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800bc10:	e071      	b.n	800bcf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bc12:	687a      	ldr	r2, [r7, #4]
 800bc14:	68b9      	ldr	r1, [r7, #8]
 800bc16:	68f8      	ldr	r0, [r7, #12]
 800bc18:	f000 f87e 	bl	800bd18 <I2C_IsErrorOccurred>
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d001      	beq.n	800bc26 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800bc22:	2301      	movs	r3, #1
 800bc24:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	699b      	ldr	r3, [r3, #24]
 800bc2c:	f003 0320 	and.w	r3, r3, #32
 800bc30:	2b20      	cmp	r3, #32
 800bc32:	d13b      	bne.n	800bcac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800bc34:	7dfb      	ldrb	r3, [r7, #23]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d138      	bne.n	800bcac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	699b      	ldr	r3, [r3, #24]
 800bc40:	f003 0304 	and.w	r3, r3, #4
 800bc44:	2b04      	cmp	r3, #4
 800bc46:	d105      	bne.n	800bc54 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d001      	beq.n	800bc54 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800bc50:	2300      	movs	r3, #0
 800bc52:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	699b      	ldr	r3, [r3, #24]
 800bc5a:	f003 0310 	and.w	r3, r3, #16
 800bc5e:	2b10      	cmp	r3, #16
 800bc60:	d121      	bne.n	800bca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	2210      	movs	r2, #16
 800bc68:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	2204      	movs	r2, #4
 800bc6e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2220      	movs	r2, #32
 800bc76:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	6859      	ldr	r1, [r3, #4]
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	4b24      	ldr	r3, [pc, #144]	@ (800bd14 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800bc84:	400b      	ands	r3, r1
 800bc86:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	2220      	movs	r2, #32
 800bc8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	2200      	movs	r2, #0
 800bc94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800bca0:	2301      	movs	r3, #1
 800bca2:	75fb      	strb	r3, [r7, #23]
 800bca4:	e002      	b.n	800bcac <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800bcac:	f7fc fdc6 	bl	800883c <HAL_GetTick>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	1ad3      	subs	r3, r2, r3
 800bcb6:	68ba      	ldr	r2, [r7, #8]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	d302      	bcc.n	800bcc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d119      	bne.n	800bcf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800bcc2:	7dfb      	ldrb	r3, [r7, #23]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d116      	bne.n	800bcf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	699b      	ldr	r3, [r3, #24]
 800bcce:	f003 0304 	and.w	r3, r3, #4
 800bcd2:	2b04      	cmp	r3, #4
 800bcd4:	d00f      	beq.n	800bcf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcda:	f043 0220 	orr.w	r2, r3, #32
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2220      	movs	r2, #32
 800bce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2200      	movs	r2, #0
 800bcee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	699b      	ldr	r3, [r3, #24]
 800bcfc:	f003 0304 	and.w	r3, r3, #4
 800bd00:	2b04      	cmp	r3, #4
 800bd02:	d002      	beq.n	800bd0a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800bd04:	7dfb      	ldrb	r3, [r7, #23]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d083      	beq.n	800bc12 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800bd0a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	3718      	adds	r7, #24
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}
 800bd14:	fe00e800 	.word	0xfe00e800

0800bd18 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b08a      	sub	sp, #40	@ 0x28
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	60f8      	str	r0, [r7, #12]
 800bd20:	60b9      	str	r1, [r7, #8]
 800bd22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd24:	2300      	movs	r3, #0
 800bd26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	699b      	ldr	r3, [r3, #24]
 800bd30:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800bd32:	2300      	movs	r3, #0
 800bd34:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800bd3a:	69bb      	ldr	r3, [r7, #24]
 800bd3c:	f003 0310 	and.w	r3, r3, #16
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d068      	beq.n	800be16 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	2210      	movs	r2, #16
 800bd4a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bd4c:	e049      	b.n	800bde2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd54:	d045      	beq.n	800bde2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bd56:	f7fc fd71 	bl	800883c <HAL_GetTick>
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	69fb      	ldr	r3, [r7, #28]
 800bd5e:	1ad3      	subs	r3, r2, r3
 800bd60:	68ba      	ldr	r2, [r7, #8]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d302      	bcc.n	800bd6c <I2C_IsErrorOccurred+0x54>
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d13a      	bne.n	800bde2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	685b      	ldr	r3, [r3, #4]
 800bd72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd76:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bd7e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	699b      	ldr	r3, [r3, #24]
 800bd86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bd8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bd8e:	d121      	bne.n	800bdd4 <I2C_IsErrorOccurred+0xbc>
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bd96:	d01d      	beq.n	800bdd4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800bd98:	7cfb      	ldrb	r3, [r7, #19]
 800bd9a:	2b20      	cmp	r3, #32
 800bd9c:	d01a      	beq.n	800bdd4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	685a      	ldr	r2, [r3, #4]
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bdac:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800bdae:	f7fc fd45 	bl	800883c <HAL_GetTick>
 800bdb2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bdb4:	e00e      	b.n	800bdd4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bdb6:	f7fc fd41 	bl	800883c <HAL_GetTick>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	69fb      	ldr	r3, [r7, #28]
 800bdbe:	1ad3      	subs	r3, r2, r3
 800bdc0:	2b19      	cmp	r3, #25
 800bdc2:	d907      	bls.n	800bdd4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800bdc4:	6a3b      	ldr	r3, [r7, #32]
 800bdc6:	f043 0320 	orr.w	r3, r3, #32
 800bdca:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800bdd2:	e006      	b.n	800bde2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	699b      	ldr	r3, [r3, #24]
 800bdda:	f003 0320 	and.w	r3, r3, #32
 800bdde:	2b20      	cmp	r3, #32
 800bde0:	d1e9      	bne.n	800bdb6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	699b      	ldr	r3, [r3, #24]
 800bde8:	f003 0320 	and.w	r3, r3, #32
 800bdec:	2b20      	cmp	r3, #32
 800bdee:	d003      	beq.n	800bdf8 <I2C_IsErrorOccurred+0xe0>
 800bdf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d0aa      	beq.n	800bd4e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800bdf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d103      	bne.n	800be08 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	2220      	movs	r2, #32
 800be06:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800be08:	6a3b      	ldr	r3, [r7, #32]
 800be0a:	f043 0304 	orr.w	r3, r3, #4
 800be0e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800be10:	2301      	movs	r3, #1
 800be12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	699b      	ldr	r3, [r3, #24]
 800be1c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800be1e:	69bb      	ldr	r3, [r7, #24]
 800be20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be24:	2b00      	cmp	r3, #0
 800be26:	d00b      	beq.n	800be40 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800be28:	6a3b      	ldr	r3, [r7, #32]
 800be2a:	f043 0301 	orr.w	r3, r3, #1
 800be2e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800be38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800be3a:	2301      	movs	r3, #1
 800be3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800be40:	69bb      	ldr	r3, [r7, #24]
 800be42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be46:	2b00      	cmp	r3, #0
 800be48:	d00b      	beq.n	800be62 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800be4a:	6a3b      	ldr	r3, [r7, #32]
 800be4c:	f043 0308 	orr.w	r3, r3, #8
 800be50:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800be5a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800be5c:	2301      	movs	r3, #1
 800be5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d00b      	beq.n	800be84 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800be6c:	6a3b      	ldr	r3, [r7, #32]
 800be6e:	f043 0302 	orr.w	r3, r3, #2
 800be72:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800be7e:	2301      	movs	r3, #1
 800be80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800be84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d01c      	beq.n	800bec6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800be8c:	68f8      	ldr	r0, [r7, #12]
 800be8e:	f7ff fdaf 	bl	800b9f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	6859      	ldr	r1, [r3, #4]
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	4b0d      	ldr	r3, [pc, #52]	@ (800bed4 <I2C_IsErrorOccurred+0x1bc>)
 800be9e:	400b      	ands	r3, r1
 800bea0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bea6:	6a3b      	ldr	r3, [r7, #32]
 800bea8:	431a      	orrs	r2, r3
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2220      	movs	r2, #32
 800beb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2200      	movs	r2, #0
 800beba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	2200      	movs	r2, #0
 800bec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800bec6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800beca:	4618      	mov	r0, r3
 800becc:	3728      	adds	r7, #40	@ 0x28
 800bece:	46bd      	mov	sp, r7
 800bed0:	bd80      	pop	{r7, pc}
 800bed2:	bf00      	nop
 800bed4:	fe00e800 	.word	0xfe00e800

0800bed8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800bed8:	b480      	push	{r7}
 800beda:	b087      	sub	sp, #28
 800bedc:	af00      	add	r7, sp, #0
 800bede:	60f8      	str	r0, [r7, #12]
 800bee0:	607b      	str	r3, [r7, #4]
 800bee2:	460b      	mov	r3, r1
 800bee4:	817b      	strh	r3, [r7, #10]
 800bee6:	4613      	mov	r3, r2
 800bee8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800beea:	897b      	ldrh	r3, [r7, #10]
 800beec:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bef0:	7a7b      	ldrb	r3, [r7, #9]
 800bef2:	041b      	lsls	r3, r3, #16
 800bef4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bef8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800befe:	6a3b      	ldr	r3, [r7, #32]
 800bf00:	4313      	orrs	r3, r2
 800bf02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bf06:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	685a      	ldr	r2, [r3, #4]
 800bf0e:	6a3b      	ldr	r3, [r7, #32]
 800bf10:	0d5b      	lsrs	r3, r3, #21
 800bf12:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800bf16:	4b08      	ldr	r3, [pc, #32]	@ (800bf38 <I2C_TransferConfig+0x60>)
 800bf18:	430b      	orrs	r3, r1
 800bf1a:	43db      	mvns	r3, r3
 800bf1c:	ea02 0103 	and.w	r1, r2, r3
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	697a      	ldr	r2, [r7, #20]
 800bf26:	430a      	orrs	r2, r1
 800bf28:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800bf2a:	bf00      	nop
 800bf2c:	371c      	adds	r7, #28
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf34:	4770      	bx	lr
 800bf36:	bf00      	nop
 800bf38:	03ff63ff 	.word	0x03ff63ff

0800bf3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	b083      	sub	sp, #12
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bf4c:	b2db      	uxtb	r3, r3
 800bf4e:	2b20      	cmp	r3, #32
 800bf50:	d138      	bne.n	800bfc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bf58:	2b01      	cmp	r3, #1
 800bf5a:	d101      	bne.n	800bf60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800bf5c:	2302      	movs	r3, #2
 800bf5e:	e032      	b.n	800bfc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2201      	movs	r2, #1
 800bf64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2224      	movs	r2, #36	@ 0x24
 800bf6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	681a      	ldr	r2, [r3, #0]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f022 0201 	bic.w	r2, r2, #1
 800bf7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	681a      	ldr	r2, [r3, #0]
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bf8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	6819      	ldr	r1, [r3, #0]
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	683a      	ldr	r2, [r7, #0]
 800bf9c:	430a      	orrs	r2, r1
 800bf9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	681a      	ldr	r2, [r3, #0]
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f042 0201 	orr.w	r2, r2, #1
 800bfae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2220      	movs	r2, #32
 800bfb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	e000      	b.n	800bfc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bfc4:	2302      	movs	r3, #2
  }
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	370c      	adds	r7, #12
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr

0800bfd2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800bfd2:	b480      	push	{r7}
 800bfd4:	b085      	sub	sp, #20
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
 800bfda:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bfe2:	b2db      	uxtb	r3, r3
 800bfe4:	2b20      	cmp	r3, #32
 800bfe6:	d139      	bne.n	800c05c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d101      	bne.n	800bff6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bff2:	2302      	movs	r3, #2
 800bff4:	e033      	b.n	800c05e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2201      	movs	r2, #1
 800bffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2224      	movs	r2, #36	@ 0x24
 800c002:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	681a      	ldr	r2, [r3, #0]
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	f022 0201 	bic.w	r2, r2, #1
 800c014:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c024:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	021b      	lsls	r3, r3, #8
 800c02a:	68fa      	ldr	r2, [r7, #12]
 800c02c:	4313      	orrs	r3, r2
 800c02e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	68fa      	ldr	r2, [r7, #12]
 800c036:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	681a      	ldr	r2, [r3, #0]
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f042 0201 	orr.w	r2, r2, #1
 800c046:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2220      	movs	r2, #32
 800c04c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2200      	movs	r2, #0
 800c054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c058:	2300      	movs	r3, #0
 800c05a:	e000      	b.n	800c05e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c05c:	2302      	movs	r3, #2
  }
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3714      	adds	r7, #20
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c06a:	b580      	push	{r7, lr}
 800c06c:	b084      	sub	sp, #16
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d101      	bne.n	800c07c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c078:	2301      	movs	r3, #1
 800c07a:	e0c0      	b.n	800c1fe <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800c082:	b2db      	uxtb	r3, r3
 800c084:	2b00      	cmp	r3, #0
 800c086:	d106      	bne.n	800c096 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2200      	movs	r2, #0
 800c08c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	f00b fd2f 	bl	8017af4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2203      	movs	r2, #3
 800c09a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f004 ff7f 	bl	8010fa6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	73fb      	strb	r3, [r7, #15]
 800c0ac:	e03e      	b.n	800c12c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c0ae:	7bfa      	ldrb	r2, [r7, #15]
 800c0b0:	6879      	ldr	r1, [r7, #4]
 800c0b2:	4613      	mov	r3, r2
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	4413      	add	r3, r2
 800c0b8:	00db      	lsls	r3, r3, #3
 800c0ba:	440b      	add	r3, r1
 800c0bc:	3311      	adds	r3, #17
 800c0be:	2201      	movs	r2, #1
 800c0c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c0c2:	7bfa      	ldrb	r2, [r7, #15]
 800c0c4:	6879      	ldr	r1, [r7, #4]
 800c0c6:	4613      	mov	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4413      	add	r3, r2
 800c0cc:	00db      	lsls	r3, r3, #3
 800c0ce:	440b      	add	r3, r1
 800c0d0:	3310      	adds	r3, #16
 800c0d2:	7bfa      	ldrb	r2, [r7, #15]
 800c0d4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c0d6:	7bfa      	ldrb	r2, [r7, #15]
 800c0d8:	6879      	ldr	r1, [r7, #4]
 800c0da:	4613      	mov	r3, r2
 800c0dc:	009b      	lsls	r3, r3, #2
 800c0de:	4413      	add	r3, r2
 800c0e0:	00db      	lsls	r3, r3, #3
 800c0e2:	440b      	add	r3, r1
 800c0e4:	3313      	adds	r3, #19
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c0ea:	7bfa      	ldrb	r2, [r7, #15]
 800c0ec:	6879      	ldr	r1, [r7, #4]
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	4413      	add	r3, r2
 800c0f4:	00db      	lsls	r3, r3, #3
 800c0f6:	440b      	add	r3, r1
 800c0f8:	3320      	adds	r3, #32
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c0fe:	7bfa      	ldrb	r2, [r7, #15]
 800c100:	6879      	ldr	r1, [r7, #4]
 800c102:	4613      	mov	r3, r2
 800c104:	009b      	lsls	r3, r3, #2
 800c106:	4413      	add	r3, r2
 800c108:	00db      	lsls	r3, r3, #3
 800c10a:	440b      	add	r3, r1
 800c10c:	3324      	adds	r3, #36	@ 0x24
 800c10e:	2200      	movs	r2, #0
 800c110:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c112:	7bfb      	ldrb	r3, [r7, #15]
 800c114:	6879      	ldr	r1, [r7, #4]
 800c116:	1c5a      	adds	r2, r3, #1
 800c118:	4613      	mov	r3, r2
 800c11a:	009b      	lsls	r3, r3, #2
 800c11c:	4413      	add	r3, r2
 800c11e:	00db      	lsls	r3, r3, #3
 800c120:	440b      	add	r3, r1
 800c122:	2200      	movs	r2, #0
 800c124:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c126:	7bfb      	ldrb	r3, [r7, #15]
 800c128:	3301      	adds	r3, #1
 800c12a:	73fb      	strb	r3, [r7, #15]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	791b      	ldrb	r3, [r3, #4]
 800c130:	7bfa      	ldrb	r2, [r7, #15]
 800c132:	429a      	cmp	r2, r3
 800c134:	d3bb      	bcc.n	800c0ae <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c136:	2300      	movs	r3, #0
 800c138:	73fb      	strb	r3, [r7, #15]
 800c13a:	e044      	b.n	800c1c6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c13c:	7bfa      	ldrb	r2, [r7, #15]
 800c13e:	6879      	ldr	r1, [r7, #4]
 800c140:	4613      	mov	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	4413      	add	r3, r2
 800c146:	00db      	lsls	r3, r3, #3
 800c148:	440b      	add	r3, r1
 800c14a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800c14e:	2200      	movs	r2, #0
 800c150:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c152:	7bfa      	ldrb	r2, [r7, #15]
 800c154:	6879      	ldr	r1, [r7, #4]
 800c156:	4613      	mov	r3, r2
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	4413      	add	r3, r2
 800c15c:	00db      	lsls	r3, r3, #3
 800c15e:	440b      	add	r3, r1
 800c160:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c164:	7bfa      	ldrb	r2, [r7, #15]
 800c166:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c168:	7bfa      	ldrb	r2, [r7, #15]
 800c16a:	6879      	ldr	r1, [r7, #4]
 800c16c:	4613      	mov	r3, r2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4413      	add	r3, r2
 800c172:	00db      	lsls	r3, r3, #3
 800c174:	440b      	add	r3, r1
 800c176:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800c17a:	2200      	movs	r2, #0
 800c17c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c17e:	7bfa      	ldrb	r2, [r7, #15]
 800c180:	6879      	ldr	r1, [r7, #4]
 800c182:	4613      	mov	r3, r2
 800c184:	009b      	lsls	r3, r3, #2
 800c186:	4413      	add	r3, r2
 800c188:	00db      	lsls	r3, r3, #3
 800c18a:	440b      	add	r3, r1
 800c18c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800c190:	2200      	movs	r2, #0
 800c192:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c194:	7bfa      	ldrb	r2, [r7, #15]
 800c196:	6879      	ldr	r1, [r7, #4]
 800c198:	4613      	mov	r3, r2
 800c19a:	009b      	lsls	r3, r3, #2
 800c19c:	4413      	add	r3, r2
 800c19e:	00db      	lsls	r3, r3, #3
 800c1a0:	440b      	add	r3, r1
 800c1a2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c1aa:	7bfa      	ldrb	r2, [r7, #15]
 800c1ac:	6879      	ldr	r1, [r7, #4]
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	4413      	add	r3, r2
 800c1b4:	00db      	lsls	r3, r3, #3
 800c1b6:	440b      	add	r3, r1
 800c1b8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800c1bc:	2200      	movs	r2, #0
 800c1be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c1c0:	7bfb      	ldrb	r3, [r7, #15]
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	73fb      	strb	r3, [r7, #15]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	791b      	ldrb	r3, [r3, #4]
 800c1ca:	7bfa      	ldrb	r2, [r7, #15]
 800c1cc:	429a      	cmp	r2, r3
 800c1ce:	d3b5      	bcc.n	800c13c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6818      	ldr	r0, [r3, #0]
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	3304      	adds	r3, #4
 800c1d8:	e893 0006 	ldmia.w	r3, {r1, r2}
 800c1dc:	f004 fefe 	bl	8010fdc <USB_DevInit>

  hpcd->USB_Address = 0U;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2201      	movs	r2, #1
 800c1ea:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	7a9b      	ldrb	r3, [r3, #10]
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d102      	bne.n	800c1fc <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c1f6:	6878      	ldr	r0, [r7, #4]
 800c1f8:	f001 fc0e 	bl	800da18 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800c1fc:	2300      	movs	r3, #0
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3710      	adds	r7, #16
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}

0800c206 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c206:	b580      	push	{r7, lr}
 800c208:	b082      	sub	sp, #8
 800c20a:	af00      	add	r7, sp, #0
 800c20c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c214:	2b01      	cmp	r3, #1
 800c216:	d101      	bne.n	800c21c <HAL_PCD_Start+0x16>
 800c218:	2302      	movs	r3, #2
 800c21a:	e012      	b.n	800c242 <HAL_PCD_Start+0x3c>
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	2201      	movs	r2, #1
 800c220:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	4618      	mov	r0, r3
 800c22a:	f004 fea5 	bl	8010f78 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4618      	mov	r0, r3
 800c234:	f006 fc82 	bl	8012b3c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	2200      	movs	r2, #0
 800c23c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c240:	2300      	movs	r3, #0
}
 800c242:	4618      	mov	r0, r3
 800c244:	3708      	adds	r7, #8
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}

0800c24a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c24a:	b580      	push	{r7, lr}
 800c24c:	b084      	sub	sp, #16
 800c24e:	af00      	add	r7, sp, #0
 800c250:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	4618      	mov	r0, r3
 800c258:	f006 fc87 	bl	8012b6a <USB_ReadInterrupts>
 800c25c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c264:	2b00      	cmp	r3, #0
 800c266:	d003      	beq.n	800c270 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f000 fb06 	bl	800c87a <PCD_EP_ISR_Handler>

    return;
 800c26e:	e110      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c276:	2b00      	cmp	r3, #0
 800c278:	d013      	beq.n	800c2a2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c282:	b29a      	uxth	r2, r3
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c28c:	b292      	uxth	r2, r2
 800c28e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800c292:	6878      	ldr	r0, [r7, #4]
 800c294:	f00b fcbf 	bl	8017c16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800c298:	2100      	movs	r1, #0
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f000 f8fc 	bl	800c498 <HAL_PCD_SetAddress>

    return;
 800c2a0:	e0f7      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d00c      	beq.n	800c2c6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c2b4:	b29a      	uxth	r2, r3
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c2be:	b292      	uxth	r2, r2
 800c2c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c2c4:	e0e5      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00c      	beq.n	800c2ea <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c2d8:	b29a      	uxth	r2, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c2e2:	b292      	uxth	r2, r2
 800c2e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c2e8:	e0d3      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d034      	beq.n	800c35e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c2fc:	b29a      	uxth	r2, r3
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f022 0204 	bic.w	r2, r2, #4
 800c306:	b292      	uxth	r2, r2
 800c308:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c314:	b29a      	uxth	r2, r3
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f022 0208 	bic.w	r2, r2, #8
 800c31e:	b292      	uxth	r2, r2
 800c320:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c32a:	2b01      	cmp	r3, #1
 800c32c:	d107      	bne.n	800c33e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2200      	movs	r2, #0
 800c332:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c336:	2100      	movs	r1, #0
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f00b fe5f 	bl	8017ffc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f00b fca2 	bl	8017c88 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c34c:	b29a      	uxth	r2, r3
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c356:	b292      	uxth	r2, r2
 800c358:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c35c:	e099      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c364:	2b00      	cmp	r3, #0
 800c366:	d027      	beq.n	800c3b8 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c370:	b29a      	uxth	r2, r3
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f042 0208 	orr.w	r2, r2, #8
 800c37a:	b292      	uxth	r2, r2
 800c37c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c388:	b29a      	uxth	r2, r3
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800c392:	b292      	uxth	r2, r2
 800c394:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c3a0:	b29a      	uxth	r2, r3
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f042 0204 	orr.w	r2, r2, #4
 800c3aa:	b292      	uxth	r2, r2
 800c3ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f00b fc4f 	bl	8017c54 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c3b6:	e06c      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d040      	beq.n	800c444 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c3ca:	b29a      	uxth	r2, r3
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c3d4:	b292      	uxth	r2, r2
 800c3d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d12b      	bne.n	800c43c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c3ec:	b29a      	uxth	r2, r3
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	f042 0204 	orr.w	r2, r2, #4
 800c3f6:	b292      	uxth	r2, r2
 800c3f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c404:	b29a      	uxth	r2, r3
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f042 0208 	orr.w	r2, r2, #8
 800c40e:	b292      	uxth	r2, r2
 800c410:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2201      	movs	r2, #1
 800c418:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800c424:	b29b      	uxth	r3, r3
 800c426:	089b      	lsrs	r3, r3, #2
 800c428:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c432:	2101      	movs	r1, #1
 800c434:	6878      	ldr	r0, [r7, #4]
 800c436:	f00b fde1 	bl	8017ffc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800c43a:	e02a      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f00b fc09 	bl	8017c54 <HAL_PCD_SuspendCallback>
    return;
 800c442:	e026      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d00f      	beq.n	800c46e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c456:	b29a      	uxth	r2, r3
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800c460:	b292      	uxth	r2, r2
 800c462:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800c466:	6878      	ldr	r0, [r7, #4]
 800c468:	f00b fbc7 	bl	8017bfa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800c46c:	e011      	b.n	800c492 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c474:	2b00      	cmp	r3, #0
 800c476:	d00c      	beq.n	800c492 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c480:	b29a      	uxth	r2, r3
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c48a:	b292      	uxth	r2, r2
 800c48c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800c490:	bf00      	nop
  }
}
 800c492:	3710      	adds	r7, #16
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}

0800c498 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b082      	sub	sp, #8
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d101      	bne.n	800c4b2 <HAL_PCD_SetAddress+0x1a>
 800c4ae:	2302      	movs	r3, #2
 800c4b0:	e012      	b.n	800c4d8 <HAL_PCD_SetAddress+0x40>
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	2201      	movs	r2, #1
 800c4b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	78fa      	ldrb	r2, [r7, #3]
 800c4be:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	78fa      	ldrb	r2, [r7, #3]
 800c4c6:	4611      	mov	r1, r2
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f006 fb23 	bl	8012b14 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c4d6:	2300      	movs	r3, #0
}
 800c4d8:	4618      	mov	r0, r3
 800c4da:	3708      	adds	r7, #8
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	4608      	mov	r0, r1
 800c4ea:	4611      	mov	r1, r2
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	70fb      	strb	r3, [r7, #3]
 800c4f2:	460b      	mov	r3, r1
 800c4f4:	803b      	strh	r3, [r7, #0]
 800c4f6:	4613      	mov	r3, r2
 800c4f8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c4fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c502:	2b00      	cmp	r3, #0
 800c504:	da0e      	bge.n	800c524 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c506:	78fb      	ldrb	r3, [r7, #3]
 800c508:	f003 0207 	and.w	r2, r3, #7
 800c50c:	4613      	mov	r3, r2
 800c50e:	009b      	lsls	r3, r3, #2
 800c510:	4413      	add	r3, r2
 800c512:	00db      	lsls	r3, r3, #3
 800c514:	3310      	adds	r3, #16
 800c516:	687a      	ldr	r2, [r7, #4]
 800c518:	4413      	add	r3, r2
 800c51a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	2201      	movs	r2, #1
 800c520:	705a      	strb	r2, [r3, #1]
 800c522:	e00e      	b.n	800c542 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c524:	78fb      	ldrb	r3, [r7, #3]
 800c526:	f003 0207 	and.w	r2, r3, #7
 800c52a:	4613      	mov	r3, r2
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	4413      	add	r3, r2
 800c530:	00db      	lsls	r3, r3, #3
 800c532:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	4413      	add	r3, r2
 800c53a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2200      	movs	r2, #0
 800c540:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c542:	78fb      	ldrb	r3, [r7, #3]
 800c544:	f003 0307 	and.w	r3, r3, #7
 800c548:	b2da      	uxtb	r2, r3
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c54e:	883b      	ldrh	r3, [r7, #0]
 800c550:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	78ba      	ldrb	r2, [r7, #2]
 800c55c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c55e:	78bb      	ldrb	r3, [r7, #2]
 800c560:	2b02      	cmp	r3, #2
 800c562:	d102      	bne.n	800c56a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	2200      	movs	r2, #0
 800c568:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c570:	2b01      	cmp	r3, #1
 800c572:	d101      	bne.n	800c578 <HAL_PCD_EP_Open+0x98>
 800c574:	2302      	movs	r3, #2
 800c576:	e00e      	b.n	800c596 <HAL_PCD_EP_Open+0xb6>
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2201      	movs	r2, #1
 800c57c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	68f9      	ldr	r1, [r7, #12]
 800c586:	4618      	mov	r0, r3
 800c588:	f004 fd46 	bl	8011018 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800c594:	7afb      	ldrb	r3, [r7, #11]
}
 800c596:	4618      	mov	r0, r3
 800c598:	3710      	adds	r7, #16
 800c59a:	46bd      	mov	sp, r7
 800c59c:	bd80      	pop	{r7, pc}

0800c59e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c59e:	b580      	push	{r7, lr}
 800c5a0:	b084      	sub	sp, #16
 800c5a2:	af00      	add	r7, sp, #0
 800c5a4:	6078      	str	r0, [r7, #4]
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c5aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	da0e      	bge.n	800c5d0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c5b2:	78fb      	ldrb	r3, [r7, #3]
 800c5b4:	f003 0207 	and.w	r2, r3, #7
 800c5b8:	4613      	mov	r3, r2
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	4413      	add	r3, r2
 800c5be:	00db      	lsls	r3, r3, #3
 800c5c0:	3310      	adds	r3, #16
 800c5c2:	687a      	ldr	r2, [r7, #4]
 800c5c4:	4413      	add	r3, r2
 800c5c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	705a      	strb	r2, [r3, #1]
 800c5ce:	e00e      	b.n	800c5ee <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c5d0:	78fb      	ldrb	r3, [r7, #3]
 800c5d2:	f003 0207 	and.w	r2, r3, #7
 800c5d6:	4613      	mov	r3, r2
 800c5d8:	009b      	lsls	r3, r3, #2
 800c5da:	4413      	add	r3, r2
 800c5dc:	00db      	lsls	r3, r3, #3
 800c5de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c5e2:	687a      	ldr	r2, [r7, #4]
 800c5e4:	4413      	add	r3, r2
 800c5e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c5ee:	78fb      	ldrb	r3, [r7, #3]
 800c5f0:	f003 0307 	and.w	r3, r3, #7
 800c5f4:	b2da      	uxtb	r2, r3
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c600:	2b01      	cmp	r3, #1
 800c602:	d101      	bne.n	800c608 <HAL_PCD_EP_Close+0x6a>
 800c604:	2302      	movs	r3, #2
 800c606:	e00e      	b.n	800c626 <HAL_PCD_EP_Close+0x88>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	2201      	movs	r2, #1
 800c60c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	68f9      	ldr	r1, [r7, #12]
 800c616:	4618      	mov	r0, r3
 800c618:	f005 f9e6 	bl	80119e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2200      	movs	r2, #0
 800c620:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3710      	adds	r7, #16
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}

0800c62e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c62e:	b580      	push	{r7, lr}
 800c630:	b086      	sub	sp, #24
 800c632:	af00      	add	r7, sp, #0
 800c634:	60f8      	str	r0, [r7, #12]
 800c636:	607a      	str	r2, [r7, #4]
 800c638:	603b      	str	r3, [r7, #0]
 800c63a:	460b      	mov	r3, r1
 800c63c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c63e:	7afb      	ldrb	r3, [r7, #11]
 800c640:	f003 0207 	and.w	r2, r3, #7
 800c644:	4613      	mov	r3, r2
 800c646:	009b      	lsls	r3, r3, #2
 800c648:	4413      	add	r3, r2
 800c64a:	00db      	lsls	r3, r3, #3
 800c64c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c650:	68fa      	ldr	r2, [r7, #12]
 800c652:	4413      	add	r3, r2
 800c654:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c656:	697b      	ldr	r3, [r7, #20]
 800c658:	687a      	ldr	r2, [r7, #4]
 800c65a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	683a      	ldr	r2, [r7, #0]
 800c660:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	2200      	movs	r2, #0
 800c666:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800c668:	697b      	ldr	r3, [r7, #20]
 800c66a:	2200      	movs	r2, #0
 800c66c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c66e:	7afb      	ldrb	r3, [r7, #11]
 800c670:	f003 0307 	and.w	r3, r3, #7
 800c674:	b2da      	uxtb	r2, r3
 800c676:	697b      	ldr	r3, [r7, #20]
 800c678:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	6979      	ldr	r1, [r7, #20]
 800c680:	4618      	mov	r0, r3
 800c682:	f005 fb9e 	bl	8011dc2 <USB_EPStartXfer>

  return HAL_OK;
 800c686:	2300      	movs	r3, #0
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3718      	adds	r7, #24
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}

0800c690 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c690:	b480      	push	{r7}
 800c692:	b083      	sub	sp, #12
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
 800c698:	460b      	mov	r3, r1
 800c69a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c69c:	78fb      	ldrb	r3, [r7, #3]
 800c69e:	f003 0207 	and.w	r2, r3, #7
 800c6a2:	6879      	ldr	r1, [r7, #4]
 800c6a4:	4613      	mov	r3, r2
 800c6a6:	009b      	lsls	r3, r3, #2
 800c6a8:	4413      	add	r3, r2
 800c6aa:	00db      	lsls	r3, r3, #3
 800c6ac:	440b      	add	r3, r1
 800c6ae:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800c6b2:	681b      	ldr	r3, [r3, #0]
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	370c      	adds	r7, #12
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr

0800c6c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b086      	sub	sp, #24
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	607a      	str	r2, [r7, #4]
 800c6ca:	603b      	str	r3, [r7, #0]
 800c6cc:	460b      	mov	r3, r1
 800c6ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c6d0:	7afb      	ldrb	r3, [r7, #11]
 800c6d2:	f003 0207 	and.w	r2, r3, #7
 800c6d6:	4613      	mov	r3, r2
 800c6d8:	009b      	lsls	r3, r3, #2
 800c6da:	4413      	add	r3, r2
 800c6dc:	00db      	lsls	r3, r3, #3
 800c6de:	3310      	adds	r3, #16
 800c6e0:	68fa      	ldr	r2, [r7, #12]
 800c6e2:	4413      	add	r3, r2
 800c6e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	683a      	ldr	r2, [r7, #0]
 800c6f0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	683a      	ldr	r2, [r7, #0]
 800c6fe:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800c700:	697b      	ldr	r3, [r7, #20]
 800c702:	2200      	movs	r2, #0
 800c704:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800c706:	697b      	ldr	r3, [r7, #20]
 800c708:	2201      	movs	r2, #1
 800c70a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c70c:	7afb      	ldrb	r3, [r7, #11]
 800c70e:	f003 0307 	and.w	r3, r3, #7
 800c712:	b2da      	uxtb	r2, r3
 800c714:	697b      	ldr	r3, [r7, #20]
 800c716:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	6979      	ldr	r1, [r7, #20]
 800c71e:	4618      	mov	r0, r3
 800c720:	f005 fb4f 	bl	8011dc2 <USB_EPStartXfer>

  return HAL_OK;
 800c724:	2300      	movs	r3, #0
}
 800c726:	4618      	mov	r0, r3
 800c728:	3718      	adds	r7, #24
 800c72a:	46bd      	mov	sp, r7
 800c72c:	bd80      	pop	{r7, pc}

0800c72e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c72e:	b580      	push	{r7, lr}
 800c730:	b084      	sub	sp, #16
 800c732:	af00      	add	r7, sp, #0
 800c734:	6078      	str	r0, [r7, #4]
 800c736:	460b      	mov	r3, r1
 800c738:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c73a:	78fb      	ldrb	r3, [r7, #3]
 800c73c:	f003 0307 	and.w	r3, r3, #7
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	7912      	ldrb	r2, [r2, #4]
 800c744:	4293      	cmp	r3, r2
 800c746:	d901      	bls.n	800c74c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c748:	2301      	movs	r3, #1
 800c74a:	e03e      	b.n	800c7ca <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c74c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c750:	2b00      	cmp	r3, #0
 800c752:	da0e      	bge.n	800c772 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c754:	78fb      	ldrb	r3, [r7, #3]
 800c756:	f003 0207 	and.w	r2, r3, #7
 800c75a:	4613      	mov	r3, r2
 800c75c:	009b      	lsls	r3, r3, #2
 800c75e:	4413      	add	r3, r2
 800c760:	00db      	lsls	r3, r3, #3
 800c762:	3310      	adds	r3, #16
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	4413      	add	r3, r2
 800c768:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	2201      	movs	r2, #1
 800c76e:	705a      	strb	r2, [r3, #1]
 800c770:	e00c      	b.n	800c78c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c772:	78fa      	ldrb	r2, [r7, #3]
 800c774:	4613      	mov	r3, r2
 800c776:	009b      	lsls	r3, r3, #2
 800c778:	4413      	add	r3, r2
 800c77a:	00db      	lsls	r3, r3, #3
 800c77c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	4413      	add	r3, r2
 800c784:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	2200      	movs	r2, #0
 800c78a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	2201      	movs	r2, #1
 800c790:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c792:	78fb      	ldrb	r3, [r7, #3]
 800c794:	f003 0307 	and.w	r3, r3, #7
 800c798:	b2da      	uxtb	r2, r3
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d101      	bne.n	800c7ac <HAL_PCD_EP_SetStall+0x7e>
 800c7a8:	2302      	movs	r3, #2
 800c7aa:	e00e      	b.n	800c7ca <HAL_PCD_EP_SetStall+0x9c>
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	68f9      	ldr	r1, [r7, #12]
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	f006 f8b0 	bl	8012920 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3710      	adds	r7, #16
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}

0800c7d2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c7d2:	b580      	push	{r7, lr}
 800c7d4:	b084      	sub	sp, #16
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
 800c7da:	460b      	mov	r3, r1
 800c7dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c7de:	78fb      	ldrb	r3, [r7, #3]
 800c7e0:	f003 030f 	and.w	r3, r3, #15
 800c7e4:	687a      	ldr	r2, [r7, #4]
 800c7e6:	7912      	ldrb	r2, [r2, #4]
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d901      	bls.n	800c7f0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c7ec:	2301      	movs	r3, #1
 800c7ee:	e040      	b.n	800c872 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c7f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	da0e      	bge.n	800c816 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c7f8:	78fb      	ldrb	r3, [r7, #3]
 800c7fa:	f003 0207 	and.w	r2, r3, #7
 800c7fe:	4613      	mov	r3, r2
 800c800:	009b      	lsls	r3, r3, #2
 800c802:	4413      	add	r3, r2
 800c804:	00db      	lsls	r3, r3, #3
 800c806:	3310      	adds	r3, #16
 800c808:	687a      	ldr	r2, [r7, #4]
 800c80a:	4413      	add	r3, r2
 800c80c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2201      	movs	r2, #1
 800c812:	705a      	strb	r2, [r3, #1]
 800c814:	e00e      	b.n	800c834 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c816:	78fb      	ldrb	r3, [r7, #3]
 800c818:	f003 0207 	and.w	r2, r3, #7
 800c81c:	4613      	mov	r3, r2
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	4413      	add	r3, r2
 800c822:	00db      	lsls	r3, r3, #3
 800c824:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	4413      	add	r3, r2
 800c82c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2200      	movs	r2, #0
 800c832:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	2200      	movs	r2, #0
 800c838:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c83a:	78fb      	ldrb	r3, [r7, #3]
 800c83c:	f003 0307 	and.w	r3, r3, #7
 800c840:	b2da      	uxtb	r2, r3
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800c84c:	2b01      	cmp	r3, #1
 800c84e:	d101      	bne.n	800c854 <HAL_PCD_EP_ClrStall+0x82>
 800c850:	2302      	movs	r3, #2
 800c852:	e00e      	b.n	800c872 <HAL_PCD_EP_ClrStall+0xa0>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2201      	movs	r2, #1
 800c858:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	68f9      	ldr	r1, [r7, #12]
 800c862:	4618      	mov	r0, r3
 800c864:	f006 f8ad 	bl	80129c2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2200      	movs	r2, #0
 800c86c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800c870:	2300      	movs	r3, #0
}
 800c872:	4618      	mov	r0, r3
 800c874:	3710      	adds	r7, #16
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}

0800c87a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800c87a:	b580      	push	{r7, lr}
 800c87c:	b092      	sub	sp, #72	@ 0x48
 800c87e:	af00      	add	r7, sp, #0
 800c880:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c882:	e333      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c88c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800c88e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c890:	b2db      	uxtb	r3, r3
 800c892:	f003 030f 	and.w	r3, r3, #15
 800c896:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800c89a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	f040 8108 	bne.w	800cab4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800c8a4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c8a6:	f003 0310 	and.w	r3, r3, #16
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d14c      	bne.n	800c948 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	881b      	ldrh	r3, [r3, #0]
 800c8b4:	b29b      	uxth	r3, r3
 800c8b6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c8ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8be:	813b      	strh	r3, [r7, #8]
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681a      	ldr	r2, [r3, #0]
 800c8c4:	893b      	ldrh	r3, [r7, #8]
 800c8c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	3310      	adds	r3, #16
 800c8d6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8e6:	781b      	ldrb	r3, [r3, #0]
 800c8e8:	00db      	lsls	r3, r3, #3
 800c8ea:	4413      	add	r3, r2
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	6812      	ldr	r2, [r2, #0]
 800c8f0:	4413      	add	r3, r2
 800c8f2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c8f6:	881b      	ldrh	r3, [r3, #0]
 800c8f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c8fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8fe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800c900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c902:	695a      	ldr	r2, [r3, #20]
 800c904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c906:	69db      	ldr	r3, [r3, #28]
 800c908:	441a      	add	r2, r3
 800c90a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c90c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800c90e:	2100      	movs	r1, #0
 800c910:	6878      	ldr	r0, [r7, #4]
 800c912:	f00b f958 	bl	8017bc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	7b1b      	ldrb	r3, [r3, #12]
 800c91a:	b2db      	uxtb	r3, r3
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	f000 82e5 	beq.w	800ceec <PCD_EP_ISR_Handler+0x672>
 800c922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c924:	699b      	ldr	r3, [r3, #24]
 800c926:	2b00      	cmp	r3, #0
 800c928:	f040 82e0 	bne.w	800ceec <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	7b1b      	ldrb	r3, [r3, #12]
 800c930:	b2db      	uxtb	r3, r3
 800c932:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c936:	b2da      	uxtb	r2, r3
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	2200      	movs	r2, #0
 800c944:	731a      	strb	r2, [r3, #12]
 800c946:	e2d1      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c94e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800c958:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c95a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d032      	beq.n	800c9c8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c96a:	b29b      	uxth	r3, r3
 800c96c:	461a      	mov	r2, r3
 800c96e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	00db      	lsls	r3, r3, #3
 800c974:	4413      	add	r3, r2
 800c976:	687a      	ldr	r2, [r7, #4]
 800c978:	6812      	ldr	r2, [r2, #0]
 800c97a:	4413      	add	r3, r2
 800c97c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c980:	881b      	ldrh	r3, [r3, #0]
 800c982:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c986:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c988:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6818      	ldr	r0, [r3, #0]
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800c994:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c996:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800c998:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c99a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800c99c:	b29b      	uxth	r3, r3
 800c99e:	f006 f937 	bl	8012c10 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	881b      	ldrh	r3, [r3, #0]
 800c9a8:	b29a      	uxth	r2, r3
 800c9aa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c9ae:	4013      	ands	r3, r2
 800c9b0:	817b      	strh	r3, [r7, #10]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	897a      	ldrh	r2, [r7, #10]
 800c9b8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c9bc:	b292      	uxth	r2, r2
 800c9be:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f00b f8d3 	bl	8017b6c <HAL_PCD_SetupStageCallback>
 800c9c6:	e291      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800c9c8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	f280 828d 	bge.w	800ceec <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	881b      	ldrh	r3, [r3, #0]
 800c9d8:	b29a      	uxth	r2, r3
 800c9da:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800c9de:	4013      	ands	r3, r2
 800c9e0:	81fb      	strh	r3, [r7, #14]
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	89fa      	ldrh	r2, [r7, #14]
 800c9e8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c9ec:	b292      	uxth	r2, r2
 800c9ee:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	00db      	lsls	r3, r3, #3
 800ca02:	4413      	add	r3, r2
 800ca04:	687a      	ldr	r2, [r7, #4]
 800ca06:	6812      	ldr	r2, [r2, #0]
 800ca08:	4413      	add	r3, r2
 800ca0a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ca0e:	881b      	ldrh	r3, [r3, #0]
 800ca10:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800ca14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca16:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800ca18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca1a:	69db      	ldr	r3, [r3, #28]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d019      	beq.n	800ca54 <PCD_EP_ISR_Handler+0x1da>
 800ca20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca22:	695b      	ldr	r3, [r3, #20]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d015      	beq.n	800ca54 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	6818      	ldr	r0, [r3, #0]
 800ca2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca2e:	6959      	ldr	r1, [r3, #20]
 800ca30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca32:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800ca34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca36:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800ca38:	b29b      	uxth	r3, r3
 800ca3a:	f006 f8e9 	bl	8012c10 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800ca3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca40:	695a      	ldr	r2, [r3, #20]
 800ca42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca44:	69db      	ldr	r3, [r3, #28]
 800ca46:	441a      	add	r2, r3
 800ca48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca4a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	6878      	ldr	r0, [r7, #4]
 800ca50:	f00b f89e 	bl	8017b90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	881b      	ldrh	r3, [r3, #0]
 800ca5a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800ca5c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ca5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	f040 8242 	bne.w	800ceec <PCD_EP_ISR_Handler+0x672>
 800ca68:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ca6a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800ca6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ca72:	f000 823b 	beq.w	800ceec <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	881b      	ldrh	r3, [r3, #0]
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca86:	81bb      	strh	r3, [r7, #12]
 800ca88:	89bb      	ldrh	r3, [r7, #12]
 800ca8a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ca8e:	81bb      	strh	r3, [r7, #12]
 800ca90:	89bb      	ldrh	r3, [r7, #12]
 800ca92:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ca96:	81bb      	strh	r3, [r7, #12]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681a      	ldr	r2, [r3, #0]
 800ca9c:	89bb      	ldrh	r3, [r7, #12]
 800ca9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caa2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caa6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800caaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800caae:	b29b      	uxth	r3, r3
 800cab0:	8013      	strh	r3, [r2, #0]
 800cab2:	e21b      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	461a      	mov	r2, r3
 800caba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4413      	add	r3, r2
 800cac2:	881b      	ldrh	r3, [r3, #0]
 800cac4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800cac6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800caca:	2b00      	cmp	r3, #0
 800cacc:	f280 80f1 	bge.w	800ccb2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	461a      	mov	r2, r3
 800cad6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800cada:	009b      	lsls	r3, r3, #2
 800cadc:	4413      	add	r3, r2
 800cade:	881b      	ldrh	r3, [r3, #0]
 800cae0:	b29a      	uxth	r2, r3
 800cae2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800cae6:	4013      	ands	r3, r2
 800cae8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	461a      	mov	r2, r3
 800caf0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	4413      	add	r3, r2
 800caf8:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800cafa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cafe:	b292      	uxth	r2, r2
 800cb00:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800cb02:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800cb06:	4613      	mov	r3, r2
 800cb08:	009b      	lsls	r3, r3, #2
 800cb0a:	4413      	add	r3, r2
 800cb0c:	00db      	lsls	r3, r3, #3
 800cb0e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	4413      	add	r3, r2
 800cb16:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800cb18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb1a:	7b1b      	ldrb	r3, [r3, #12]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d123      	bne.n	800cb68 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb28:	b29b      	uxth	r3, r3
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb2e:	781b      	ldrb	r3, [r3, #0]
 800cb30:	00db      	lsls	r3, r3, #3
 800cb32:	4413      	add	r3, r2
 800cb34:	687a      	ldr	r2, [r7, #4]
 800cb36:	6812      	ldr	r2, [r2, #0]
 800cb38:	4413      	add	r3, r2
 800cb3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb3e:	881b      	ldrh	r3, [r3, #0]
 800cb40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb44:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800cb48:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	f000 808b 	beq.w	800cc68 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	6818      	ldr	r0, [r3, #0]
 800cb56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb58:	6959      	ldr	r1, [r3, #20]
 800cb5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb5c:	88da      	ldrh	r2, [r3, #6]
 800cb5e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cb62:	f006 f855 	bl	8012c10 <USB_ReadPMA>
 800cb66:	e07f      	b.n	800cc68 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800cb68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb6a:	78db      	ldrb	r3, [r3, #3]
 800cb6c:	2b02      	cmp	r3, #2
 800cb6e:	d109      	bne.n	800cb84 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800cb70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cb72:	461a      	mov	r2, r3
 800cb74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 f9c6 	bl	800cf08 <HAL_PCD_EP_DB_Receive>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800cb82:	e071      	b.n	800cc68 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	461a      	mov	r2, r3
 800cb8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb8c:	781b      	ldrb	r3, [r3, #0]
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	4413      	add	r3, r2
 800cb92:	881b      	ldrh	r3, [r3, #0]
 800cb94:	b29b      	uxth	r3, r3
 800cb96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb9e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	461a      	mov	r2, r3
 800cba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cba8:	781b      	ldrb	r3, [r3, #0]
 800cbaa:	009b      	lsls	r3, r3, #2
 800cbac:	441a      	add	r2, r3
 800cbae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cbb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbbc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cbc0:	b29b      	uxth	r3, r3
 800cbc2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	461a      	mov	r2, r3
 800cbca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbcc:	781b      	ldrb	r3, [r3, #0]
 800cbce:	009b      	lsls	r3, r3, #2
 800cbd0:	4413      	add	r3, r2
 800cbd2:	881b      	ldrh	r3, [r3, #0]
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d022      	beq.n	800cc24 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cbe6:	b29b      	uxth	r3, r3
 800cbe8:	461a      	mov	r2, r3
 800cbea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cbec:	781b      	ldrb	r3, [r3, #0]
 800cbee:	00db      	lsls	r3, r3, #3
 800cbf0:	4413      	add	r3, r2
 800cbf2:	687a      	ldr	r2, [r7, #4]
 800cbf4:	6812      	ldr	r2, [r2, #0]
 800cbf6:	4413      	add	r3, r2
 800cbf8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cbfc:	881b      	ldrh	r3, [r3, #0]
 800cbfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc02:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800cc06:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d02c      	beq.n	800cc68 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6818      	ldr	r0, [r3, #0]
 800cc12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc14:	6959      	ldr	r1, [r3, #20]
 800cc16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc18:	891a      	ldrh	r2, [r3, #8]
 800cc1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc1e:	f005 fff7 	bl	8012c10 <USB_ReadPMA>
 800cc22:	e021      	b.n	800cc68 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc2c:	b29b      	uxth	r3, r3
 800cc2e:	461a      	mov	r2, r3
 800cc30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc32:	781b      	ldrb	r3, [r3, #0]
 800cc34:	00db      	lsls	r3, r3, #3
 800cc36:	4413      	add	r3, r2
 800cc38:	687a      	ldr	r2, [r7, #4]
 800cc3a:	6812      	ldr	r2, [r2, #0]
 800cc3c:	4413      	add	r3, r2
 800cc3e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc42:	881b      	ldrh	r3, [r3, #0]
 800cc44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc48:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800cc4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d009      	beq.n	800cc68 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6818      	ldr	r0, [r3, #0]
 800cc58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc5a:	6959      	ldr	r1, [r3, #20]
 800cc5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc5e:	895a      	ldrh	r2, [r3, #10]
 800cc60:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc64:	f005 ffd4 	bl	8012c10 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800cc68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc6a:	69da      	ldr	r2, [r3, #28]
 800cc6c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc70:	441a      	add	r2, r3
 800cc72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc74:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800cc76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc78:	695a      	ldr	r2, [r3, #20]
 800cc7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc7e:	441a      	add	r2, r3
 800cc80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc82:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800cc84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc86:	699b      	ldr	r3, [r3, #24]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d005      	beq.n	800cc98 <PCD_EP_ISR_Handler+0x41e>
 800cc8c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cc90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc92:	691b      	ldr	r3, [r3, #16]
 800cc94:	429a      	cmp	r2, r3
 800cc96:	d206      	bcs.n	800cca6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800cc98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc9a:	781b      	ldrb	r3, [r3, #0]
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f00a ff76 	bl	8017b90 <HAL_PCD_DataOutStageCallback>
 800cca4:	e005      	b.n	800ccb2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ccac:	4618      	mov	r0, r3
 800ccae:	f005 f888 	bl	8011dc2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800ccb2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ccb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	f000 8117 	beq.w	800ceec <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800ccbe:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800ccc2:	4613      	mov	r3, r2
 800ccc4:	009b      	lsls	r3, r3, #2
 800ccc6:	4413      	add	r3, r2
 800ccc8:	00db      	lsls	r3, r3, #3
 800ccca:	3310      	adds	r3, #16
 800cccc:	687a      	ldr	r2, [r7, #4]
 800ccce:	4413      	add	r3, r2
 800ccd0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	461a      	mov	r2, r3
 800ccd8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	4413      	add	r3, r2
 800cce0:	881b      	ldrh	r3, [r3, #0]
 800cce2:	b29b      	uxth	r3, r3
 800cce4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800cce8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800ccf8:	009b      	lsls	r3, r3, #2
 800ccfa:	441a      	add	r2, r3
 800ccfc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ccfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd06:	b29b      	uxth	r3, r3
 800cd08:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800cd0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd0c:	78db      	ldrb	r3, [r3, #3]
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	f040 80a1 	bne.w	800ce56 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800cd14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd16:	2200      	movs	r2, #0
 800cd18:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800cd1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd1c:	7b1b      	ldrb	r3, [r3, #12]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	f000 8092 	beq.w	800ce48 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800cd24:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cd26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d046      	beq.n	800cdbc <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cd2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd30:	785b      	ldrb	r3, [r3, #1]
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d126      	bne.n	800cd84 <PCD_EP_ISR_Handler+0x50a>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	617b      	str	r3, [r7, #20]
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd44:	b29b      	uxth	r3, r3
 800cd46:	461a      	mov	r2, r3
 800cd48:	697b      	ldr	r3, [r7, #20]
 800cd4a:	4413      	add	r3, r2
 800cd4c:	617b      	str	r3, [r7, #20]
 800cd4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	00da      	lsls	r2, r3, #3
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	4413      	add	r3, r2
 800cd58:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd5c:	613b      	str	r3, [r7, #16]
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	881b      	ldrh	r3, [r3, #0]
 800cd62:	b29b      	uxth	r3, r3
 800cd64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd68:	b29a      	uxth	r2, r3
 800cd6a:	693b      	ldr	r3, [r7, #16]
 800cd6c:	801a      	strh	r2, [r3, #0]
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	881b      	ldrh	r3, [r3, #0]
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd7c:	b29a      	uxth	r2, r3
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	801a      	strh	r2, [r3, #0]
 800cd82:	e061      	b.n	800ce48 <PCD_EP_ISR_Handler+0x5ce>
 800cd84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd86:	785b      	ldrb	r3, [r3, #1]
 800cd88:	2b01      	cmp	r3, #1
 800cd8a:	d15d      	bne.n	800ce48 <PCD_EP_ISR_Handler+0x5ce>
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	61fb      	str	r3, [r7, #28]
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cd9a:	b29b      	uxth	r3, r3
 800cd9c:	461a      	mov	r2, r3
 800cd9e:	69fb      	ldr	r3, [r7, #28]
 800cda0:	4413      	add	r3, r2
 800cda2:	61fb      	str	r3, [r7, #28]
 800cda4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cda6:	781b      	ldrb	r3, [r3, #0]
 800cda8:	00da      	lsls	r2, r3, #3
 800cdaa:	69fb      	ldr	r3, [r7, #28]
 800cdac:	4413      	add	r3, r2
 800cdae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cdb2:	61bb      	str	r3, [r7, #24]
 800cdb4:	69bb      	ldr	r3, [r7, #24]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	801a      	strh	r2, [r3, #0]
 800cdba:	e045      	b.n	800ce48 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cdc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdc4:	785b      	ldrb	r3, [r3, #1]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d126      	bne.n	800ce18 <PCD_EP_ISR_Handler+0x59e>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	461a      	mov	r2, r3
 800cddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdde:	4413      	add	r3, r2
 800cde0:	627b      	str	r3, [r7, #36]	@ 0x24
 800cde2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cde4:	781b      	ldrb	r3, [r3, #0]
 800cde6:	00da      	lsls	r2, r3, #3
 800cde8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdea:	4413      	add	r3, r2
 800cdec:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cdf0:	623b      	str	r3, [r7, #32]
 800cdf2:	6a3b      	ldr	r3, [r7, #32]
 800cdf4:	881b      	ldrh	r3, [r3, #0]
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cdfc:	b29a      	uxth	r2, r3
 800cdfe:	6a3b      	ldr	r3, [r7, #32]
 800ce00:	801a      	strh	r2, [r3, #0]
 800ce02:	6a3b      	ldr	r3, [r7, #32]
 800ce04:	881b      	ldrh	r3, [r3, #0]
 800ce06:	b29b      	uxth	r3, r3
 800ce08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce10:	b29a      	uxth	r2, r3
 800ce12:	6a3b      	ldr	r3, [r7, #32]
 800ce14:	801a      	strh	r2, [r3, #0]
 800ce16:	e017      	b.n	800ce48 <PCD_EP_ISR_Handler+0x5ce>
 800ce18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce1a:	785b      	ldrb	r3, [r3, #1]
 800ce1c:	2b01      	cmp	r3, #1
 800ce1e:	d113      	bne.n	800ce48 <PCD_EP_ISR_Handler+0x5ce>
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce28:	b29b      	uxth	r3, r3
 800ce2a:	461a      	mov	r2, r3
 800ce2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce2e:	4413      	add	r3, r2
 800ce30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	00da      	lsls	r2, r3, #3
 800ce38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce3a:	4413      	add	r3, r2
 800ce3c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ce40:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ce42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce44:	2200      	movs	r2, #0
 800ce46:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ce48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce4a:	781b      	ldrb	r3, [r3, #0]
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f00a feb9 	bl	8017bc6 <HAL_PCD_DataInStageCallback>
 800ce54:	e04a      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800ce56:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d13f      	bne.n	800cee0 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce68:	b29b      	uxth	r3, r3
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce6e:	781b      	ldrb	r3, [r3, #0]
 800ce70:	00db      	lsls	r3, r3, #3
 800ce72:	4413      	add	r3, r2
 800ce74:	687a      	ldr	r2, [r7, #4]
 800ce76:	6812      	ldr	r2, [r2, #0]
 800ce78:	4413      	add	r3, r2
 800ce7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ce7e:	881b      	ldrh	r3, [r3, #0]
 800ce80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ce84:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800ce86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce88:	699a      	ldr	r2, [r3, #24]
 800ce8a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d906      	bls.n	800ce9e <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800ce90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce92:	699a      	ldr	r2, [r3, #24]
 800ce94:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800ce96:	1ad2      	subs	r2, r2, r3
 800ce98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce9a:	619a      	str	r2, [r3, #24]
 800ce9c:	e002      	b.n	800cea4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800ce9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cea0:	2200      	movs	r2, #0
 800cea2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800cea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cea6:	699b      	ldr	r3, [r3, #24]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d106      	bne.n	800ceba <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ceac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f00a fe87 	bl	8017bc6 <HAL_PCD_DataInStageCallback>
 800ceb8:	e018      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800ceba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cebc:	695a      	ldr	r2, [r3, #20]
 800cebe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cec0:	441a      	add	r2, r3
 800cec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cec4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800cec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cec8:	69da      	ldr	r2, [r3, #28]
 800ceca:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800cecc:	441a      	add	r2, r3
 800cece:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ced0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ced8:	4618      	mov	r0, r3
 800ceda:	f004 ff72 	bl	8011dc2 <USB_EPStartXfer>
 800cede:	e005      	b.n	800ceec <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800cee0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cee2:	461a      	mov	r2, r3
 800cee4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cee6:	6878      	ldr	r0, [r7, #4]
 800cee8:	f000 f917 	bl	800d11a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800cef4:	b29b      	uxth	r3, r3
 800cef6:	b21b      	sxth	r3, r3
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	f6ff acc3 	blt.w	800c884 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800cefe:	2300      	movs	r3, #0
}
 800cf00:	4618      	mov	r0, r3
 800cf02:	3748      	adds	r7, #72	@ 0x48
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}

0800cf08 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b088      	sub	sp, #32
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	60f8      	str	r0, [r7, #12]
 800cf10:	60b9      	str	r1, [r7, #8]
 800cf12:	4613      	mov	r3, r2
 800cf14:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800cf16:	88fb      	ldrh	r3, [r7, #6]
 800cf18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d07c      	beq.n	800d01a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf28:	b29b      	uxth	r3, r3
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	68bb      	ldr	r3, [r7, #8]
 800cf2e:	781b      	ldrb	r3, [r3, #0]
 800cf30:	00db      	lsls	r3, r3, #3
 800cf32:	4413      	add	r3, r2
 800cf34:	68fa      	ldr	r2, [r7, #12]
 800cf36:	6812      	ldr	r2, [r2, #0]
 800cf38:	4413      	add	r3, r2
 800cf3a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf3e:	881b      	ldrh	r3, [r3, #0]
 800cf40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf44:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	699a      	ldr	r2, [r3, #24]
 800cf4a:	8b7b      	ldrh	r3, [r7, #26]
 800cf4c:	429a      	cmp	r2, r3
 800cf4e:	d306      	bcc.n	800cf5e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	699a      	ldr	r2, [r3, #24]
 800cf54:	8b7b      	ldrh	r3, [r7, #26]
 800cf56:	1ad2      	subs	r2, r2, r3
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	619a      	str	r2, [r3, #24]
 800cf5c:	e002      	b.n	800cf64 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	2200      	movs	r2, #0
 800cf62:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800cf64:	68bb      	ldr	r3, [r7, #8]
 800cf66:	699b      	ldr	r3, [r3, #24]
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d123      	bne.n	800cfb4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	461a      	mov	r2, r3
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	009b      	lsls	r3, r3, #2
 800cf78:	4413      	add	r3, r2
 800cf7a:	881b      	ldrh	r3, [r3, #0]
 800cf7c:	b29b      	uxth	r3, r3
 800cf7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cf82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf86:	833b      	strh	r3, [r7, #24]
 800cf88:	8b3b      	ldrh	r3, [r7, #24]
 800cf8a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cf8e:	833b      	strh	r3, [r7, #24]
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	461a      	mov	r2, r3
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	781b      	ldrb	r3, [r3, #0]
 800cf9a:	009b      	lsls	r3, r3, #2
 800cf9c:	441a      	add	r2, r3
 800cf9e:	8b3b      	ldrh	r3, [r7, #24]
 800cfa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfb0:	b29b      	uxth	r3, r3
 800cfb2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800cfb4:	88fb      	ldrh	r3, [r7, #6]
 800cfb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d01f      	beq.n	800cffe <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	68bb      	ldr	r3, [r7, #8]
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	009b      	lsls	r3, r3, #2
 800cfca:	4413      	add	r3, r2
 800cfcc:	881b      	ldrh	r3, [r3, #0]
 800cfce:	b29b      	uxth	r3, r3
 800cfd0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfd8:	82fb      	strh	r3, [r7, #22]
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	461a      	mov	r2, r3
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	781b      	ldrb	r3, [r3, #0]
 800cfe4:	009b      	lsls	r3, r3, #2
 800cfe6:	441a      	add	r2, r3
 800cfe8:	8afb      	ldrh	r3, [r7, #22]
 800cfea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cff2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cff6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cffa:	b29b      	uxth	r3, r3
 800cffc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800cffe:	8b7b      	ldrh	r3, [r7, #26]
 800d000:	2b00      	cmp	r3, #0
 800d002:	f000 8085 	beq.w	800d110 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	6818      	ldr	r0, [r3, #0]
 800d00a:	68bb      	ldr	r3, [r7, #8]
 800d00c:	6959      	ldr	r1, [r3, #20]
 800d00e:	68bb      	ldr	r3, [r7, #8]
 800d010:	891a      	ldrh	r2, [r3, #8]
 800d012:	8b7b      	ldrh	r3, [r7, #26]
 800d014:	f005 fdfc 	bl	8012c10 <USB_ReadPMA>
 800d018:	e07a      	b.n	800d110 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d022:	b29b      	uxth	r3, r3
 800d024:	461a      	mov	r2, r3
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	781b      	ldrb	r3, [r3, #0]
 800d02a:	00db      	lsls	r3, r3, #3
 800d02c:	4413      	add	r3, r2
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	6812      	ldr	r2, [r2, #0]
 800d032:	4413      	add	r3, r2
 800d034:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d038:	881b      	ldrh	r3, [r3, #0]
 800d03a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d03e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800d040:	68bb      	ldr	r3, [r7, #8]
 800d042:	699a      	ldr	r2, [r3, #24]
 800d044:	8b7b      	ldrh	r3, [r7, #26]
 800d046:	429a      	cmp	r2, r3
 800d048:	d306      	bcc.n	800d058 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800d04a:	68bb      	ldr	r3, [r7, #8]
 800d04c:	699a      	ldr	r2, [r3, #24]
 800d04e:	8b7b      	ldrh	r3, [r7, #26]
 800d050:	1ad2      	subs	r2, r2, r3
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	619a      	str	r2, [r3, #24]
 800d056:	e002      	b.n	800d05e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	2200      	movs	r2, #0
 800d05c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	699b      	ldr	r3, [r3, #24]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d123      	bne.n	800d0ae <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	461a      	mov	r2, r3
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	781b      	ldrb	r3, [r3, #0]
 800d070:	009b      	lsls	r3, r3, #2
 800d072:	4413      	add	r3, r2
 800d074:	881b      	ldrh	r3, [r3, #0]
 800d076:	b29b      	uxth	r3, r3
 800d078:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d07c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d080:	83fb      	strh	r3, [r7, #30]
 800d082:	8bfb      	ldrh	r3, [r7, #30]
 800d084:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d088:	83fb      	strh	r3, [r7, #30]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	461a      	mov	r2, r3
 800d090:	68bb      	ldr	r3, [r7, #8]
 800d092:	781b      	ldrb	r3, [r3, #0]
 800d094:	009b      	lsls	r3, r3, #2
 800d096:	441a      	add	r2, r3
 800d098:	8bfb      	ldrh	r3, [r7, #30]
 800d09a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d09e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0aa:	b29b      	uxth	r3, r3
 800d0ac:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800d0ae:	88fb      	ldrh	r3, [r7, #6]
 800d0b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d11f      	bne.n	800d0f8 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	461a      	mov	r2, r3
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	009b      	lsls	r3, r3, #2
 800d0c4:	4413      	add	r3, r2
 800d0c6:	881b      	ldrh	r3, [r3, #0]
 800d0c8:	b29b      	uxth	r3, r3
 800d0ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0d2:	83bb      	strh	r3, [r7, #28]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	461a      	mov	r2, r3
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	781b      	ldrb	r3, [r3, #0]
 800d0de:	009b      	lsls	r3, r3, #2
 800d0e0:	441a      	add	r2, r3
 800d0e2:	8bbb      	ldrh	r3, [r7, #28]
 800d0e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0f0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800d0f8:	8b7b      	ldrh	r3, [r7, #26]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d008      	beq.n	800d110 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	6818      	ldr	r0, [r3, #0]
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	6959      	ldr	r1, [r3, #20]
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	895a      	ldrh	r2, [r3, #10]
 800d10a:	8b7b      	ldrh	r3, [r7, #26]
 800d10c:	f005 fd80 	bl	8012c10 <USB_ReadPMA>
    }
  }

  return count;
 800d110:	8b7b      	ldrh	r3, [r7, #26]
}
 800d112:	4618      	mov	r0, r3
 800d114:	3720      	adds	r7, #32
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}

0800d11a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800d11a:	b580      	push	{r7, lr}
 800d11c:	b0a6      	sub	sp, #152	@ 0x98
 800d11e:	af00      	add	r7, sp, #0
 800d120:	60f8      	str	r0, [r7, #12]
 800d122:	60b9      	str	r1, [r7, #8]
 800d124:	4613      	mov	r3, r2
 800d126:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800d128:	88fb      	ldrh	r3, [r7, #6]
 800d12a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d12e:	2b00      	cmp	r3, #0
 800d130:	f000 81f7 	beq.w	800d522 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d13c:	b29b      	uxth	r3, r3
 800d13e:	461a      	mov	r2, r3
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	00db      	lsls	r3, r3, #3
 800d146:	4413      	add	r3, r2
 800d148:	68fa      	ldr	r2, [r7, #12]
 800d14a:	6812      	ldr	r2, [r2, #0]
 800d14c:	4413      	add	r3, r2
 800d14e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d152:	881b      	ldrh	r3, [r3, #0]
 800d154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d158:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	699a      	ldr	r2, [r3, #24]
 800d160:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d164:	429a      	cmp	r2, r3
 800d166:	d907      	bls.n	800d178 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	699a      	ldr	r2, [r3, #24]
 800d16c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d170:	1ad2      	subs	r2, r2, r3
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	619a      	str	r2, [r3, #24]
 800d176:	e002      	b.n	800d17e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	2200      	movs	r2, #0
 800d17c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	699b      	ldr	r3, [r3, #24]
 800d182:	2b00      	cmp	r3, #0
 800d184:	f040 80e1 	bne.w	800d34a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d188:	68bb      	ldr	r3, [r7, #8]
 800d18a:	785b      	ldrb	r3, [r3, #1]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d126      	bne.n	800d1de <HAL_PCD_EP_DB_Transmit+0xc4>
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	633b      	str	r3, [r7, #48]	@ 0x30
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d19e:	b29b      	uxth	r3, r3
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a4:	4413      	add	r3, r2
 800d1a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	00da      	lsls	r2, r3, #3
 800d1ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b0:	4413      	add	r3, r2
 800d1b2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d1b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ba:	881b      	ldrh	r3, [r3, #0]
 800d1bc:	b29b      	uxth	r3, r3
 800d1be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d1c2:	b29a      	uxth	r2, r3
 800d1c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1c6:	801a      	strh	r2, [r3, #0]
 800d1c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1ca:	881b      	ldrh	r3, [r3, #0]
 800d1cc:	b29b      	uxth	r3, r3
 800d1ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1d6:	b29a      	uxth	r2, r3
 800d1d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1da:	801a      	strh	r2, [r3, #0]
 800d1dc:	e01a      	b.n	800d214 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	785b      	ldrb	r3, [r3, #1]
 800d1e2:	2b01      	cmp	r3, #1
 800d1e4:	d116      	bne.n	800d214 <HAL_PCD_EP_DB_Transmit+0xfa>
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1f4:	b29b      	uxth	r3, r3
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1fa:	4413      	add	r3, r2
 800d1fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	00da      	lsls	r2, r3, #3
 800d204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d206:	4413      	add	r3, r2
 800d208:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d20c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d20e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d210:	2200      	movs	r2, #0
 800d212:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d21a:	68bb      	ldr	r3, [r7, #8]
 800d21c:	785b      	ldrb	r3, [r3, #1]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d126      	bne.n	800d270 <HAL_PCD_EP_DB_Transmit+0x156>
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	623b      	str	r3, [r7, #32]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d230:	b29b      	uxth	r3, r3
 800d232:	461a      	mov	r2, r3
 800d234:	6a3b      	ldr	r3, [r7, #32]
 800d236:	4413      	add	r3, r2
 800d238:	623b      	str	r3, [r7, #32]
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	00da      	lsls	r2, r3, #3
 800d240:	6a3b      	ldr	r3, [r7, #32]
 800d242:	4413      	add	r3, r2
 800d244:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d248:	61fb      	str	r3, [r7, #28]
 800d24a:	69fb      	ldr	r3, [r7, #28]
 800d24c:	881b      	ldrh	r3, [r3, #0]
 800d24e:	b29b      	uxth	r3, r3
 800d250:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d254:	b29a      	uxth	r2, r3
 800d256:	69fb      	ldr	r3, [r7, #28]
 800d258:	801a      	strh	r2, [r3, #0]
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	881b      	ldrh	r3, [r3, #0]
 800d25e:	b29b      	uxth	r3, r3
 800d260:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d264:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d268:	b29a      	uxth	r2, r3
 800d26a:	69fb      	ldr	r3, [r7, #28]
 800d26c:	801a      	strh	r2, [r3, #0]
 800d26e:	e017      	b.n	800d2a0 <HAL_PCD_EP_DB_Transmit+0x186>
 800d270:	68bb      	ldr	r3, [r7, #8]
 800d272:	785b      	ldrb	r3, [r3, #1]
 800d274:	2b01      	cmp	r3, #1
 800d276:	d113      	bne.n	800d2a0 <HAL_PCD_EP_DB_Transmit+0x186>
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d280:	b29b      	uxth	r3, r3
 800d282:	461a      	mov	r2, r3
 800d284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d286:	4413      	add	r3, r2
 800d288:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	781b      	ldrb	r3, [r3, #0]
 800d28e:	00da      	lsls	r2, r3, #3
 800d290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d292:	4413      	add	r3, r2
 800d294:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d298:	627b      	str	r3, [r7, #36]	@ 0x24
 800d29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d29c:	2200      	movs	r2, #0
 800d29e:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d2a0:	68bb      	ldr	r3, [r7, #8]
 800d2a2:	78db      	ldrb	r3, [r3, #3]
 800d2a4:	2b02      	cmp	r3, #2
 800d2a6:	d123      	bne.n	800d2f0 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	461a      	mov	r2, r3
 800d2ae:	68bb      	ldr	r3, [r7, #8]
 800d2b0:	781b      	ldrb	r3, [r3, #0]
 800d2b2:	009b      	lsls	r3, r3, #2
 800d2b4:	4413      	add	r3, r2
 800d2b6:	881b      	ldrh	r3, [r3, #0]
 800d2b8:	b29b      	uxth	r3, r3
 800d2ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d2be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2c2:	837b      	strh	r3, [r7, #26]
 800d2c4:	8b7b      	ldrh	r3, [r7, #26]
 800d2c6:	f083 0320 	eor.w	r3, r3, #32
 800d2ca:	837b      	strh	r3, [r7, #26]
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	461a      	mov	r2, r3
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	781b      	ldrb	r3, [r3, #0]
 800d2d6:	009b      	lsls	r3, r3, #2
 800d2d8:	441a      	add	r2, r3
 800d2da:	8b7b      	ldrh	r3, [r7, #26]
 800d2dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	4619      	mov	r1, r3
 800d2f6:	68f8      	ldr	r0, [r7, #12]
 800d2f8:	f00a fc65 	bl	8017bc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d2fc:	88fb      	ldrh	r3, [r7, #6]
 800d2fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d302:	2b00      	cmp	r3, #0
 800d304:	d01f      	beq.n	800d346 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	461a      	mov	r2, r3
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	009b      	lsls	r3, r3, #2
 800d312:	4413      	add	r3, r2
 800d314:	881b      	ldrh	r3, [r3, #0]
 800d316:	b29b      	uxth	r3, r3
 800d318:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d31c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d320:	833b      	strh	r3, [r7, #24]
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	461a      	mov	r2, r3
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	009b      	lsls	r3, r3, #2
 800d32e:	441a      	add	r2, r3
 800d330:	8b3b      	ldrh	r3, [r7, #24]
 800d332:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d336:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d33a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d33e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d342:	b29b      	uxth	r3, r3
 800d344:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d346:	2300      	movs	r3, #0
 800d348:	e31f      	b.n	800d98a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800d34a:	88fb      	ldrh	r3, [r7, #6]
 800d34c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d350:	2b00      	cmp	r3, #0
 800d352:	d021      	beq.n	800d398 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	461a      	mov	r2, r3
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	781b      	ldrb	r3, [r3, #0]
 800d35e:	009b      	lsls	r3, r3, #2
 800d360:	4413      	add	r3, r2
 800d362:	881b      	ldrh	r3, [r3, #0]
 800d364:	b29b      	uxth	r3, r3
 800d366:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d36a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d36e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	461a      	mov	r2, r3
 800d378:	68bb      	ldr	r3, [r7, #8]
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	009b      	lsls	r3, r3, #2
 800d37e:	441a      	add	r2, r3
 800d380:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800d384:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d388:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d38c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d394:	b29b      	uxth	r3, r3
 800d396:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	f040 82ca 	bne.w	800d938 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d3a4:	68bb      	ldr	r3, [r7, #8]
 800d3a6:	695a      	ldr	r2, [r3, #20]
 800d3a8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d3ac:	441a      	add	r2, r3
 800d3ae:	68bb      	ldr	r3, [r7, #8]
 800d3b0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	69da      	ldr	r2, [r3, #28]
 800d3b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d3ba:	441a      	add	r2, r3
 800d3bc:	68bb      	ldr	r3, [r7, #8]
 800d3be:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d3c0:	68bb      	ldr	r3, [r7, #8]
 800d3c2:	6a1a      	ldr	r2, [r3, #32]
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	691b      	ldr	r3, [r3, #16]
 800d3c8:	429a      	cmp	r2, r3
 800d3ca:	d309      	bcc.n	800d3e0 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	691b      	ldr	r3, [r3, #16]
 800d3d0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d3d2:	68bb      	ldr	r3, [r7, #8]
 800d3d4:	6a1a      	ldr	r2, [r3, #32]
 800d3d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3d8:	1ad2      	subs	r2, r2, r3
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	621a      	str	r2, [r3, #32]
 800d3de:	e015      	b.n	800d40c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	6a1b      	ldr	r3, [r3, #32]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d107      	bne.n	800d3f8 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800d3e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d3ec:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d3f6:	e009      	b.n	800d40c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800d400:	68bb      	ldr	r3, [r7, #8]
 800d402:	6a1b      	ldr	r3, [r3, #32]
 800d404:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	2200      	movs	r2, #0
 800d40a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	785b      	ldrb	r3, [r3, #1]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d15f      	bne.n	800d4d4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	643b      	str	r3, [r7, #64]	@ 0x40
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d422:	b29b      	uxth	r3, r3
 800d424:	461a      	mov	r2, r3
 800d426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d428:	4413      	add	r3, r2
 800d42a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d42c:	68bb      	ldr	r3, [r7, #8]
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	00da      	lsls	r2, r3, #3
 800d432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d434:	4413      	add	r3, r2
 800d436:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d43a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d43c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d43e:	881b      	ldrh	r3, [r3, #0]
 800d440:	b29b      	uxth	r3, r3
 800d442:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d446:	b29a      	uxth	r2, r3
 800d448:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d44a:	801a      	strh	r2, [r3, #0]
 800d44c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d10a      	bne.n	800d468 <HAL_PCD_EP_DB_Transmit+0x34e>
 800d452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d454:	881b      	ldrh	r3, [r3, #0]
 800d456:	b29b      	uxth	r3, r3
 800d458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d45c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d460:	b29a      	uxth	r2, r3
 800d462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d464:	801a      	strh	r2, [r3, #0]
 800d466:	e051      	b.n	800d50c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d468:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d46a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d46c:	d816      	bhi.n	800d49c <HAL_PCD_EP_DB_Transmit+0x382>
 800d46e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d470:	085b      	lsrs	r3, r3, #1
 800d472:	653b      	str	r3, [r7, #80]	@ 0x50
 800d474:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d476:	f003 0301 	and.w	r3, r3, #1
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d002      	beq.n	800d484 <HAL_PCD_EP_DB_Transmit+0x36a>
 800d47e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d480:	3301      	adds	r3, #1
 800d482:	653b      	str	r3, [r7, #80]	@ 0x50
 800d484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d486:	881b      	ldrh	r3, [r3, #0]
 800d488:	b29a      	uxth	r2, r3
 800d48a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	029b      	lsls	r3, r3, #10
 800d490:	b29b      	uxth	r3, r3
 800d492:	4313      	orrs	r3, r2
 800d494:	b29a      	uxth	r2, r3
 800d496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d498:	801a      	strh	r2, [r3, #0]
 800d49a:	e037      	b.n	800d50c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d49c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d49e:	095b      	lsrs	r3, r3, #5
 800d4a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4a4:	f003 031f 	and.w	r3, r3, #31
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d102      	bne.n	800d4b2 <HAL_PCD_EP_DB_Transmit+0x398>
 800d4ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ae:	3b01      	subs	r3, #1
 800d4b0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4b4:	881b      	ldrh	r3, [r3, #0]
 800d4b6:	b29a      	uxth	r2, r3
 800d4b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	029b      	lsls	r3, r3, #10
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4cc:	b29a      	uxth	r2, r3
 800d4ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4d0:	801a      	strh	r2, [r3, #0]
 800d4d2:	e01b      	b.n	800d50c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	785b      	ldrb	r3, [r3, #1]
 800d4d8:	2b01      	cmp	r3, #1
 800d4da:	d117      	bne.n	800d50c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4ea:	b29b      	uxth	r3, r3
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4f0:	4413      	add	r3, r2
 800d4f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d4f4:	68bb      	ldr	r3, [r7, #8]
 800d4f6:	781b      	ldrb	r3, [r3, #0]
 800d4f8:	00da      	lsls	r2, r3, #3
 800d4fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4fc:	4413      	add	r3, r2
 800d4fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d502:	647b      	str	r3, [r7, #68]	@ 0x44
 800d504:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d506:	b29a      	uxth	r2, r3
 800d508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d50a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	6818      	ldr	r0, [r3, #0]
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	6959      	ldr	r1, [r3, #20]
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	891a      	ldrh	r2, [r3, #8]
 800d518:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	f005 fb35 	bl	8012b8a <USB_WritePMA>
 800d520:	e20a      	b.n	800d938 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	461a      	mov	r2, r3
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	781b      	ldrb	r3, [r3, #0]
 800d532:	00db      	lsls	r3, r3, #3
 800d534:	4413      	add	r3, r2
 800d536:	68fa      	ldr	r2, [r7, #12]
 800d538:	6812      	ldr	r2, [r2, #0]
 800d53a:	4413      	add	r3, r2
 800d53c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d540:	881b      	ldrh	r3, [r3, #0]
 800d542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d546:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	699a      	ldr	r2, [r3, #24]
 800d54e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d552:	429a      	cmp	r2, r3
 800d554:	d307      	bcc.n	800d566 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800d556:	68bb      	ldr	r3, [r7, #8]
 800d558:	699a      	ldr	r2, [r3, #24]
 800d55a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d55e:	1ad2      	subs	r2, r2, r3
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	619a      	str	r2, [r3, #24]
 800d564:	e002      	b.n	800d56c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	2200      	movs	r2, #0
 800d56a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800d56c:	68bb      	ldr	r3, [r7, #8]
 800d56e:	699b      	ldr	r3, [r3, #24]
 800d570:	2b00      	cmp	r3, #0
 800d572:	f040 80f6 	bne.w	800d762 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	785b      	ldrb	r3, [r3, #1]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d126      	bne.n	800d5cc <HAL_PCD_EP_DB_Transmit+0x4b2>
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	677b      	str	r3, [r7, #116]	@ 0x74
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d58c:	b29b      	uxth	r3, r3
 800d58e:	461a      	mov	r2, r3
 800d590:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d592:	4413      	add	r3, r2
 800d594:	677b      	str	r3, [r7, #116]	@ 0x74
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	00da      	lsls	r2, r3, #3
 800d59c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d59e:	4413      	add	r3, r2
 800d5a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5a4:	673b      	str	r3, [r7, #112]	@ 0x70
 800d5a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d5a8:	881b      	ldrh	r3, [r3, #0]
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d5b0:	b29a      	uxth	r2, r3
 800d5b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d5b4:	801a      	strh	r2, [r3, #0]
 800d5b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d5b8:	881b      	ldrh	r3, [r3, #0]
 800d5ba:	b29b      	uxth	r3, r3
 800d5bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5c4:	b29a      	uxth	r2, r3
 800d5c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d5c8:	801a      	strh	r2, [r3, #0]
 800d5ca:	e01a      	b.n	800d602 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	785b      	ldrb	r3, [r3, #1]
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d116      	bne.n	800d602 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5e2:	b29b      	uxth	r3, r3
 800d5e4:	461a      	mov	r2, r3
 800d5e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d5e8:	4413      	add	r3, r2
 800d5ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	781b      	ldrb	r3, [r3, #0]
 800d5f0:	00da      	lsls	r2, r3, #3
 800d5f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d5f4:	4413      	add	r3, r2
 800d5f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d5fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5fe:	2200      	movs	r2, #0
 800d600:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d60a:	68bb      	ldr	r3, [r7, #8]
 800d60c:	785b      	ldrb	r3, [r3, #1]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d12f      	bne.n	800d672 <HAL_PCD_EP_DB_Transmit+0x558>
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d622:	b29b      	uxth	r3, r3
 800d624:	461a      	mov	r2, r3
 800d626:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d62a:	4413      	add	r3, r2
 800d62c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	781b      	ldrb	r3, [r3, #0]
 800d634:	00da      	lsls	r2, r3, #3
 800d636:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d63a:	4413      	add	r3, r2
 800d63c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d644:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d648:	881b      	ldrh	r3, [r3, #0]
 800d64a:	b29b      	uxth	r3, r3
 800d64c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d650:	b29a      	uxth	r2, r3
 800d652:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d656:	801a      	strh	r2, [r3, #0]
 800d658:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d65c:	881b      	ldrh	r3, [r3, #0]
 800d65e:	b29b      	uxth	r3, r3
 800d660:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d664:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d668:	b29a      	uxth	r2, r3
 800d66a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d66e:	801a      	strh	r2, [r3, #0]
 800d670:	e01c      	b.n	800d6ac <HAL_PCD_EP_DB_Transmit+0x592>
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	785b      	ldrb	r3, [r3, #1]
 800d676:	2b01      	cmp	r3, #1
 800d678:	d118      	bne.n	800d6ac <HAL_PCD_EP_DB_Transmit+0x592>
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d682:	b29b      	uxth	r3, r3
 800d684:	461a      	mov	r2, r3
 800d686:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d68a:	4413      	add	r3, r2
 800d68c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d690:	68bb      	ldr	r3, [r7, #8]
 800d692:	781b      	ldrb	r3, [r3, #0]
 800d694:	00da      	lsls	r2, r3, #3
 800d696:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d69a:	4413      	add	r3, r2
 800d69c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d6a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d6a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800d6ac:	68bb      	ldr	r3, [r7, #8]
 800d6ae:	78db      	ldrb	r3, [r3, #3]
 800d6b0:	2b02      	cmp	r3, #2
 800d6b2:	d127      	bne.n	800d704 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	461a      	mov	r2, r3
 800d6ba:	68bb      	ldr	r3, [r7, #8]
 800d6bc:	781b      	ldrb	r3, [r3, #0]
 800d6be:	009b      	lsls	r3, r3, #2
 800d6c0:	4413      	add	r3, r2
 800d6c2:	881b      	ldrh	r3, [r3, #0]
 800d6c4:	b29b      	uxth	r3, r3
 800d6c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6ce:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d6d2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d6d6:	f083 0320 	eor.w	r3, r3, #32
 800d6da:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	461a      	mov	r2, r3
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	781b      	ldrb	r3, [r3, #0]
 800d6e8:	009b      	lsls	r3, r3, #2
 800d6ea:	441a      	add	r2, r3
 800d6ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d6f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d700:	b29b      	uxth	r3, r3
 800d702:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	4619      	mov	r1, r3
 800d70a:	68f8      	ldr	r0, [r7, #12]
 800d70c:	f00a fa5b 	bl	8017bc6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d710:	88fb      	ldrh	r3, [r7, #6]
 800d712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d716:	2b00      	cmp	r3, #0
 800d718:	d121      	bne.n	800d75e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	461a      	mov	r2, r3
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	781b      	ldrb	r3, [r3, #0]
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	4413      	add	r3, r2
 800d728:	881b      	ldrh	r3, [r3, #0]
 800d72a:	b29b      	uxth	r3, r3
 800d72c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d734:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	461a      	mov	r2, r3
 800d73e:	68bb      	ldr	r3, [r7, #8]
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	009b      	lsls	r3, r3, #2
 800d744:	441a      	add	r2, r3
 800d746:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d74a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d74e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d752:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d75a:	b29b      	uxth	r3, r3
 800d75c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800d75e:	2300      	movs	r3, #0
 800d760:	e113      	b.n	800d98a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800d762:	88fb      	ldrh	r3, [r7, #6]
 800d764:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d121      	bne.n	800d7b0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	461a      	mov	r2, r3
 800d772:	68bb      	ldr	r3, [r7, #8]
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	009b      	lsls	r3, r3, #2
 800d778:	4413      	add	r3, r2
 800d77a:	881b      	ldrh	r3, [r3, #0]
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d782:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d786:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	461a      	mov	r2, r3
 800d790:	68bb      	ldr	r3, [r7, #8]
 800d792:	781b      	ldrb	r3, [r3, #0]
 800d794:	009b      	lsls	r3, r3, #2
 800d796:	441a      	add	r2, r3
 800d798:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d79c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d7a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7ac:	b29b      	uxth	r3, r3
 800d7ae:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	f040 80be 	bne.w	800d938 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	695a      	ldr	r2, [r3, #20]
 800d7c0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d7c4:	441a      	add	r2, r3
 800d7c6:	68bb      	ldr	r3, [r7, #8]
 800d7c8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	69da      	ldr	r2, [r3, #28]
 800d7ce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d7d2:	441a      	add	r2, r3
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	6a1a      	ldr	r2, [r3, #32]
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	691b      	ldr	r3, [r3, #16]
 800d7e0:	429a      	cmp	r2, r3
 800d7e2:	d309      	bcc.n	800d7f8 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	691b      	ldr	r3, [r3, #16]
 800d7e8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800d7ea:	68bb      	ldr	r3, [r7, #8]
 800d7ec:	6a1a      	ldr	r2, [r3, #32]
 800d7ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d7f0:	1ad2      	subs	r2, r2, r3
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	621a      	str	r2, [r3, #32]
 800d7f6:	e015      	b.n	800d824 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	6a1b      	ldr	r3, [r3, #32]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d107      	bne.n	800d810 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800d800:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800d804:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	2200      	movs	r2, #0
 800d80a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800d80e:	e009      	b.n	800d824 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	6a1b      	ldr	r3, [r3, #32]
 800d814:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	2200      	movs	r2, #0
 800d81a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	2200      	movs	r2, #0
 800d820:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	785b      	ldrb	r3, [r3, #1]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d15f      	bne.n	800d8f2 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d840:	b29b      	uxth	r3, r3
 800d842:	461a      	mov	r2, r3
 800d844:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d846:	4413      	add	r3, r2
 800d848:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	781b      	ldrb	r3, [r3, #0]
 800d84e:	00da      	lsls	r2, r3, #3
 800d850:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d852:	4413      	add	r3, r2
 800d854:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d858:	667b      	str	r3, [r7, #100]	@ 0x64
 800d85a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d85c:	881b      	ldrh	r3, [r3, #0]
 800d85e:	b29b      	uxth	r3, r3
 800d860:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d864:	b29a      	uxth	r2, r3
 800d866:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d868:	801a      	strh	r2, [r3, #0]
 800d86a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d10a      	bne.n	800d886 <HAL_PCD_EP_DB_Transmit+0x76c>
 800d870:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d872:	881b      	ldrh	r3, [r3, #0]
 800d874:	b29b      	uxth	r3, r3
 800d876:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d87a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d87e:	b29a      	uxth	r2, r3
 800d880:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d882:	801a      	strh	r2, [r3, #0]
 800d884:	e04e      	b.n	800d924 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d886:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d888:	2b3e      	cmp	r3, #62	@ 0x3e
 800d88a:	d816      	bhi.n	800d8ba <HAL_PCD_EP_DB_Transmit+0x7a0>
 800d88c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d88e:	085b      	lsrs	r3, r3, #1
 800d890:	663b      	str	r3, [r7, #96]	@ 0x60
 800d892:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d894:	f003 0301 	and.w	r3, r3, #1
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d002      	beq.n	800d8a2 <HAL_PCD_EP_DB_Transmit+0x788>
 800d89c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d89e:	3301      	adds	r3, #1
 800d8a0:	663b      	str	r3, [r7, #96]	@ 0x60
 800d8a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d8a4:	881b      	ldrh	r3, [r3, #0]
 800d8a6:	b29a      	uxth	r2, r3
 800d8a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d8aa:	b29b      	uxth	r3, r3
 800d8ac:	029b      	lsls	r3, r3, #10
 800d8ae:	b29b      	uxth	r3, r3
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	b29a      	uxth	r2, r3
 800d8b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d8b6:	801a      	strh	r2, [r3, #0]
 800d8b8:	e034      	b.n	800d924 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d8ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8bc:	095b      	lsrs	r3, r3, #5
 800d8be:	663b      	str	r3, [r7, #96]	@ 0x60
 800d8c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d8c2:	f003 031f 	and.w	r3, r3, #31
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d102      	bne.n	800d8d0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800d8ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	663b      	str	r3, [r7, #96]	@ 0x60
 800d8d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d8d2:	881b      	ldrh	r3, [r3, #0]
 800d8d4:	b29a      	uxth	r2, r3
 800d8d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d8d8:	b29b      	uxth	r3, r3
 800d8da:	029b      	lsls	r3, r3, #10
 800d8dc:	b29b      	uxth	r3, r3
 800d8de:	4313      	orrs	r3, r2
 800d8e0:	b29b      	uxth	r3, r3
 800d8e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8ea:	b29a      	uxth	r2, r3
 800d8ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d8ee:	801a      	strh	r2, [r3, #0]
 800d8f0:	e018      	b.n	800d924 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d8f2:	68bb      	ldr	r3, [r7, #8]
 800d8f4:	785b      	ldrb	r3, [r3, #1]
 800d8f6:	2b01      	cmp	r3, #1
 800d8f8:	d114      	bne.n	800d924 <HAL_PCD_EP_DB_Transmit+0x80a>
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d902:	b29b      	uxth	r3, r3
 800d904:	461a      	mov	r2, r3
 800d906:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d908:	4413      	add	r3, r2
 800d90a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d90c:	68bb      	ldr	r3, [r7, #8]
 800d90e:	781b      	ldrb	r3, [r3, #0]
 800d910:	00da      	lsls	r2, r3, #3
 800d912:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d914:	4413      	add	r3, r2
 800d916:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d91a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d91c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d91e:	b29a      	uxth	r2, r3
 800d920:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d922:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	6818      	ldr	r0, [r3, #0]
 800d928:	68bb      	ldr	r3, [r7, #8]
 800d92a:	6959      	ldr	r1, [r3, #20]
 800d92c:	68bb      	ldr	r3, [r7, #8]
 800d92e:	895a      	ldrh	r2, [r3, #10]
 800d930:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d932:	b29b      	uxth	r3, r3
 800d934:	f005 f929 	bl	8012b8a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	461a      	mov	r2, r3
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	781b      	ldrb	r3, [r3, #0]
 800d942:	009b      	lsls	r3, r3, #2
 800d944:	4413      	add	r3, r2
 800d946:	881b      	ldrh	r3, [r3, #0]
 800d948:	b29b      	uxth	r3, r3
 800d94a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d94e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d952:	82fb      	strh	r3, [r7, #22]
 800d954:	8afb      	ldrh	r3, [r7, #22]
 800d956:	f083 0310 	eor.w	r3, r3, #16
 800d95a:	82fb      	strh	r3, [r7, #22]
 800d95c:	8afb      	ldrh	r3, [r7, #22]
 800d95e:	f083 0320 	eor.w	r3, r3, #32
 800d962:	82fb      	strh	r3, [r7, #22]
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	461a      	mov	r2, r3
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	009b      	lsls	r3, r3, #2
 800d970:	441a      	add	r2, r3
 800d972:	8afb      	ldrh	r3, [r7, #22]
 800d974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d978:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d97c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d984:	b29b      	uxth	r3, r3
 800d986:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800d988:	2300      	movs	r3, #0
}
 800d98a:	4618      	mov	r0, r3
 800d98c:	3798      	adds	r7, #152	@ 0x98
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}

0800d992 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800d992:	b480      	push	{r7}
 800d994:	b087      	sub	sp, #28
 800d996:	af00      	add	r7, sp, #0
 800d998:	60f8      	str	r0, [r7, #12]
 800d99a:	607b      	str	r3, [r7, #4]
 800d99c:	460b      	mov	r3, r1
 800d99e:	817b      	strh	r3, [r7, #10]
 800d9a0:	4613      	mov	r3, r2
 800d9a2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800d9a4:	897b      	ldrh	r3, [r7, #10]
 800d9a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9aa:	b29b      	uxth	r3, r3
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d00b      	beq.n	800d9c8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d9b0:	897b      	ldrh	r3, [r7, #10]
 800d9b2:	f003 0207 	and.w	r2, r3, #7
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	009b      	lsls	r3, r3, #2
 800d9ba:	4413      	add	r3, r2
 800d9bc:	00db      	lsls	r3, r3, #3
 800d9be:	3310      	adds	r3, #16
 800d9c0:	68fa      	ldr	r2, [r7, #12]
 800d9c2:	4413      	add	r3, r2
 800d9c4:	617b      	str	r3, [r7, #20]
 800d9c6:	e009      	b.n	800d9dc <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d9c8:	897a      	ldrh	r2, [r7, #10]
 800d9ca:	4613      	mov	r3, r2
 800d9cc:	009b      	lsls	r3, r3, #2
 800d9ce:	4413      	add	r3, r2
 800d9d0:	00db      	lsls	r3, r3, #3
 800d9d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d9d6:	68fa      	ldr	r2, [r7, #12]
 800d9d8:	4413      	add	r3, r2
 800d9da:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800d9dc:	893b      	ldrh	r3, [r7, #8]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d107      	bne.n	800d9f2 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800d9e2:	697b      	ldr	r3, [r7, #20]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	b29a      	uxth	r2, r3
 800d9ec:	697b      	ldr	r3, [r7, #20]
 800d9ee:	80da      	strh	r2, [r3, #6]
 800d9f0:	e00b      	b.n	800da0a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800d9f2:	697b      	ldr	r3, [r7, #20]
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	b29a      	uxth	r2, r3
 800d9fc:	697b      	ldr	r3, [r7, #20]
 800d9fe:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	0c1b      	lsrs	r3, r3, #16
 800da04:	b29a      	uxth	r2, r3
 800da06:	697b      	ldr	r3, [r7, #20]
 800da08:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800da0a:	2300      	movs	r3, #0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	371c      	adds	r7, #28
 800da10:	46bd      	mov	sp, r7
 800da12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da16:	4770      	bx	lr

0800da18 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800da18:	b480      	push	{r7}
 800da1a:	b085      	sub	sp, #20
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2201      	movs	r2, #1
 800da2a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2200      	movs	r2, #0
 800da32:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800da3c:	b29b      	uxth	r3, r3
 800da3e:	f043 0301 	orr.w	r3, r3, #1
 800da42:	b29a      	uxth	r2, r3
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800da50:	b29b      	uxth	r3, r3
 800da52:	f043 0302 	orr.w	r3, r3, #2
 800da56:	b29a      	uxth	r2, r3
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800da5e:	2300      	movs	r3, #0
}
 800da60:	4618      	mov	r0, r3
 800da62:	3714      	adds	r7, #20
 800da64:	46bd      	mov	sp, r7
 800da66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6a:	4770      	bx	lr

0800da6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800da6c:	b480      	push	{r7}
 800da6e:	b085      	sub	sp, #20
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d141      	bne.n	800dafe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800da7a:	4b4b      	ldr	r3, [pc, #300]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800da82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800da86:	d131      	bne.n	800daec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800da88:	4b47      	ldr	r3, [pc, #284]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800da8e:	4a46      	ldr	r2, [pc, #280]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800da94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800da98:	4b43      	ldr	r3, [pc, #268]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800daa0:	4a41      	ldr	r2, [pc, #260]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800daa6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800daa8:	4b40      	ldr	r3, [pc, #256]	@ (800dbac <HAL_PWREx_ControlVoltageScaling+0x140>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	2232      	movs	r2, #50	@ 0x32
 800daae:	fb02 f303 	mul.w	r3, r2, r3
 800dab2:	4a3f      	ldr	r2, [pc, #252]	@ (800dbb0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800dab4:	fba2 2303 	umull	r2, r3, r2, r3
 800dab8:	0c9b      	lsrs	r3, r3, #18
 800daba:	3301      	adds	r3, #1
 800dabc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dabe:	e002      	b.n	800dac6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	3b01      	subs	r3, #1
 800dac4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800dac6:	4b38      	ldr	r3, [pc, #224]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dac8:	695b      	ldr	r3, [r3, #20]
 800daca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dace:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dad2:	d102      	bne.n	800dada <HAL_PWREx_ControlVoltageScaling+0x6e>
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d1f2      	bne.n	800dac0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800dada:	4b33      	ldr	r3, [pc, #204]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800dadc:	695b      	ldr	r3, [r3, #20]
 800dade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dae6:	d158      	bne.n	800db9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800dae8:	2303      	movs	r3, #3
 800daea:	e057      	b.n	800db9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800daec:	4b2e      	ldr	r3, [pc, #184]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800daf2:	4a2d      	ldr	r2, [pc, #180]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800daf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800daf8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800dafc:	e04d      	b.n	800db9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800db04:	d141      	bne.n	800db8a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800db06:	4b28      	ldr	r3, [pc, #160]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800db0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800db12:	d131      	bne.n	800db78 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800db14:	4b24      	ldr	r3, [pc, #144]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db1a:	4a23      	ldr	r2, [pc, #140]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800db20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800db24:	4b20      	ldr	r3, [pc, #128]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800db2c:	4a1e      	ldr	r2, [pc, #120]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800db32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800db34:	4b1d      	ldr	r3, [pc, #116]	@ (800dbac <HAL_PWREx_ControlVoltageScaling+0x140>)
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	2232      	movs	r2, #50	@ 0x32
 800db3a:	fb02 f303 	mul.w	r3, r2, r3
 800db3e:	4a1c      	ldr	r2, [pc, #112]	@ (800dbb0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800db40:	fba2 2303 	umull	r2, r3, r2, r3
 800db44:	0c9b      	lsrs	r3, r3, #18
 800db46:	3301      	adds	r3, #1
 800db48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800db4a:	e002      	b.n	800db52 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	3b01      	subs	r3, #1
 800db50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800db52:	4b15      	ldr	r3, [pc, #84]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db54:	695b      	ldr	r3, [r3, #20]
 800db56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800db5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800db5e:	d102      	bne.n	800db66 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	2b00      	cmp	r3, #0
 800db64:	d1f2      	bne.n	800db4c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800db66:	4b10      	ldr	r3, [pc, #64]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db68:	695b      	ldr	r3, [r3, #20]
 800db6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800db6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800db72:	d112      	bne.n	800db9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800db74:	2303      	movs	r3, #3
 800db76:	e011      	b.n	800db9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800db78:	4b0b      	ldr	r3, [pc, #44]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800db7e:	4a0a      	ldr	r2, [pc, #40]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800db84:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800db88:	e007      	b.n	800db9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800db8a:	4b07      	ldr	r3, [pc, #28]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800db92:	4a05      	ldr	r2, [pc, #20]	@ (800dba8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800db94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800db98:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800db9a:	2300      	movs	r3, #0
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3714      	adds	r7, #20
 800dba0:	46bd      	mov	sp, r7
 800dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba6:	4770      	bx	lr
 800dba8:	40007000 	.word	0x40007000
 800dbac:	20000004 	.word	0x20000004
 800dbb0:	431bde83 	.word	0x431bde83

0800dbb4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800dbb4:	b480      	push	{r7}
 800dbb6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800dbb8:	4b05      	ldr	r3, [pc, #20]	@ (800dbd0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dbba:	689b      	ldr	r3, [r3, #8]
 800dbbc:	4a04      	ldr	r2, [pc, #16]	@ (800dbd0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800dbbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800dbc2:	6093      	str	r3, [r2, #8]
}
 800dbc4:	bf00      	nop
 800dbc6:	46bd      	mov	sp, r7
 800dbc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbcc:	4770      	bx	lr
 800dbce:	bf00      	nop
 800dbd0:	40007000 	.word	0x40007000

0800dbd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b088      	sub	sp, #32
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d101      	bne.n	800dbe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800dbe2:	2301      	movs	r3, #1
 800dbe4:	e2fe      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	f003 0301 	and.w	r3, r3, #1
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d075      	beq.n	800dcde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dbf2:	4b97      	ldr	r3, [pc, #604]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dbf4:	689b      	ldr	r3, [r3, #8]
 800dbf6:	f003 030c 	and.w	r3, r3, #12
 800dbfa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dbfc:	4b94      	ldr	r3, [pc, #592]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dbfe:	68db      	ldr	r3, [r3, #12]
 800dc00:	f003 0303 	and.w	r3, r3, #3
 800dc04:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800dc06:	69bb      	ldr	r3, [r7, #24]
 800dc08:	2b0c      	cmp	r3, #12
 800dc0a:	d102      	bne.n	800dc12 <HAL_RCC_OscConfig+0x3e>
 800dc0c:	697b      	ldr	r3, [r7, #20]
 800dc0e:	2b03      	cmp	r3, #3
 800dc10:	d002      	beq.n	800dc18 <HAL_RCC_OscConfig+0x44>
 800dc12:	69bb      	ldr	r3, [r7, #24]
 800dc14:	2b08      	cmp	r3, #8
 800dc16:	d10b      	bne.n	800dc30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dc18:	4b8d      	ldr	r3, [pc, #564]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d05b      	beq.n	800dcdc <HAL_RCC_OscConfig+0x108>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	685b      	ldr	r3, [r3, #4]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d157      	bne.n	800dcdc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	e2d9      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	685b      	ldr	r3, [r3, #4]
 800dc34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc38:	d106      	bne.n	800dc48 <HAL_RCC_OscConfig+0x74>
 800dc3a:	4b85      	ldr	r3, [pc, #532]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	4a84      	ldr	r2, [pc, #528]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dc44:	6013      	str	r3, [r2, #0]
 800dc46:	e01d      	b.n	800dc84 <HAL_RCC_OscConfig+0xb0>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	685b      	ldr	r3, [r3, #4]
 800dc4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800dc50:	d10c      	bne.n	800dc6c <HAL_RCC_OscConfig+0x98>
 800dc52:	4b7f      	ldr	r3, [pc, #508]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	4a7e      	ldr	r2, [pc, #504]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800dc5c:	6013      	str	r3, [r2, #0]
 800dc5e:	4b7c      	ldr	r3, [pc, #496]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	4a7b      	ldr	r2, [pc, #492]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dc68:	6013      	str	r3, [r2, #0]
 800dc6a:	e00b      	b.n	800dc84 <HAL_RCC_OscConfig+0xb0>
 800dc6c:	4b78      	ldr	r3, [pc, #480]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	4a77      	ldr	r2, [pc, #476]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dc76:	6013      	str	r3, [r2, #0]
 800dc78:	4b75      	ldr	r3, [pc, #468]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4a74      	ldr	r2, [pc, #464]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dc7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800dc82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	685b      	ldr	r3, [r3, #4]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d013      	beq.n	800dcb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc8c:	f7fa fdd6 	bl	800883c <HAL_GetTick>
 800dc90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dc92:	e008      	b.n	800dca6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dc94:	f7fa fdd2 	bl	800883c <HAL_GetTick>
 800dc98:	4602      	mov	r2, r0
 800dc9a:	693b      	ldr	r3, [r7, #16]
 800dc9c:	1ad3      	subs	r3, r2, r3
 800dc9e:	2b64      	cmp	r3, #100	@ 0x64
 800dca0:	d901      	bls.n	800dca6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800dca2:	2303      	movs	r3, #3
 800dca4:	e29e      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800dca6:	4b6a      	ldr	r3, [pc, #424]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d0f0      	beq.n	800dc94 <HAL_RCC_OscConfig+0xc0>
 800dcb2:	e014      	b.n	800dcde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dcb4:	f7fa fdc2 	bl	800883c <HAL_GetTick>
 800dcb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800dcba:	e008      	b.n	800dcce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800dcbc:	f7fa fdbe 	bl	800883c <HAL_GetTick>
 800dcc0:	4602      	mov	r2, r0
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	1ad3      	subs	r3, r2, r3
 800dcc6:	2b64      	cmp	r3, #100	@ 0x64
 800dcc8:	d901      	bls.n	800dcce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800dcca:	2303      	movs	r3, #3
 800dccc:	e28a      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800dcce:	4b60      	ldr	r3, [pc, #384]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d1f0      	bne.n	800dcbc <HAL_RCC_OscConfig+0xe8>
 800dcda:	e000      	b.n	800dcde <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dcdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f003 0302 	and.w	r3, r3, #2
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d075      	beq.n	800ddd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dcea:	4b59      	ldr	r3, [pc, #356]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dcec:	689b      	ldr	r3, [r3, #8]
 800dcee:	f003 030c 	and.w	r3, r3, #12
 800dcf2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dcf4:	4b56      	ldr	r3, [pc, #344]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dcf6:	68db      	ldr	r3, [r3, #12]
 800dcf8:	f003 0303 	and.w	r3, r3, #3
 800dcfc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800dcfe:	69bb      	ldr	r3, [r7, #24]
 800dd00:	2b0c      	cmp	r3, #12
 800dd02:	d102      	bne.n	800dd0a <HAL_RCC_OscConfig+0x136>
 800dd04:	697b      	ldr	r3, [r7, #20]
 800dd06:	2b02      	cmp	r3, #2
 800dd08:	d002      	beq.n	800dd10 <HAL_RCC_OscConfig+0x13c>
 800dd0a:	69bb      	ldr	r3, [r7, #24]
 800dd0c:	2b04      	cmp	r3, #4
 800dd0e:	d11f      	bne.n	800dd50 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800dd10:	4b4f      	ldr	r3, [pc, #316]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d005      	beq.n	800dd28 <HAL_RCC_OscConfig+0x154>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	68db      	ldr	r3, [r3, #12]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d101      	bne.n	800dd28 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800dd24:	2301      	movs	r3, #1
 800dd26:	e25d      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dd28:	4b49      	ldr	r3, [pc, #292]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd2a:	685b      	ldr	r3, [r3, #4]
 800dd2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	691b      	ldr	r3, [r3, #16]
 800dd34:	061b      	lsls	r3, r3, #24
 800dd36:	4946      	ldr	r1, [pc, #280]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd38:	4313      	orrs	r3, r2
 800dd3a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800dd3c:	4b45      	ldr	r3, [pc, #276]	@ (800de54 <HAL_RCC_OscConfig+0x280>)
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	4618      	mov	r0, r3
 800dd42:	f7fa fd2f 	bl	80087a4 <HAL_InitTick>
 800dd46:	4603      	mov	r3, r0
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d043      	beq.n	800ddd4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	e249      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	68db      	ldr	r3, [r3, #12]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d023      	beq.n	800dda0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dd58:	4b3d      	ldr	r3, [pc, #244]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	4a3c      	ldr	r2, [pc, #240]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dd62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd64:	f7fa fd6a 	bl	800883c <HAL_GetTick>
 800dd68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dd6a:	e008      	b.n	800dd7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dd6c:	f7fa fd66 	bl	800883c <HAL_GetTick>
 800dd70:	4602      	mov	r2, r0
 800dd72:	693b      	ldr	r3, [r7, #16]
 800dd74:	1ad3      	subs	r3, r2, r3
 800dd76:	2b02      	cmp	r3, #2
 800dd78:	d901      	bls.n	800dd7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800dd7a:	2303      	movs	r3, #3
 800dd7c:	e232      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800dd7e:	4b34      	ldr	r3, [pc, #208]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d0f0      	beq.n	800dd6c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dd8a:	4b31      	ldr	r3, [pc, #196]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd8c:	685b      	ldr	r3, [r3, #4]
 800dd8e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	691b      	ldr	r3, [r3, #16]
 800dd96:	061b      	lsls	r3, r3, #24
 800dd98:	492d      	ldr	r1, [pc, #180]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dd9a:	4313      	orrs	r3, r2
 800dd9c:	604b      	str	r3, [r1, #4]
 800dd9e:	e01a      	b.n	800ddd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dda0:	4b2b      	ldr	r3, [pc, #172]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	4a2a      	ldr	r2, [pc, #168]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800dda6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ddaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ddac:	f7fa fd46 	bl	800883c <HAL_GetTick>
 800ddb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ddb2:	e008      	b.n	800ddc6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ddb4:	f7fa fd42 	bl	800883c <HAL_GetTick>
 800ddb8:	4602      	mov	r2, r0
 800ddba:	693b      	ldr	r3, [r7, #16]
 800ddbc:	1ad3      	subs	r3, r2, r3
 800ddbe:	2b02      	cmp	r3, #2
 800ddc0:	d901      	bls.n	800ddc6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800ddc2:	2303      	movs	r3, #3
 800ddc4:	e20e      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ddc6:	4b22      	ldr	r3, [pc, #136]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d1f0      	bne.n	800ddb4 <HAL_RCC_OscConfig+0x1e0>
 800ddd2:	e000      	b.n	800ddd6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ddd4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	f003 0308 	and.w	r3, r3, #8
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d041      	beq.n	800de66 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	695b      	ldr	r3, [r3, #20]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d01c      	beq.n	800de24 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ddea:	4b19      	ldr	r3, [pc, #100]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800ddec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ddf0:	4a17      	ldr	r2, [pc, #92]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800ddf2:	f043 0301 	orr.w	r3, r3, #1
 800ddf6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ddfa:	f7fa fd1f 	bl	800883c <HAL_GetTick>
 800ddfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800de00:	e008      	b.n	800de14 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800de02:	f7fa fd1b 	bl	800883c <HAL_GetTick>
 800de06:	4602      	mov	r2, r0
 800de08:	693b      	ldr	r3, [r7, #16]
 800de0a:	1ad3      	subs	r3, r2, r3
 800de0c:	2b02      	cmp	r3, #2
 800de0e:	d901      	bls.n	800de14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800de10:	2303      	movs	r3, #3
 800de12:	e1e7      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800de14:	4b0e      	ldr	r3, [pc, #56]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800de16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800de1a:	f003 0302 	and.w	r3, r3, #2
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d0ef      	beq.n	800de02 <HAL_RCC_OscConfig+0x22e>
 800de22:	e020      	b.n	800de66 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800de24:	4b0a      	ldr	r3, [pc, #40]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800de26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800de2a:	4a09      	ldr	r2, [pc, #36]	@ (800de50 <HAL_RCC_OscConfig+0x27c>)
 800de2c:	f023 0301 	bic.w	r3, r3, #1
 800de30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800de34:	f7fa fd02 	bl	800883c <HAL_GetTick>
 800de38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800de3a:	e00d      	b.n	800de58 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800de3c:	f7fa fcfe 	bl	800883c <HAL_GetTick>
 800de40:	4602      	mov	r2, r0
 800de42:	693b      	ldr	r3, [r7, #16]
 800de44:	1ad3      	subs	r3, r2, r3
 800de46:	2b02      	cmp	r3, #2
 800de48:	d906      	bls.n	800de58 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800de4a:	2303      	movs	r3, #3
 800de4c:	e1ca      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
 800de4e:	bf00      	nop
 800de50:	40021000 	.word	0x40021000
 800de54:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800de58:	4b8c      	ldr	r3, [pc, #560]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800de5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800de5e:	f003 0302 	and.w	r3, r3, #2
 800de62:	2b00      	cmp	r3, #0
 800de64:	d1ea      	bne.n	800de3c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	f003 0304 	and.w	r3, r3, #4
 800de6e:	2b00      	cmp	r3, #0
 800de70:	f000 80a6 	beq.w	800dfc0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800de74:	2300      	movs	r3, #0
 800de76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800de78:	4b84      	ldr	r3, [pc, #528]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800de7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800de80:	2b00      	cmp	r3, #0
 800de82:	d101      	bne.n	800de88 <HAL_RCC_OscConfig+0x2b4>
 800de84:	2301      	movs	r3, #1
 800de86:	e000      	b.n	800de8a <HAL_RCC_OscConfig+0x2b6>
 800de88:	2300      	movs	r3, #0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d00d      	beq.n	800deaa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800de8e:	4b7f      	ldr	r3, [pc, #508]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800de90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de92:	4a7e      	ldr	r2, [pc, #504]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800de94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de98:	6593      	str	r3, [r2, #88]	@ 0x58
 800de9a:	4b7c      	ldr	r3, [pc, #496]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800de9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dea2:	60fb      	str	r3, [r7, #12]
 800dea4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800dea6:	2301      	movs	r3, #1
 800dea8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800deaa:	4b79      	ldr	r3, [pc, #484]	@ (800e090 <HAL_RCC_OscConfig+0x4bc>)
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d118      	bne.n	800dee8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800deb6:	4b76      	ldr	r3, [pc, #472]	@ (800e090 <HAL_RCC_OscConfig+0x4bc>)
 800deb8:	681b      	ldr	r3, [r3, #0]
 800deba:	4a75      	ldr	r2, [pc, #468]	@ (800e090 <HAL_RCC_OscConfig+0x4bc>)
 800debc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800dec2:	f7fa fcbb 	bl	800883c <HAL_GetTick>
 800dec6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800dec8:	e008      	b.n	800dedc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800deca:	f7fa fcb7 	bl	800883c <HAL_GetTick>
 800dece:	4602      	mov	r2, r0
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	1ad3      	subs	r3, r2, r3
 800ded4:	2b02      	cmp	r3, #2
 800ded6:	d901      	bls.n	800dedc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800ded8:	2303      	movs	r3, #3
 800deda:	e183      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800dedc:	4b6c      	ldr	r3, [pc, #432]	@ (800e090 <HAL_RCC_OscConfig+0x4bc>)
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d0f0      	beq.n	800deca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	689b      	ldr	r3, [r3, #8]
 800deec:	2b01      	cmp	r3, #1
 800deee:	d108      	bne.n	800df02 <HAL_RCC_OscConfig+0x32e>
 800def0:	4b66      	ldr	r3, [pc, #408]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800def2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800def6:	4a65      	ldr	r2, [pc, #404]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800def8:	f043 0301 	orr.w	r3, r3, #1
 800defc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800df00:	e024      	b.n	800df4c <HAL_RCC_OscConfig+0x378>
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	689b      	ldr	r3, [r3, #8]
 800df06:	2b05      	cmp	r3, #5
 800df08:	d110      	bne.n	800df2c <HAL_RCC_OscConfig+0x358>
 800df0a:	4b60      	ldr	r3, [pc, #384]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df10:	4a5e      	ldr	r2, [pc, #376]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df12:	f043 0304 	orr.w	r3, r3, #4
 800df16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800df1a:	4b5c      	ldr	r3, [pc, #368]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df20:	4a5a      	ldr	r2, [pc, #360]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df22:	f043 0301 	orr.w	r3, r3, #1
 800df26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800df2a:	e00f      	b.n	800df4c <HAL_RCC_OscConfig+0x378>
 800df2c:	4b57      	ldr	r3, [pc, #348]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df32:	4a56      	ldr	r2, [pc, #344]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df34:	f023 0301 	bic.w	r3, r3, #1
 800df38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800df3c:	4b53      	ldr	r3, [pc, #332]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df42:	4a52      	ldr	r2, [pc, #328]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df44:	f023 0304 	bic.w	r3, r3, #4
 800df48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	689b      	ldr	r3, [r3, #8]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d016      	beq.n	800df82 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df54:	f7fa fc72 	bl	800883c <HAL_GetTick>
 800df58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800df5a:	e00a      	b.n	800df72 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800df5c:	f7fa fc6e 	bl	800883c <HAL_GetTick>
 800df60:	4602      	mov	r2, r0
 800df62:	693b      	ldr	r3, [r7, #16]
 800df64:	1ad3      	subs	r3, r2, r3
 800df66:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d901      	bls.n	800df72 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800df6e:	2303      	movs	r3, #3
 800df70:	e138      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800df72:	4b46      	ldr	r3, [pc, #280]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800df74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df78:	f003 0302 	and.w	r3, r3, #2
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0ed      	beq.n	800df5c <HAL_RCC_OscConfig+0x388>
 800df80:	e015      	b.n	800dfae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800df82:	f7fa fc5b 	bl	800883c <HAL_GetTick>
 800df86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800df88:	e00a      	b.n	800dfa0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800df8a:	f7fa fc57 	bl	800883c <HAL_GetTick>
 800df8e:	4602      	mov	r2, r0
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	1ad3      	subs	r3, r2, r3
 800df94:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df98:	4293      	cmp	r3, r2
 800df9a:	d901      	bls.n	800dfa0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800df9c:	2303      	movs	r3, #3
 800df9e:	e121      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800dfa0:	4b3a      	ldr	r3, [pc, #232]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800dfa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfa6:	f003 0302 	and.w	r3, r3, #2
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d1ed      	bne.n	800df8a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800dfae:	7ffb      	ldrb	r3, [r7, #31]
 800dfb0:	2b01      	cmp	r3, #1
 800dfb2:	d105      	bne.n	800dfc0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dfb4:	4b35      	ldr	r3, [pc, #212]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800dfb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfb8:	4a34      	ldr	r2, [pc, #208]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800dfba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dfbe:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	f003 0320 	and.w	r3, r3, #32
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d03c      	beq.n	800e046 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	699b      	ldr	r3, [r3, #24]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d01c      	beq.n	800e00e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800dfd4:	4b2d      	ldr	r3, [pc, #180]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800dfd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dfda:	4a2c      	ldr	r2, [pc, #176]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800dfdc:	f043 0301 	orr.w	r3, r3, #1
 800dfe0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dfe4:	f7fa fc2a 	bl	800883c <HAL_GetTick>
 800dfe8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dfea:	e008      	b.n	800dffe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dfec:	f7fa fc26 	bl	800883c <HAL_GetTick>
 800dff0:	4602      	mov	r2, r0
 800dff2:	693b      	ldr	r3, [r7, #16]
 800dff4:	1ad3      	subs	r3, r2, r3
 800dff6:	2b02      	cmp	r3, #2
 800dff8:	d901      	bls.n	800dffe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800dffa:	2303      	movs	r3, #3
 800dffc:	e0f2      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dffe:	4b23      	ldr	r3, [pc, #140]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e000:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e004:	f003 0302 	and.w	r3, r3, #2
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d0ef      	beq.n	800dfec <HAL_RCC_OscConfig+0x418>
 800e00c:	e01b      	b.n	800e046 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e00e:	4b1f      	ldr	r3, [pc, #124]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e010:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e014:	4a1d      	ldr	r2, [pc, #116]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e016:	f023 0301 	bic.w	r3, r3, #1
 800e01a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e01e:	f7fa fc0d 	bl	800883c <HAL_GetTick>
 800e022:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e024:	e008      	b.n	800e038 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e026:	f7fa fc09 	bl	800883c <HAL_GetTick>
 800e02a:	4602      	mov	r2, r0
 800e02c:	693b      	ldr	r3, [r7, #16]
 800e02e:	1ad3      	subs	r3, r2, r3
 800e030:	2b02      	cmp	r3, #2
 800e032:	d901      	bls.n	800e038 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800e034:	2303      	movs	r3, #3
 800e036:	e0d5      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800e038:	4b14      	ldr	r3, [pc, #80]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e03a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800e03e:	f003 0302 	and.w	r3, r3, #2
 800e042:	2b00      	cmp	r3, #0
 800e044:	d1ef      	bne.n	800e026 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	69db      	ldr	r3, [r3, #28]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	f000 80c9 	beq.w	800e1e2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800e050:	4b0e      	ldr	r3, [pc, #56]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	f003 030c 	and.w	r3, r3, #12
 800e058:	2b0c      	cmp	r3, #12
 800e05a:	f000 8083 	beq.w	800e164 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	69db      	ldr	r3, [r3, #28]
 800e062:	2b02      	cmp	r3, #2
 800e064:	d15e      	bne.n	800e124 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e066:	4b09      	ldr	r3, [pc, #36]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	4a08      	ldr	r2, [pc, #32]	@ (800e08c <HAL_RCC_OscConfig+0x4b8>)
 800e06c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e070:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e072:	f7fa fbe3 	bl	800883c <HAL_GetTick>
 800e076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e078:	e00c      	b.n	800e094 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e07a:	f7fa fbdf 	bl	800883c <HAL_GetTick>
 800e07e:	4602      	mov	r2, r0
 800e080:	693b      	ldr	r3, [r7, #16]
 800e082:	1ad3      	subs	r3, r2, r3
 800e084:	2b02      	cmp	r3, #2
 800e086:	d905      	bls.n	800e094 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800e088:	2303      	movs	r3, #3
 800e08a:	e0ab      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
 800e08c:	40021000 	.word	0x40021000
 800e090:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e094:	4b55      	ldr	r3, [pc, #340]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d1ec      	bne.n	800e07a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e0a0:	4b52      	ldr	r3, [pc, #328]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e0a2:	68da      	ldr	r2, [r3, #12]
 800e0a4:	4b52      	ldr	r3, [pc, #328]	@ (800e1f0 <HAL_RCC_OscConfig+0x61c>)
 800e0a6:	4013      	ands	r3, r2
 800e0a8:	687a      	ldr	r2, [r7, #4]
 800e0aa:	6a11      	ldr	r1, [r2, #32]
 800e0ac:	687a      	ldr	r2, [r7, #4]
 800e0ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800e0b0:	3a01      	subs	r2, #1
 800e0b2:	0112      	lsls	r2, r2, #4
 800e0b4:	4311      	orrs	r1, r2
 800e0b6:	687a      	ldr	r2, [r7, #4]
 800e0b8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800e0ba:	0212      	lsls	r2, r2, #8
 800e0bc:	4311      	orrs	r1, r2
 800e0be:	687a      	ldr	r2, [r7, #4]
 800e0c0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e0c2:	0852      	lsrs	r2, r2, #1
 800e0c4:	3a01      	subs	r2, #1
 800e0c6:	0552      	lsls	r2, r2, #21
 800e0c8:	4311      	orrs	r1, r2
 800e0ca:	687a      	ldr	r2, [r7, #4]
 800e0cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e0ce:	0852      	lsrs	r2, r2, #1
 800e0d0:	3a01      	subs	r2, #1
 800e0d2:	0652      	lsls	r2, r2, #25
 800e0d4:	4311      	orrs	r1, r2
 800e0d6:	687a      	ldr	r2, [r7, #4]
 800e0d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800e0da:	06d2      	lsls	r2, r2, #27
 800e0dc:	430a      	orrs	r2, r1
 800e0de:	4943      	ldr	r1, [pc, #268]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e0e0:	4313      	orrs	r3, r2
 800e0e2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e0e4:	4b41      	ldr	r3, [pc, #260]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	4a40      	ldr	r2, [pc, #256]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e0ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e0ee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800e0f0:	4b3e      	ldr	r3, [pc, #248]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e0f2:	68db      	ldr	r3, [r3, #12]
 800e0f4:	4a3d      	ldr	r2, [pc, #244]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e0f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e0fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0fc:	f7fa fb9e 	bl	800883c <HAL_GetTick>
 800e100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e102:	e008      	b.n	800e116 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e104:	f7fa fb9a 	bl	800883c <HAL_GetTick>
 800e108:	4602      	mov	r2, r0
 800e10a:	693b      	ldr	r3, [r7, #16]
 800e10c:	1ad3      	subs	r3, r2, r3
 800e10e:	2b02      	cmp	r3, #2
 800e110:	d901      	bls.n	800e116 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800e112:	2303      	movs	r3, #3
 800e114:	e066      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e116:	4b35      	ldr	r3, [pc, #212]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d0f0      	beq.n	800e104 <HAL_RCC_OscConfig+0x530>
 800e122:	e05e      	b.n	800e1e2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e124:	4b31      	ldr	r3, [pc, #196]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	4a30      	ldr	r2, [pc, #192]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e12a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e12e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e130:	f7fa fb84 	bl	800883c <HAL_GetTick>
 800e134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e136:	e008      	b.n	800e14a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e138:	f7fa fb80 	bl	800883c <HAL_GetTick>
 800e13c:	4602      	mov	r2, r0
 800e13e:	693b      	ldr	r3, [r7, #16]
 800e140:	1ad3      	subs	r3, r2, r3
 800e142:	2b02      	cmp	r3, #2
 800e144:	d901      	bls.n	800e14a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800e146:	2303      	movs	r3, #3
 800e148:	e04c      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800e14a:	4b28      	ldr	r3, [pc, #160]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e152:	2b00      	cmp	r3, #0
 800e154:	d1f0      	bne.n	800e138 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800e156:	4b25      	ldr	r3, [pc, #148]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e158:	68da      	ldr	r2, [r3, #12]
 800e15a:	4924      	ldr	r1, [pc, #144]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e15c:	4b25      	ldr	r3, [pc, #148]	@ (800e1f4 <HAL_RCC_OscConfig+0x620>)
 800e15e:	4013      	ands	r3, r2
 800e160:	60cb      	str	r3, [r1, #12]
 800e162:	e03e      	b.n	800e1e2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	69db      	ldr	r3, [r3, #28]
 800e168:	2b01      	cmp	r3, #1
 800e16a:	d101      	bne.n	800e170 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800e16c:	2301      	movs	r3, #1
 800e16e:	e039      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800e170:	4b1e      	ldr	r3, [pc, #120]	@ (800e1ec <HAL_RCC_OscConfig+0x618>)
 800e172:	68db      	ldr	r3, [r3, #12]
 800e174:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e176:	697b      	ldr	r3, [r7, #20]
 800e178:	f003 0203 	and.w	r2, r3, #3
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	6a1b      	ldr	r3, [r3, #32]
 800e180:	429a      	cmp	r2, r3
 800e182:	d12c      	bne.n	800e1de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e184:	697b      	ldr	r3, [r7, #20]
 800e186:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e18e:	3b01      	subs	r3, #1
 800e190:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e192:	429a      	cmp	r2, r3
 800e194:	d123      	bne.n	800e1de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e196:	697b      	ldr	r3, [r7, #20]
 800e198:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800e1a2:	429a      	cmp	r2, r3
 800e1a4:	d11b      	bne.n	800e1de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e1a6:	697b      	ldr	r3, [r7, #20]
 800e1a8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1b0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800e1b2:	429a      	cmp	r2, r3
 800e1b4:	d113      	bne.n	800e1de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e1b6:	697b      	ldr	r3, [r7, #20]
 800e1b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e1c0:	085b      	lsrs	r3, r3, #1
 800e1c2:	3b01      	subs	r3, #1
 800e1c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800e1c6:	429a      	cmp	r2, r3
 800e1c8:	d109      	bne.n	800e1de <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800e1ca:	697b      	ldr	r3, [r7, #20]
 800e1cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1d4:	085b      	lsrs	r3, r3, #1
 800e1d6:	3b01      	subs	r3, #1
 800e1d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800e1da:	429a      	cmp	r2, r3
 800e1dc:	d001      	beq.n	800e1e2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800e1de:	2301      	movs	r3, #1
 800e1e0:	e000      	b.n	800e1e4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800e1e2:	2300      	movs	r3, #0
}
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	3720      	adds	r7, #32
 800e1e8:	46bd      	mov	sp, r7
 800e1ea:	bd80      	pop	{r7, pc}
 800e1ec:	40021000 	.word	0x40021000
 800e1f0:	019f800c 	.word	0x019f800c
 800e1f4:	feeefffc 	.word	0xfeeefffc

0800e1f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b086      	sub	sp, #24
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
 800e200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800e202:	2300      	movs	r3, #0
 800e204:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d101      	bne.n	800e210 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800e20c:	2301      	movs	r3, #1
 800e20e:	e11e      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e210:	4b91      	ldr	r3, [pc, #580]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f003 030f 	and.w	r3, r3, #15
 800e218:	683a      	ldr	r2, [r7, #0]
 800e21a:	429a      	cmp	r2, r3
 800e21c:	d910      	bls.n	800e240 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e21e:	4b8e      	ldr	r3, [pc, #568]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f023 020f 	bic.w	r2, r3, #15
 800e226:	498c      	ldr	r1, [pc, #560]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	4313      	orrs	r3, r2
 800e22c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e22e:	4b8a      	ldr	r3, [pc, #552]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	f003 030f 	and.w	r3, r3, #15
 800e236:	683a      	ldr	r2, [r7, #0]
 800e238:	429a      	cmp	r2, r3
 800e23a:	d001      	beq.n	800e240 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800e23c:	2301      	movs	r3, #1
 800e23e:	e106      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	f003 0301 	and.w	r3, r3, #1
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d073      	beq.n	800e334 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	685b      	ldr	r3, [r3, #4]
 800e250:	2b03      	cmp	r3, #3
 800e252:	d129      	bne.n	800e2a8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800e254:	4b81      	ldr	r3, [pc, #516]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d101      	bne.n	800e264 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800e260:	2301      	movs	r3, #1
 800e262:	e0f4      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800e264:	f000 f99e 	bl	800e5a4 <RCC_GetSysClockFreqFromPLLSource>
 800e268:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800e26a:	693b      	ldr	r3, [r7, #16]
 800e26c:	4a7c      	ldr	r2, [pc, #496]	@ (800e460 <HAL_RCC_ClockConfig+0x268>)
 800e26e:	4293      	cmp	r3, r2
 800e270:	d93f      	bls.n	800e2f2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e272:	4b7a      	ldr	r3, [pc, #488]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e274:	689b      	ldr	r3, [r3, #8]
 800e276:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d009      	beq.n	800e292 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800e286:	2b00      	cmp	r3, #0
 800e288:	d033      	beq.n	800e2f2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d12f      	bne.n	800e2f2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e292:	4b72      	ldr	r3, [pc, #456]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e294:	689b      	ldr	r3, [r3, #8]
 800e296:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e29a:	4a70      	ldr	r2, [pc, #448]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e29c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2a0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800e2a2:	2380      	movs	r3, #128	@ 0x80
 800e2a4:	617b      	str	r3, [r7, #20]
 800e2a6:	e024      	b.n	800e2f2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	685b      	ldr	r3, [r3, #4]
 800e2ac:	2b02      	cmp	r3, #2
 800e2ae:	d107      	bne.n	800e2c0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800e2b0:	4b6a      	ldr	r3, [pc, #424]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d109      	bne.n	800e2d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	e0c6      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800e2c0:	4b66      	ldr	r3, [pc, #408]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d101      	bne.n	800e2d0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	e0be      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800e2d0:	f000 f8ce 	bl	800e470 <HAL_RCC_GetSysClockFreq>
 800e2d4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800e2d6:	693b      	ldr	r3, [r7, #16]
 800e2d8:	4a61      	ldr	r2, [pc, #388]	@ (800e460 <HAL_RCC_ClockConfig+0x268>)
 800e2da:	4293      	cmp	r3, r2
 800e2dc:	d909      	bls.n	800e2f2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800e2de:	4b5f      	ldr	r3, [pc, #380]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e2e0:	689b      	ldr	r3, [r3, #8]
 800e2e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e2e6:	4a5d      	ldr	r2, [pc, #372]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e2e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2ec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800e2ee:	2380      	movs	r3, #128	@ 0x80
 800e2f0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e2f2:	4b5a      	ldr	r3, [pc, #360]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e2f4:	689b      	ldr	r3, [r3, #8]
 800e2f6:	f023 0203 	bic.w	r2, r3, #3
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	685b      	ldr	r3, [r3, #4]
 800e2fe:	4957      	ldr	r1, [pc, #348]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e300:	4313      	orrs	r3, r2
 800e302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e304:	f7fa fa9a 	bl	800883c <HAL_GetTick>
 800e308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e30a:	e00a      	b.n	800e322 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e30c:	f7fa fa96 	bl	800883c <HAL_GetTick>
 800e310:	4602      	mov	r2, r0
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	1ad3      	subs	r3, r2, r3
 800e316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e31a:	4293      	cmp	r3, r2
 800e31c:	d901      	bls.n	800e322 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800e31e:	2303      	movs	r3, #3
 800e320:	e095      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e322:	4b4e      	ldr	r3, [pc, #312]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e324:	689b      	ldr	r3, [r3, #8]
 800e326:	f003 020c 	and.w	r2, r3, #12
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	685b      	ldr	r3, [r3, #4]
 800e32e:	009b      	lsls	r3, r3, #2
 800e330:	429a      	cmp	r2, r3
 800e332:	d1eb      	bne.n	800e30c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	f003 0302 	and.w	r3, r3, #2
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d023      	beq.n	800e388 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	f003 0304 	and.w	r3, r3, #4
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d005      	beq.n	800e358 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e34c:	4b43      	ldr	r3, [pc, #268]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e34e:	689b      	ldr	r3, [r3, #8]
 800e350:	4a42      	ldr	r2, [pc, #264]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e352:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e356:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f003 0308 	and.w	r3, r3, #8
 800e360:	2b00      	cmp	r3, #0
 800e362:	d007      	beq.n	800e374 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800e364:	4b3d      	ldr	r3, [pc, #244]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e366:	689b      	ldr	r3, [r3, #8]
 800e368:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e36c:	4a3b      	ldr	r2, [pc, #236]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e36e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800e372:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e374:	4b39      	ldr	r3, [pc, #228]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e376:	689b      	ldr	r3, [r3, #8]
 800e378:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	4936      	ldr	r1, [pc, #216]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e382:	4313      	orrs	r3, r2
 800e384:	608b      	str	r3, [r1, #8]
 800e386:	e008      	b.n	800e39a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800e388:	697b      	ldr	r3, [r7, #20]
 800e38a:	2b80      	cmp	r3, #128	@ 0x80
 800e38c:	d105      	bne.n	800e39a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800e38e:	4b33      	ldr	r3, [pc, #204]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e390:	689b      	ldr	r3, [r3, #8]
 800e392:	4a32      	ldr	r2, [pc, #200]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e394:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800e398:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e39a:	4b2f      	ldr	r3, [pc, #188]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f003 030f 	and.w	r3, r3, #15
 800e3a2:	683a      	ldr	r2, [r7, #0]
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	d21d      	bcs.n	800e3e4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e3a8:	4b2b      	ldr	r3, [pc, #172]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	f023 020f 	bic.w	r2, r3, #15
 800e3b0:	4929      	ldr	r1, [pc, #164]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	4313      	orrs	r3, r2
 800e3b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800e3b8:	f7fa fa40 	bl	800883c <HAL_GetTick>
 800e3bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e3be:	e00a      	b.n	800e3d6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e3c0:	f7fa fa3c 	bl	800883c <HAL_GetTick>
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	1ad3      	subs	r3, r2, r3
 800e3ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e3ce:	4293      	cmp	r3, r2
 800e3d0:	d901      	bls.n	800e3d6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800e3d2:	2303      	movs	r3, #3
 800e3d4:	e03b      	b.n	800e44e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e3d6:	4b20      	ldr	r3, [pc, #128]	@ (800e458 <HAL_RCC_ClockConfig+0x260>)
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	f003 030f 	and.w	r3, r3, #15
 800e3de:	683a      	ldr	r2, [r7, #0]
 800e3e0:	429a      	cmp	r2, r3
 800e3e2:	d1ed      	bne.n	800e3c0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	f003 0304 	and.w	r3, r3, #4
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d008      	beq.n	800e402 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e3f0:	4b1a      	ldr	r3, [pc, #104]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e3f2:	689b      	ldr	r3, [r3, #8]
 800e3f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	68db      	ldr	r3, [r3, #12]
 800e3fc:	4917      	ldr	r1, [pc, #92]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e3fe:	4313      	orrs	r3, r2
 800e400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	f003 0308 	and.w	r3, r3, #8
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d009      	beq.n	800e422 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e40e:	4b13      	ldr	r3, [pc, #76]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e410:	689b      	ldr	r3, [r3, #8]
 800e412:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	691b      	ldr	r3, [r3, #16]
 800e41a:	00db      	lsls	r3, r3, #3
 800e41c:	490f      	ldr	r1, [pc, #60]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e41e:	4313      	orrs	r3, r2
 800e420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800e422:	f000 f825 	bl	800e470 <HAL_RCC_GetSysClockFreq>
 800e426:	4602      	mov	r2, r0
 800e428:	4b0c      	ldr	r3, [pc, #48]	@ (800e45c <HAL_RCC_ClockConfig+0x264>)
 800e42a:	689b      	ldr	r3, [r3, #8]
 800e42c:	091b      	lsrs	r3, r3, #4
 800e42e:	f003 030f 	and.w	r3, r3, #15
 800e432:	490c      	ldr	r1, [pc, #48]	@ (800e464 <HAL_RCC_ClockConfig+0x26c>)
 800e434:	5ccb      	ldrb	r3, [r1, r3]
 800e436:	f003 031f 	and.w	r3, r3, #31
 800e43a:	fa22 f303 	lsr.w	r3, r2, r3
 800e43e:	4a0a      	ldr	r2, [pc, #40]	@ (800e468 <HAL_RCC_ClockConfig+0x270>)
 800e440:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e442:	4b0a      	ldr	r3, [pc, #40]	@ (800e46c <HAL_RCC_ClockConfig+0x274>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	4618      	mov	r0, r3
 800e448:	f7fa f9ac 	bl	80087a4 <HAL_InitTick>
 800e44c:	4603      	mov	r3, r0
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3718      	adds	r7, #24
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	40022000 	.word	0x40022000
 800e45c:	40021000 	.word	0x40021000
 800e460:	04c4b400 	.word	0x04c4b400
 800e464:	0801cd58 	.word	0x0801cd58
 800e468:	20000004 	.word	0x20000004
 800e46c:	2000000c 	.word	0x2000000c

0800e470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e470:	b480      	push	{r7}
 800e472:	b087      	sub	sp, #28
 800e474:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e476:	4b2c      	ldr	r3, [pc, #176]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e478:	689b      	ldr	r3, [r3, #8]
 800e47a:	f003 030c 	and.w	r3, r3, #12
 800e47e:	2b04      	cmp	r3, #4
 800e480:	d102      	bne.n	800e488 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e482:	4b2a      	ldr	r3, [pc, #168]	@ (800e52c <HAL_RCC_GetSysClockFreq+0xbc>)
 800e484:	613b      	str	r3, [r7, #16]
 800e486:	e047      	b.n	800e518 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e488:	4b27      	ldr	r3, [pc, #156]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e48a:	689b      	ldr	r3, [r3, #8]
 800e48c:	f003 030c 	and.w	r3, r3, #12
 800e490:	2b08      	cmp	r3, #8
 800e492:	d102      	bne.n	800e49a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e494:	4b26      	ldr	r3, [pc, #152]	@ (800e530 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e496:	613b      	str	r3, [r7, #16]
 800e498:	e03e      	b.n	800e518 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e49a:	4b23      	ldr	r3, [pc, #140]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e49c:	689b      	ldr	r3, [r3, #8]
 800e49e:	f003 030c 	and.w	r3, r3, #12
 800e4a2:	2b0c      	cmp	r3, #12
 800e4a4:	d136      	bne.n	800e514 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e4a6:	4b20      	ldr	r3, [pc, #128]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4a8:	68db      	ldr	r3, [r3, #12]
 800e4aa:	f003 0303 	and.w	r3, r3, #3
 800e4ae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e4b0:	4b1d      	ldr	r3, [pc, #116]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4b2:	68db      	ldr	r3, [r3, #12]
 800e4b4:	091b      	lsrs	r3, r3, #4
 800e4b6:	f003 030f 	and.w	r3, r3, #15
 800e4ba:	3301      	adds	r3, #1
 800e4bc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2b03      	cmp	r3, #3
 800e4c2:	d10c      	bne.n	800e4de <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e4c4:	4a1a      	ldr	r2, [pc, #104]	@ (800e530 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4cc:	4a16      	ldr	r2, [pc, #88]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4ce:	68d2      	ldr	r2, [r2, #12]
 800e4d0:	0a12      	lsrs	r2, r2, #8
 800e4d2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e4d6:	fb02 f303 	mul.w	r3, r2, r3
 800e4da:	617b      	str	r3, [r7, #20]
      break;
 800e4dc:	e00c      	b.n	800e4f8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e4de:	4a13      	ldr	r2, [pc, #76]	@ (800e52c <HAL_RCC_GetSysClockFreq+0xbc>)
 800e4e0:	68bb      	ldr	r3, [r7, #8]
 800e4e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4e6:	4a10      	ldr	r2, [pc, #64]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4e8:	68d2      	ldr	r2, [r2, #12]
 800e4ea:	0a12      	lsrs	r2, r2, #8
 800e4ec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e4f0:	fb02 f303 	mul.w	r3, r2, r3
 800e4f4:	617b      	str	r3, [r7, #20]
      break;
 800e4f6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e4f8:	4b0b      	ldr	r3, [pc, #44]	@ (800e528 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	0e5b      	lsrs	r3, r3, #25
 800e4fe:	f003 0303 	and.w	r3, r3, #3
 800e502:	3301      	adds	r3, #1
 800e504:	005b      	lsls	r3, r3, #1
 800e506:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e508:	697a      	ldr	r2, [r7, #20]
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e510:	613b      	str	r3, [r7, #16]
 800e512:	e001      	b.n	800e518 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e514:	2300      	movs	r3, #0
 800e516:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e518:	693b      	ldr	r3, [r7, #16]
}
 800e51a:	4618      	mov	r0, r3
 800e51c:	371c      	adds	r7, #28
 800e51e:	46bd      	mov	sp, r7
 800e520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e524:	4770      	bx	lr
 800e526:	bf00      	nop
 800e528:	40021000 	.word	0x40021000
 800e52c:	00f42400 	.word	0x00f42400
 800e530:	007a1200 	.word	0x007a1200

0800e534 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e534:	b480      	push	{r7}
 800e536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e538:	4b03      	ldr	r3, [pc, #12]	@ (800e548 <HAL_RCC_GetHCLKFreq+0x14>)
 800e53a:	681b      	ldr	r3, [r3, #0]
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	46bd      	mov	sp, r7
 800e540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e544:	4770      	bx	lr
 800e546:	bf00      	nop
 800e548:	20000004 	.word	0x20000004

0800e54c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e550:	f7ff fff0 	bl	800e534 <HAL_RCC_GetHCLKFreq>
 800e554:	4602      	mov	r2, r0
 800e556:	4b06      	ldr	r3, [pc, #24]	@ (800e570 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e558:	689b      	ldr	r3, [r3, #8]
 800e55a:	0a1b      	lsrs	r3, r3, #8
 800e55c:	f003 0307 	and.w	r3, r3, #7
 800e560:	4904      	ldr	r1, [pc, #16]	@ (800e574 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e562:	5ccb      	ldrb	r3, [r1, r3]
 800e564:	f003 031f 	and.w	r3, r3, #31
 800e568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e56c:	4618      	mov	r0, r3
 800e56e:	bd80      	pop	{r7, pc}
 800e570:	40021000 	.word	0x40021000
 800e574:	0801cd68 	.word	0x0801cd68

0800e578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e57c:	f7ff ffda 	bl	800e534 <HAL_RCC_GetHCLKFreq>
 800e580:	4602      	mov	r2, r0
 800e582:	4b06      	ldr	r3, [pc, #24]	@ (800e59c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e584:	689b      	ldr	r3, [r3, #8]
 800e586:	0adb      	lsrs	r3, r3, #11
 800e588:	f003 0307 	and.w	r3, r3, #7
 800e58c:	4904      	ldr	r1, [pc, #16]	@ (800e5a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e58e:	5ccb      	ldrb	r3, [r1, r3]
 800e590:	f003 031f 	and.w	r3, r3, #31
 800e594:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e598:	4618      	mov	r0, r3
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	40021000 	.word	0x40021000
 800e5a0:	0801cd68 	.word	0x0801cd68

0800e5a4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e5a4:	b480      	push	{r7}
 800e5a6:	b087      	sub	sp, #28
 800e5a8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e5aa:	4b1e      	ldr	r3, [pc, #120]	@ (800e624 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5ac:	68db      	ldr	r3, [r3, #12]
 800e5ae:	f003 0303 	and.w	r3, r3, #3
 800e5b2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e5b4:	4b1b      	ldr	r3, [pc, #108]	@ (800e624 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5b6:	68db      	ldr	r3, [r3, #12]
 800e5b8:	091b      	lsrs	r3, r3, #4
 800e5ba:	f003 030f 	and.w	r3, r3, #15
 800e5be:	3301      	adds	r3, #1
 800e5c0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	2b03      	cmp	r3, #3
 800e5c6:	d10c      	bne.n	800e5e2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e5c8:	4a17      	ldr	r2, [pc, #92]	@ (800e628 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5d0:	4a14      	ldr	r2, [pc, #80]	@ (800e624 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5d2:	68d2      	ldr	r2, [r2, #12]
 800e5d4:	0a12      	lsrs	r2, r2, #8
 800e5d6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e5da:	fb02 f303 	mul.w	r3, r2, r3
 800e5de:	617b      	str	r3, [r7, #20]
    break;
 800e5e0:	e00c      	b.n	800e5fc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e5e2:	4a12      	ldr	r2, [pc, #72]	@ (800e62c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5ea:	4a0e      	ldr	r2, [pc, #56]	@ (800e624 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5ec:	68d2      	ldr	r2, [r2, #12]
 800e5ee:	0a12      	lsrs	r2, r2, #8
 800e5f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e5f4:	fb02 f303 	mul.w	r3, r2, r3
 800e5f8:	617b      	str	r3, [r7, #20]
    break;
 800e5fa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e5fc:	4b09      	ldr	r3, [pc, #36]	@ (800e624 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e5fe:	68db      	ldr	r3, [r3, #12]
 800e600:	0e5b      	lsrs	r3, r3, #25
 800e602:	f003 0303 	and.w	r3, r3, #3
 800e606:	3301      	adds	r3, #1
 800e608:	005b      	lsls	r3, r3, #1
 800e60a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e60c:	697a      	ldr	r2, [r7, #20]
 800e60e:	68bb      	ldr	r3, [r7, #8]
 800e610:	fbb2 f3f3 	udiv	r3, r2, r3
 800e614:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e616:	687b      	ldr	r3, [r7, #4]
}
 800e618:	4618      	mov	r0, r3
 800e61a:	371c      	adds	r7, #28
 800e61c:	46bd      	mov	sp, r7
 800e61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e622:	4770      	bx	lr
 800e624:	40021000 	.word	0x40021000
 800e628:	007a1200 	.word	0x007a1200
 800e62c:	00f42400 	.word	0x00f42400

0800e630 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b086      	sub	sp, #24
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e638:	2300      	movs	r3, #0
 800e63a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e63c:	2300      	movs	r3, #0
 800e63e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e648:	2b00      	cmp	r3, #0
 800e64a:	f000 8098 	beq.w	800e77e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e64e:	2300      	movs	r3, #0
 800e650:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e652:	4b43      	ldr	r3, [pc, #268]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d10d      	bne.n	800e67a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e65e:	4b40      	ldr	r3, [pc, #256]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e662:	4a3f      	ldr	r2, [pc, #252]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e668:	6593      	str	r3, [r2, #88]	@ 0x58
 800e66a:	4b3d      	ldr	r3, [pc, #244]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e66c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e66e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e672:	60bb      	str	r3, [r7, #8]
 800e674:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e676:	2301      	movs	r3, #1
 800e678:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e67a:	4b3a      	ldr	r3, [pc, #232]	@ (800e764 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	4a39      	ldr	r2, [pc, #228]	@ (800e764 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e684:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e686:	f7fa f8d9 	bl	800883c <HAL_GetTick>
 800e68a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e68c:	e009      	b.n	800e6a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e68e:	f7fa f8d5 	bl	800883c <HAL_GetTick>
 800e692:	4602      	mov	r2, r0
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	1ad3      	subs	r3, r2, r3
 800e698:	2b02      	cmp	r3, #2
 800e69a:	d902      	bls.n	800e6a2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e69c:	2303      	movs	r3, #3
 800e69e:	74fb      	strb	r3, [r7, #19]
        break;
 800e6a0:	e005      	b.n	800e6ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e6a2:	4b30      	ldr	r3, [pc, #192]	@ (800e764 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d0ef      	beq.n	800e68e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e6ae:	7cfb      	ldrb	r3, [r7, #19]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d159      	bne.n	800e768 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e6b4:	4b2a      	ldr	r3, [pc, #168]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e6be:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d01e      	beq.n	800e704 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e6ca:	697a      	ldr	r2, [r7, #20]
 800e6cc:	429a      	cmp	r2, r3
 800e6ce:	d019      	beq.n	800e704 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e6d0:	4b23      	ldr	r3, [pc, #140]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e6da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e6dc:	4b20      	ldr	r3, [pc, #128]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6e2:	4a1f      	ldr	r2, [pc, #124]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e6e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e6ec:	4b1c      	ldr	r3, [pc, #112]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6f2:	4a1b      	ldr	r2, [pc, #108]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e6f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e6fc:	4a18      	ldr	r2, [pc, #96]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e6fe:	697b      	ldr	r3, [r7, #20]
 800e700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e704:	697b      	ldr	r3, [r7, #20]
 800e706:	f003 0301 	and.w	r3, r3, #1
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d016      	beq.n	800e73c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e70e:	f7fa f895 	bl	800883c <HAL_GetTick>
 800e712:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e714:	e00b      	b.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e716:	f7fa f891 	bl	800883c <HAL_GetTick>
 800e71a:	4602      	mov	r2, r0
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	1ad3      	subs	r3, r2, r3
 800e720:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e724:	4293      	cmp	r3, r2
 800e726:	d902      	bls.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e728:	2303      	movs	r3, #3
 800e72a:	74fb      	strb	r3, [r7, #19]
            break;
 800e72c:	e006      	b.n	800e73c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e72e:	4b0c      	ldr	r3, [pc, #48]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e734:	f003 0302 	and.w	r3, r3, #2
 800e738:	2b00      	cmp	r3, #0
 800e73a:	d0ec      	beq.n	800e716 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e73c:	7cfb      	ldrb	r3, [r7, #19]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d10b      	bne.n	800e75a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e742:	4b07      	ldr	r3, [pc, #28]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e748:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e750:	4903      	ldr	r1, [pc, #12]	@ (800e760 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e752:	4313      	orrs	r3, r2
 800e754:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e758:	e008      	b.n	800e76c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e75a:	7cfb      	ldrb	r3, [r7, #19]
 800e75c:	74bb      	strb	r3, [r7, #18]
 800e75e:	e005      	b.n	800e76c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e760:	40021000 	.word	0x40021000
 800e764:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e768:	7cfb      	ldrb	r3, [r7, #19]
 800e76a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e76c:	7c7b      	ldrb	r3, [r7, #17]
 800e76e:	2b01      	cmp	r3, #1
 800e770:	d105      	bne.n	800e77e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e772:	4ba6      	ldr	r3, [pc, #664]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e776:	4aa5      	ldr	r2, [pc, #660]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e778:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e77c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	f003 0301 	and.w	r3, r3, #1
 800e786:	2b00      	cmp	r3, #0
 800e788:	d00a      	beq.n	800e7a0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e78a:	4ba0      	ldr	r3, [pc, #640]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e78c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e790:	f023 0203 	bic.w	r2, r3, #3
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	685b      	ldr	r3, [r3, #4]
 800e798:	499c      	ldr	r1, [pc, #624]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e79a:	4313      	orrs	r3, r2
 800e79c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f003 0302 	and.w	r3, r3, #2
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d00a      	beq.n	800e7c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e7ac:	4b97      	ldr	r3, [pc, #604]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e7ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7b2:	f023 020c 	bic.w	r2, r3, #12
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	689b      	ldr	r3, [r3, #8]
 800e7ba:	4994      	ldr	r1, [pc, #592]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e7bc:	4313      	orrs	r3, r2
 800e7be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f003 0304 	and.w	r3, r3, #4
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d00a      	beq.n	800e7e4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e7ce:	4b8f      	ldr	r3, [pc, #572]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e7d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	68db      	ldr	r3, [r3, #12]
 800e7dc:	498b      	ldr	r1, [pc, #556]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e7de:	4313      	orrs	r3, r2
 800e7e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	f003 0308 	and.w	r3, r3, #8
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d00a      	beq.n	800e806 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e7f0:	4b86      	ldr	r3, [pc, #536]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e7f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	691b      	ldr	r3, [r3, #16]
 800e7fe:	4983      	ldr	r1, [pc, #524]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e800:	4313      	orrs	r3, r2
 800e802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f003 0320 	and.w	r3, r3, #32
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d00a      	beq.n	800e828 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e812:	4b7e      	ldr	r3, [pc, #504]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e818:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	695b      	ldr	r3, [r3, #20]
 800e820:	497a      	ldr	r1, [pc, #488]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e822:	4313      	orrs	r3, r2
 800e824:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e830:	2b00      	cmp	r3, #0
 800e832:	d00a      	beq.n	800e84a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e834:	4b75      	ldr	r3, [pc, #468]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e83a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	699b      	ldr	r3, [r3, #24]
 800e842:	4972      	ldr	r1, [pc, #456]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e844:	4313      	orrs	r3, r2
 800e846:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e852:	2b00      	cmp	r3, #0
 800e854:	d00a      	beq.n	800e86c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e856:	4b6d      	ldr	r3, [pc, #436]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e858:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e85c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	69db      	ldr	r3, [r3, #28]
 800e864:	4969      	ldr	r1, [pc, #420]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e866:	4313      	orrs	r3, r2
 800e868:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e874:	2b00      	cmp	r3, #0
 800e876:	d00a      	beq.n	800e88e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e878:	4b64      	ldr	r3, [pc, #400]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e87a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e87e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	6a1b      	ldr	r3, [r3, #32]
 800e886:	4961      	ldr	r1, [pc, #388]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e888:	4313      	orrs	r3, r2
 800e88a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e896:	2b00      	cmp	r3, #0
 800e898:	d00a      	beq.n	800e8b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e89a:	4b5c      	ldr	r3, [pc, #368]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e89c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8a8:	4958      	ldr	r1, [pc, #352]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8aa:	4313      	orrs	r3, r2
 800e8ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d015      	beq.n	800e8e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e8bc:	4b53      	ldr	r3, [pc, #332]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8ca:	4950      	ldr	r1, [pc, #320]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8cc:	4313      	orrs	r3, r2
 800e8ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e8da:	d105      	bne.n	800e8e8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e8dc:	4b4b      	ldr	r3, [pc, #300]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8de:	68db      	ldr	r3, [r3, #12]
 800e8e0:	4a4a      	ldr	r2, [pc, #296]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e8e6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d015      	beq.n	800e920 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e8f4:	4b45      	ldr	r3, [pc, #276]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e8f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e902:	4942      	ldr	r1, [pc, #264]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e904:	4313      	orrs	r3, r2
 800e906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e90e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e912:	d105      	bne.n	800e920 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e914:	4b3d      	ldr	r3, [pc, #244]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	4a3c      	ldr	r2, [pc, #240]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e91a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e91e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d015      	beq.n	800e958 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e92c:	4b37      	ldr	r3, [pc, #220]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e92e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e932:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e93a:	4934      	ldr	r1, [pc, #208]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e93c:	4313      	orrs	r3, r2
 800e93e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e946:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e94a:	d105      	bne.n	800e958 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e94c:	4b2f      	ldr	r3, [pc, #188]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	4a2e      	ldr	r2, [pc, #184]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e952:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e956:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e960:	2b00      	cmp	r3, #0
 800e962:	d015      	beq.n	800e990 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e964:	4b29      	ldr	r3, [pc, #164]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e96a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e972:	4926      	ldr	r1, [pc, #152]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e974:	4313      	orrs	r3, r2
 800e976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e97e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e982:	d105      	bne.n	800e990 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e984:	4b21      	ldr	r3, [pc, #132]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e986:	68db      	ldr	r3, [r3, #12]
 800e988:	4a20      	ldr	r2, [pc, #128]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e98a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e98e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d015      	beq.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e99c:	4b1b      	ldr	r3, [pc, #108]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e99e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9aa:	4918      	ldr	r1, [pc, #96]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9ac:	4313      	orrs	r3, r2
 800e9ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e9ba:	d105      	bne.n	800e9c8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e9bc:	4b13      	ldr	r3, [pc, #76]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9be:	68db      	ldr	r3, [r3, #12]
 800e9c0:	4a12      	ldr	r2, [pc, #72]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e9c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d015      	beq.n	800ea00 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e9d4:	4b0d      	ldr	r3, [pc, #52]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e9da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9e2:	490a      	ldr	r1, [pc, #40]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9e4:	4313      	orrs	r3, r2
 800e9e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e9f2:	d105      	bne.n	800ea00 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e9f4:	4b05      	ldr	r3, [pc, #20]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9f6:	68db      	ldr	r3, [r3, #12]
 800e9f8:	4a04      	ldr	r2, [pc, #16]	@ (800ea0c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800e9fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e9fe:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ea00:	7cbb      	ldrb	r3, [r7, #18]
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3718      	adds	r7, #24
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}
 800ea0a:	bf00      	nop
 800ea0c:	40021000 	.word	0x40021000

0800ea10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b084      	sub	sp, #16
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d101      	bne.n	800ea22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ea1e:	2301      	movs	r3, #1
 800ea20:	e09d      	b.n	800eb5e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d108      	bne.n	800ea3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	685b      	ldr	r3, [r3, #4]
 800ea2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ea32:	d009      	beq.n	800ea48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2200      	movs	r2, #0
 800ea38:	61da      	str	r2, [r3, #28]
 800ea3a:	e005      	b.n	800ea48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2200      	movs	r2, #0
 800ea46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d106      	bne.n	800ea68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ea62:	6878      	ldr	r0, [r7, #4]
 800ea64:	f7f6 fa0a 	bl	8004e7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2202      	movs	r2, #2
 800ea6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	681a      	ldr	r2, [r3, #0]
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ea7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	68db      	ldr	r3, [r3, #12]
 800ea84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ea88:	d902      	bls.n	800ea90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	60fb      	str	r3, [r7, #12]
 800ea8e:	e002      	b.n	800ea96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ea90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ea94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	68db      	ldr	r3, [r3, #12]
 800ea9a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ea9e:	d007      	beq.n	800eab0 <HAL_SPI_Init+0xa0>
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	68db      	ldr	r3, [r3, #12]
 800eaa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eaa8:	d002      	beq.n	800eab0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	2200      	movs	r2, #0
 800eaae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	685b      	ldr	r3, [r3, #4]
 800eab4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	689b      	ldr	r3, [r3, #8]
 800eabc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800eac0:	431a      	orrs	r2, r3
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	691b      	ldr	r3, [r3, #16]
 800eac6:	f003 0302 	and.w	r3, r3, #2
 800eaca:	431a      	orrs	r2, r3
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	695b      	ldr	r3, [r3, #20]
 800ead0:	f003 0301 	and.w	r3, r3, #1
 800ead4:	431a      	orrs	r2, r3
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	699b      	ldr	r3, [r3, #24]
 800eada:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800eade:	431a      	orrs	r2, r3
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	69db      	ldr	r3, [r3, #28]
 800eae4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800eae8:	431a      	orrs	r2, r3
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	6a1b      	ldr	r3, [r3, #32]
 800eaee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eaf2:	ea42 0103 	orr.w	r1, r2, r3
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eafa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	430a      	orrs	r2, r1
 800eb04:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	699b      	ldr	r3, [r3, #24]
 800eb0a:	0c1b      	lsrs	r3, r3, #16
 800eb0c:	f003 0204 	and.w	r2, r3, #4
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb14:	f003 0310 	and.w	r3, r3, #16
 800eb18:	431a      	orrs	r2, r3
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb1e:	f003 0308 	and.w	r3, r3, #8
 800eb22:	431a      	orrs	r2, r3
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	68db      	ldr	r3, [r3, #12]
 800eb28:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800eb2c:	ea42 0103 	orr.w	r1, r2, r3
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	430a      	orrs	r2, r1
 800eb3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	69da      	ldr	r2, [r3, #28]
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800eb4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2200      	movs	r2, #0
 800eb52:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2201      	movs	r2, #1
 800eb58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800eb5c:	2300      	movs	r3, #0
}
 800eb5e:	4618      	mov	r0, r3
 800eb60:	3710      	adds	r7, #16
 800eb62:	46bd      	mov	sp, r7
 800eb64:	bd80      	pop	{r7, pc}

0800eb66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eb66:	b580      	push	{r7, lr}
 800eb68:	b088      	sub	sp, #32
 800eb6a:	af00      	add	r7, sp, #0
 800eb6c:	60f8      	str	r0, [r7, #12]
 800eb6e:	60b9      	str	r1, [r7, #8]
 800eb70:	603b      	str	r3, [r7, #0]
 800eb72:	4613      	mov	r3, r2
 800eb74:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eb76:	f7f9 fe61 	bl	800883c <HAL_GetTick>
 800eb7a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800eb7c:	88fb      	ldrh	r3, [r7, #6]
 800eb7e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eb86:	b2db      	uxtb	r3, r3
 800eb88:	2b01      	cmp	r3, #1
 800eb8a:	d001      	beq.n	800eb90 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800eb8c:	2302      	movs	r3, #2
 800eb8e:	e15c      	b.n	800ee4a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800eb90:	68bb      	ldr	r3, [r7, #8]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d002      	beq.n	800eb9c <HAL_SPI_Transmit+0x36>
 800eb96:	88fb      	ldrh	r3, [r7, #6]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d101      	bne.n	800eba0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	e154      	b.n	800ee4a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800eba6:	2b01      	cmp	r3, #1
 800eba8:	d101      	bne.n	800ebae <HAL_SPI_Transmit+0x48>
 800ebaa:	2302      	movs	r3, #2
 800ebac:	e14d      	b.n	800ee4a <HAL_SPI_Transmit+0x2e4>
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	2201      	movs	r2, #1
 800ebb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	2203      	movs	r2, #3
 800ebba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	68ba      	ldr	r2, [r7, #8]
 800ebc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	88fa      	ldrh	r2, [r7, #6]
 800ebce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	88fa      	ldrh	r2, [r7, #6]
 800ebd4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	2200      	movs	r2, #0
 800ebe0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2200      	movs	r2, #0
 800ebe8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	689b      	ldr	r3, [r3, #8]
 800ebfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec00:	d10f      	bne.n	800ec22 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	681a      	ldr	r2, [r3, #0]
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	681a      	ldr	r2, [r3, #0]
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ec20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec2c:	2b40      	cmp	r3, #64	@ 0x40
 800ec2e:	d007      	beq.n	800ec40 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	681a      	ldr	r2, [r3, #0]
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ec3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	68db      	ldr	r3, [r3, #12]
 800ec44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ec48:	d952      	bls.n	800ecf0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	685b      	ldr	r3, [r3, #4]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d002      	beq.n	800ec58 <HAL_SPI_Transmit+0xf2>
 800ec52:	8b7b      	ldrh	r3, [r7, #26]
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d145      	bne.n	800ece4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec5c:	881a      	ldrh	r2, [r3, #0]
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec68:	1c9a      	adds	r2, r3, #2
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec72:	b29b      	uxth	r3, r3
 800ec74:	3b01      	subs	r3, #1
 800ec76:	b29a      	uxth	r2, r3
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ec7c:	e032      	b.n	800ece4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	689b      	ldr	r3, [r3, #8]
 800ec84:	f003 0302 	and.w	r3, r3, #2
 800ec88:	2b02      	cmp	r3, #2
 800ec8a:	d112      	bne.n	800ecb2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec90:	881a      	ldrh	r2, [r3, #0]
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec9c:	1c9a      	adds	r2, r3, #2
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eca6:	b29b      	uxth	r3, r3
 800eca8:	3b01      	subs	r3, #1
 800ecaa:	b29a      	uxth	r2, r3
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ecb0:	e018      	b.n	800ece4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ecb2:	f7f9 fdc3 	bl	800883c <HAL_GetTick>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	69fb      	ldr	r3, [r7, #28]
 800ecba:	1ad3      	subs	r3, r2, r3
 800ecbc:	683a      	ldr	r2, [r7, #0]
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d803      	bhi.n	800ecca <HAL_SPI_Transmit+0x164>
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecc8:	d102      	bne.n	800ecd0 <HAL_SPI_Transmit+0x16a>
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d109      	bne.n	800ece4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	2201      	movs	r2, #1
 800ecd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	2200      	movs	r2, #0
 800ecdc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ece0:	2303      	movs	r3, #3
 800ece2:	e0b2      	b.n	800ee4a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ece8:	b29b      	uxth	r3, r3
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d1c7      	bne.n	800ec7e <HAL_SPI_Transmit+0x118>
 800ecee:	e083      	b.n	800edf8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	685b      	ldr	r3, [r3, #4]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d002      	beq.n	800ecfe <HAL_SPI_Transmit+0x198>
 800ecf8:	8b7b      	ldrh	r3, [r7, #26]
 800ecfa:	2b01      	cmp	r3, #1
 800ecfc:	d177      	bne.n	800edee <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed02:	b29b      	uxth	r3, r3
 800ed04:	2b01      	cmp	r3, #1
 800ed06:	d912      	bls.n	800ed2e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed0c:	881a      	ldrh	r2, [r3, #0]
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed18:	1c9a      	adds	r2, r3, #2
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed22:	b29b      	uxth	r3, r3
 800ed24:	3b02      	subs	r3, #2
 800ed26:	b29a      	uxth	r2, r3
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ed2c:	e05f      	b.n	800edee <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	330c      	adds	r3, #12
 800ed38:	7812      	ldrb	r2, [r2, #0]
 800ed3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed40:	1c5a      	adds	r2, r3, #1
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed4a:	b29b      	uxth	r3, r3
 800ed4c:	3b01      	subs	r3, #1
 800ed4e:	b29a      	uxth	r2, r3
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800ed54:	e04b      	b.n	800edee <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	689b      	ldr	r3, [r3, #8]
 800ed5c:	f003 0302 	and.w	r3, r3, #2
 800ed60:	2b02      	cmp	r3, #2
 800ed62:	d12b      	bne.n	800edbc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed68:	b29b      	uxth	r3, r3
 800ed6a:	2b01      	cmp	r3, #1
 800ed6c:	d912      	bls.n	800ed94 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed72:	881a      	ldrh	r2, [r3, #0]
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed7e:	1c9a      	adds	r2, r3, #2
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ed88:	b29b      	uxth	r3, r3
 800ed8a:	3b02      	subs	r3, #2
 800ed8c:	b29a      	uxth	r2, r3
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ed92:	e02c      	b.n	800edee <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	330c      	adds	r3, #12
 800ed9e:	7812      	ldrb	r2, [r2, #0]
 800eda0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eda6:	1c5a      	adds	r2, r3, #1
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edb0:	b29b      	uxth	r3, r3
 800edb2:	3b01      	subs	r3, #1
 800edb4:	b29a      	uxth	r2, r3
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800edba:	e018      	b.n	800edee <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800edbc:	f7f9 fd3e 	bl	800883c <HAL_GetTick>
 800edc0:	4602      	mov	r2, r0
 800edc2:	69fb      	ldr	r3, [r7, #28]
 800edc4:	1ad3      	subs	r3, r2, r3
 800edc6:	683a      	ldr	r2, [r7, #0]
 800edc8:	429a      	cmp	r2, r3
 800edca:	d803      	bhi.n	800edd4 <HAL_SPI_Transmit+0x26e>
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edd2:	d102      	bne.n	800edda <HAL_SPI_Transmit+0x274>
 800edd4:	683b      	ldr	r3, [r7, #0]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d109      	bne.n	800edee <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	2201      	movs	r2, #1
 800edde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	2200      	movs	r2, #0
 800ede6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800edea:	2303      	movs	r3, #3
 800edec:	e02d      	b.n	800ee4a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800edf2:	b29b      	uxth	r3, r3
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d1ae      	bne.n	800ed56 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800edf8:	69fa      	ldr	r2, [r7, #28]
 800edfa:	6839      	ldr	r1, [r7, #0]
 800edfc:	68f8      	ldr	r0, [r7, #12]
 800edfe:	f000 fb65 	bl	800f4cc <SPI_EndRxTxTransaction>
 800ee02:	4603      	mov	r3, r0
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d002      	beq.n	800ee0e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	2220      	movs	r2, #32
 800ee0c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	689b      	ldr	r3, [r3, #8]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d10a      	bne.n	800ee2c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ee16:	2300      	movs	r3, #0
 800ee18:	617b      	str	r3, [r7, #20]
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	68db      	ldr	r3, [r3, #12]
 800ee20:	617b      	str	r3, [r7, #20]
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	689b      	ldr	r3, [r3, #8]
 800ee28:	617b      	str	r3, [r7, #20]
 800ee2a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	2201      	movs	r2, #1
 800ee30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	2200      	movs	r2, #0
 800ee38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d001      	beq.n	800ee48 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800ee44:	2301      	movs	r3, #1
 800ee46:	e000      	b.n	800ee4a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800ee48:	2300      	movs	r3, #0
  }
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3720      	adds	r7, #32
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}

0800ee52 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ee52:	b580      	push	{r7, lr}
 800ee54:	b08a      	sub	sp, #40	@ 0x28
 800ee56:	af00      	add	r7, sp, #0
 800ee58:	60f8      	str	r0, [r7, #12]
 800ee5a:	60b9      	str	r1, [r7, #8]
 800ee5c:	607a      	str	r2, [r7, #4]
 800ee5e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ee60:	2301      	movs	r3, #1
 800ee62:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ee64:	f7f9 fcea 	bl	800883c <HAL_GetTick>
 800ee68:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ee70:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	685b      	ldr	r3, [r3, #4]
 800ee76:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ee78:	887b      	ldrh	r3, [r7, #2]
 800ee7a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800ee7c:	887b      	ldrh	r3, [r7, #2]
 800ee7e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ee80:	7ffb      	ldrb	r3, [r7, #31]
 800ee82:	2b01      	cmp	r3, #1
 800ee84:	d00c      	beq.n	800eea0 <HAL_SPI_TransmitReceive+0x4e>
 800ee86:	69bb      	ldr	r3, [r7, #24]
 800ee88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ee8c:	d106      	bne.n	800ee9c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	689b      	ldr	r3, [r3, #8]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d102      	bne.n	800ee9c <HAL_SPI_TransmitReceive+0x4a>
 800ee96:	7ffb      	ldrb	r3, [r7, #31]
 800ee98:	2b04      	cmp	r3, #4
 800ee9a:	d001      	beq.n	800eea0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ee9c:	2302      	movs	r3, #2
 800ee9e:	e1f3      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800eea0:	68bb      	ldr	r3, [r7, #8]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d005      	beq.n	800eeb2 <HAL_SPI_TransmitReceive+0x60>
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d002      	beq.n	800eeb2 <HAL_SPI_TransmitReceive+0x60>
 800eeac:	887b      	ldrh	r3, [r7, #2]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d101      	bne.n	800eeb6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	e1e8      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800eebc:	2b01      	cmp	r3, #1
 800eebe:	d101      	bne.n	800eec4 <HAL_SPI_TransmitReceive+0x72>
 800eec0:	2302      	movs	r3, #2
 800eec2:	e1e1      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	2201      	movs	r2, #1
 800eec8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eed2:	b2db      	uxtb	r3, r3
 800eed4:	2b04      	cmp	r3, #4
 800eed6:	d003      	beq.n	800eee0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	2205      	movs	r2, #5
 800eedc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	2200      	movs	r2, #0
 800eee4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	687a      	ldr	r2, [r7, #4]
 800eeea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800eeec:	68fb      	ldr	r3, [r7, #12]
 800eeee:	887a      	ldrh	r2, [r7, #2]
 800eef0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800eef4:	68fb      	ldr	r3, [r7, #12]
 800eef6:	887a      	ldrh	r2, [r7, #2]
 800eef8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	68ba      	ldr	r2, [r7, #8]
 800ef00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	887a      	ldrh	r2, [r7, #2]
 800ef06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	887a      	ldrh	r2, [r7, #2]
 800ef0c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	2200      	movs	r2, #0
 800ef12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	2200      	movs	r2, #0
 800ef18:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	68db      	ldr	r3, [r3, #12]
 800ef1e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ef22:	d802      	bhi.n	800ef2a <HAL_SPI_TransmitReceive+0xd8>
 800ef24:	8abb      	ldrh	r3, [r7, #20]
 800ef26:	2b01      	cmp	r3, #1
 800ef28:	d908      	bls.n	800ef3c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	685a      	ldr	r2, [r3, #4]
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ef38:	605a      	str	r2, [r3, #4]
 800ef3a:	e007      	b.n	800ef4c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	685a      	ldr	r2, [r3, #4]
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ef4a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef56:	2b40      	cmp	r3, #64	@ 0x40
 800ef58:	d007      	beq.n	800ef6a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	681a      	ldr	r2, [r3, #0]
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ef68:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	68db      	ldr	r3, [r3, #12]
 800ef6e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ef72:	f240 8083 	bls.w	800f07c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	685b      	ldr	r3, [r3, #4]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d002      	beq.n	800ef84 <HAL_SPI_TransmitReceive+0x132>
 800ef7e:	8afb      	ldrh	r3, [r7, #22]
 800ef80:	2b01      	cmp	r3, #1
 800ef82:	d16f      	bne.n	800f064 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef88:	881a      	ldrh	r2, [r3, #0]
 800ef8a:	68fb      	ldr	r3, [r7, #12]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ef94:	1c9a      	adds	r2, r3, #2
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ef9e:	b29b      	uxth	r3, r3
 800efa0:	3b01      	subs	r3, #1
 800efa2:	b29a      	uxth	r2, r3
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800efa8:	e05c      	b.n	800f064 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	689b      	ldr	r3, [r3, #8]
 800efb0:	f003 0302 	and.w	r3, r3, #2
 800efb4:	2b02      	cmp	r3, #2
 800efb6:	d11b      	bne.n	800eff0 <HAL_SPI_TransmitReceive+0x19e>
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800efbc:	b29b      	uxth	r3, r3
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d016      	beq.n	800eff0 <HAL_SPI_TransmitReceive+0x19e>
 800efc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efc4:	2b01      	cmp	r3, #1
 800efc6:	d113      	bne.n	800eff0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efcc:	881a      	ldrh	r2, [r3, #0]
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efd8:	1c9a      	adds	r2, r3, #2
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800efe2:	b29b      	uxth	r3, r3
 800efe4:	3b01      	subs	r3, #1
 800efe6:	b29a      	uxth	r2, r3
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800efec:	2300      	movs	r3, #0
 800efee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	689b      	ldr	r3, [r3, #8]
 800eff6:	f003 0301 	and.w	r3, r3, #1
 800effa:	2b01      	cmp	r3, #1
 800effc:	d11c      	bne.n	800f038 <HAL_SPI_TransmitReceive+0x1e6>
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f004:	b29b      	uxth	r3, r3
 800f006:	2b00      	cmp	r3, #0
 800f008:	d016      	beq.n	800f038 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	68da      	ldr	r2, [r3, #12]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f014:	b292      	uxth	r2, r2
 800f016:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f01c:	1c9a      	adds	r2, r3, #2
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f028:	b29b      	uxth	r3, r3
 800f02a:	3b01      	subs	r3, #1
 800f02c:	b29a      	uxth	r2, r3
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f034:	2301      	movs	r3, #1
 800f036:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f038:	f7f9 fc00 	bl	800883c <HAL_GetTick>
 800f03c:	4602      	mov	r2, r0
 800f03e:	6a3b      	ldr	r3, [r7, #32]
 800f040:	1ad3      	subs	r3, r2, r3
 800f042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f044:	429a      	cmp	r2, r3
 800f046:	d80d      	bhi.n	800f064 <HAL_SPI_TransmitReceive+0x212>
 800f048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f04a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f04e:	d009      	beq.n	800f064 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	2201      	movs	r2, #1
 800f054:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2200      	movs	r2, #0
 800f05c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f060:	2303      	movs	r3, #3
 800f062:	e111      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f068:	b29b      	uxth	r3, r3
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d19d      	bne.n	800efaa <HAL_SPI_TransmitReceive+0x158>
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f074:	b29b      	uxth	r3, r3
 800f076:	2b00      	cmp	r3, #0
 800f078:	d197      	bne.n	800efaa <HAL_SPI_TransmitReceive+0x158>
 800f07a:	e0e5      	b.n	800f248 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	685b      	ldr	r3, [r3, #4]
 800f080:	2b00      	cmp	r3, #0
 800f082:	d003      	beq.n	800f08c <HAL_SPI_TransmitReceive+0x23a>
 800f084:	8afb      	ldrh	r3, [r7, #22]
 800f086:	2b01      	cmp	r3, #1
 800f088:	f040 80d1 	bne.w	800f22e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f090:	b29b      	uxth	r3, r3
 800f092:	2b01      	cmp	r3, #1
 800f094:	d912      	bls.n	800f0bc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f09a:	881a      	ldrh	r2, [r3, #0]
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0a6:	1c9a      	adds	r2, r3, #2
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0b0:	b29b      	uxth	r3, r3
 800f0b2:	3b02      	subs	r3, #2
 800f0b4:	b29a      	uxth	r2, r3
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f0ba:	e0b8      	b.n	800f22e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	330c      	adds	r3, #12
 800f0c6:	7812      	ldrb	r2, [r2, #0]
 800f0c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0ce:	1c5a      	adds	r2, r3, #1
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0d8:	b29b      	uxth	r3, r3
 800f0da:	3b01      	subs	r3, #1
 800f0dc:	b29a      	uxth	r2, r3
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f0e2:	e0a4      	b.n	800f22e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	689b      	ldr	r3, [r3, #8]
 800f0ea:	f003 0302 	and.w	r3, r3, #2
 800f0ee:	2b02      	cmp	r3, #2
 800f0f0:	d134      	bne.n	800f15c <HAL_SPI_TransmitReceive+0x30a>
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0f6:	b29b      	uxth	r3, r3
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d02f      	beq.n	800f15c <HAL_SPI_TransmitReceive+0x30a>
 800f0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0fe:	2b01      	cmp	r3, #1
 800f100:	d12c      	bne.n	800f15c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f106:	b29b      	uxth	r3, r3
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d912      	bls.n	800f132 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f110:	881a      	ldrh	r2, [r3, #0]
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f11c:	1c9a      	adds	r2, r3, #2
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f126:	b29b      	uxth	r3, r3
 800f128:	3b02      	subs	r3, #2
 800f12a:	b29a      	uxth	r2, r3
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f130:	e012      	b.n	800f158 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	330c      	adds	r3, #12
 800f13c:	7812      	ldrb	r2, [r2, #0]
 800f13e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f144:	1c5a      	adds	r2, r3, #1
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f14e:	b29b      	uxth	r3, r3
 800f150:	3b01      	subs	r3, #1
 800f152:	b29a      	uxth	r2, r3
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f158:	2300      	movs	r3, #0
 800f15a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	681b      	ldr	r3, [r3, #0]
 800f160:	689b      	ldr	r3, [r3, #8]
 800f162:	f003 0301 	and.w	r3, r3, #1
 800f166:	2b01      	cmp	r3, #1
 800f168:	d148      	bne.n	800f1fc <HAL_SPI_TransmitReceive+0x3aa>
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f170:	b29b      	uxth	r3, r3
 800f172:	2b00      	cmp	r3, #0
 800f174:	d042      	beq.n	800f1fc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f17c:	b29b      	uxth	r3, r3
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d923      	bls.n	800f1ca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	68da      	ldr	r2, [r3, #12]
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f18c:	b292      	uxth	r2, r2
 800f18e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f194:	1c9a      	adds	r2, r3, #2
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f1a0:	b29b      	uxth	r3, r3
 800f1a2:	3b02      	subs	r3, #2
 800f1a4:	b29a      	uxth	r2, r3
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f1b2:	b29b      	uxth	r3, r3
 800f1b4:	2b01      	cmp	r3, #1
 800f1b6:	d81f      	bhi.n	800f1f8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	685a      	ldr	r2, [r3, #4]
 800f1be:	68fb      	ldr	r3, [r7, #12]
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f1c6:	605a      	str	r2, [r3, #4]
 800f1c8:	e016      	b.n	800f1f8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f103 020c 	add.w	r2, r3, #12
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1d6:	7812      	ldrb	r2, [r2, #0]
 800f1d8:	b2d2      	uxtb	r2, r2
 800f1da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1e0:	1c5a      	adds	r2, r3, #1
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f1ec:	b29b      	uxth	r3, r3
 800f1ee:	3b01      	subs	r3, #1
 800f1f0:	b29a      	uxth	r2, r3
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f1f8:	2301      	movs	r3, #1
 800f1fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f1fc:	f7f9 fb1e 	bl	800883c <HAL_GetTick>
 800f200:	4602      	mov	r2, r0
 800f202:	6a3b      	ldr	r3, [r7, #32]
 800f204:	1ad3      	subs	r3, r2, r3
 800f206:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f208:	429a      	cmp	r2, r3
 800f20a:	d803      	bhi.n	800f214 <HAL_SPI_TransmitReceive+0x3c2>
 800f20c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f20e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f212:	d102      	bne.n	800f21a <HAL_SPI_TransmitReceive+0x3c8>
 800f214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f216:	2b00      	cmp	r3, #0
 800f218:	d109      	bne.n	800f22e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	2201      	movs	r2, #1
 800f21e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	2200      	movs	r2, #0
 800f226:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f22a:	2303      	movs	r3, #3
 800f22c:	e02c      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f232:	b29b      	uxth	r3, r3
 800f234:	2b00      	cmp	r3, #0
 800f236:	f47f af55 	bne.w	800f0e4 <HAL_SPI_TransmitReceive+0x292>
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f240:	b29b      	uxth	r3, r3
 800f242:	2b00      	cmp	r3, #0
 800f244:	f47f af4e 	bne.w	800f0e4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f248:	6a3a      	ldr	r2, [r7, #32]
 800f24a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f24c:	68f8      	ldr	r0, [r7, #12]
 800f24e:	f000 f93d 	bl	800f4cc <SPI_EndRxTxTransaction>
 800f252:	4603      	mov	r3, r0
 800f254:	2b00      	cmp	r3, #0
 800f256:	d008      	beq.n	800f26a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	2220      	movs	r2, #32
 800f25c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f25e:	68fb      	ldr	r3, [r7, #12]
 800f260:	2200      	movs	r2, #0
 800f262:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f266:	2301      	movs	r3, #1
 800f268:	e00e      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	2201      	movs	r2, #1
 800f26e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	2200      	movs	r2, #0
 800f276:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d001      	beq.n	800f286 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f282:	2301      	movs	r3, #1
 800f284:	e000      	b.n	800f288 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f286:	2300      	movs	r3, #0
  }
}
 800f288:	4618      	mov	r0, r3
 800f28a:	3728      	adds	r7, #40	@ 0x28
 800f28c:	46bd      	mov	sp, r7
 800f28e:	bd80      	pop	{r7, pc}

0800f290 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b088      	sub	sp, #32
 800f294:	af00      	add	r7, sp, #0
 800f296:	60f8      	str	r0, [r7, #12]
 800f298:	60b9      	str	r1, [r7, #8]
 800f29a:	603b      	str	r3, [r7, #0]
 800f29c:	4613      	mov	r3, r2
 800f29e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f2a0:	f7f9 facc 	bl	800883c <HAL_GetTick>
 800f2a4:	4602      	mov	r2, r0
 800f2a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2a8:	1a9b      	subs	r3, r3, r2
 800f2aa:	683a      	ldr	r2, [r7, #0]
 800f2ac:	4413      	add	r3, r2
 800f2ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f2b0:	f7f9 fac4 	bl	800883c <HAL_GetTick>
 800f2b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f2b6:	4b39      	ldr	r3, [pc, #228]	@ (800f39c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	015b      	lsls	r3, r3, #5
 800f2bc:	0d1b      	lsrs	r3, r3, #20
 800f2be:	69fa      	ldr	r2, [r7, #28]
 800f2c0:	fb02 f303 	mul.w	r3, r2, r3
 800f2c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f2c6:	e054      	b.n	800f372 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2ce:	d050      	beq.n	800f372 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f2d0:	f7f9 fab4 	bl	800883c <HAL_GetTick>
 800f2d4:	4602      	mov	r2, r0
 800f2d6:	69bb      	ldr	r3, [r7, #24]
 800f2d8:	1ad3      	subs	r3, r2, r3
 800f2da:	69fa      	ldr	r2, [r7, #28]
 800f2dc:	429a      	cmp	r2, r3
 800f2de:	d902      	bls.n	800f2e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800f2e0:	69fb      	ldr	r3, [r7, #28]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d13d      	bne.n	800f362 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	685a      	ldr	r2, [r3, #4]
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f2f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	685b      	ldr	r3, [r3, #4]
 800f2fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f2fe:	d111      	bne.n	800f324 <SPI_WaitFlagStateUntilTimeout+0x94>
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	689b      	ldr	r3, [r3, #8]
 800f304:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f308:	d004      	beq.n	800f314 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	689b      	ldr	r3, [r3, #8]
 800f30e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f312:	d107      	bne.n	800f324 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	681a      	ldr	r2, [r3, #0]
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f322:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f328:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f32c:	d10f      	bne.n	800f34e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	681a      	ldr	r2, [r3, #0]
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f33c:	601a      	str	r2, [r3, #0]
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	681a      	ldr	r2, [r3, #0]
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f34c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	2201      	movs	r2, #1
 800f352:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	2200      	movs	r2, #0
 800f35a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f35e:	2303      	movs	r3, #3
 800f360:	e017      	b.n	800f392 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f362:	697b      	ldr	r3, [r7, #20]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d101      	bne.n	800f36c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f368:	2300      	movs	r3, #0
 800f36a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f36c:	697b      	ldr	r3, [r7, #20]
 800f36e:	3b01      	subs	r3, #1
 800f370:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	689a      	ldr	r2, [r3, #8]
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	4013      	ands	r3, r2
 800f37c:	68ba      	ldr	r2, [r7, #8]
 800f37e:	429a      	cmp	r2, r3
 800f380:	bf0c      	ite	eq
 800f382:	2301      	moveq	r3, #1
 800f384:	2300      	movne	r3, #0
 800f386:	b2db      	uxtb	r3, r3
 800f388:	461a      	mov	r2, r3
 800f38a:	79fb      	ldrb	r3, [r7, #7]
 800f38c:	429a      	cmp	r2, r3
 800f38e:	d19b      	bne.n	800f2c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f390:	2300      	movs	r3, #0
}
 800f392:	4618      	mov	r0, r3
 800f394:	3720      	adds	r7, #32
 800f396:	46bd      	mov	sp, r7
 800f398:	bd80      	pop	{r7, pc}
 800f39a:	bf00      	nop
 800f39c:	20000004 	.word	0x20000004

0800f3a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	b08a      	sub	sp, #40	@ 0x28
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	60f8      	str	r0, [r7, #12]
 800f3a8:	60b9      	str	r1, [r7, #8]
 800f3aa:	607a      	str	r2, [r7, #4]
 800f3ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f3b2:	f7f9 fa43 	bl	800883c <HAL_GetTick>
 800f3b6:	4602      	mov	r2, r0
 800f3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ba:	1a9b      	subs	r3, r3, r2
 800f3bc:	683a      	ldr	r2, [r7, #0]
 800f3be:	4413      	add	r3, r2
 800f3c0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f3c2:	f7f9 fa3b 	bl	800883c <HAL_GetTick>
 800f3c6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	330c      	adds	r3, #12
 800f3ce:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f3d0:	4b3d      	ldr	r3, [pc, #244]	@ (800f4c8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f3d2:	681a      	ldr	r2, [r3, #0]
 800f3d4:	4613      	mov	r3, r2
 800f3d6:	009b      	lsls	r3, r3, #2
 800f3d8:	4413      	add	r3, r2
 800f3da:	00da      	lsls	r2, r3, #3
 800f3dc:	1ad3      	subs	r3, r2, r3
 800f3de:	0d1b      	lsrs	r3, r3, #20
 800f3e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f3e2:	fb02 f303 	mul.w	r3, r2, r3
 800f3e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f3e8:	e060      	b.n	800f4ac <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f3ea:	68bb      	ldr	r3, [r7, #8]
 800f3ec:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f3f0:	d107      	bne.n	800f402 <SPI_WaitFifoStateUntilTimeout+0x62>
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d104      	bne.n	800f402 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f3f8:	69fb      	ldr	r3, [r7, #28]
 800f3fa:	781b      	ldrb	r3, [r3, #0]
 800f3fc:	b2db      	uxtb	r3, r3
 800f3fe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f400:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f408:	d050      	beq.n	800f4ac <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f40a:	f7f9 fa17 	bl	800883c <HAL_GetTick>
 800f40e:	4602      	mov	r2, r0
 800f410:	6a3b      	ldr	r3, [r7, #32]
 800f412:	1ad3      	subs	r3, r2, r3
 800f414:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f416:	429a      	cmp	r2, r3
 800f418:	d902      	bls.n	800f420 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f41a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d13d      	bne.n	800f49c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	685a      	ldr	r2, [r3, #4]
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f42e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f438:	d111      	bne.n	800f45e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f43a:	68fb      	ldr	r3, [r7, #12]
 800f43c:	689b      	ldr	r3, [r3, #8]
 800f43e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f442:	d004      	beq.n	800f44e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	689b      	ldr	r3, [r3, #8]
 800f448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f44c:	d107      	bne.n	800f45e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	681a      	ldr	r2, [r3, #0]
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f45c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f462:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f466:	d10f      	bne.n	800f488 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	681a      	ldr	r2, [r3, #0]
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f476:	601a      	str	r2, [r3, #0]
 800f478:	68fb      	ldr	r3, [r7, #12]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	681a      	ldr	r2, [r3, #0]
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f486:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	2201      	movs	r2, #1
 800f48c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	2200      	movs	r2, #0
 800f494:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f498:	2303      	movs	r3, #3
 800f49a:	e010      	b.n	800f4be <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f49c:	69bb      	ldr	r3, [r7, #24]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d101      	bne.n	800f4a6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f4a6:	69bb      	ldr	r3, [r7, #24]
 800f4a8:	3b01      	subs	r3, #1
 800f4aa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	689a      	ldr	r2, [r3, #8]
 800f4b2:	68bb      	ldr	r3, [r7, #8]
 800f4b4:	4013      	ands	r3, r2
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	429a      	cmp	r2, r3
 800f4ba:	d196      	bne.n	800f3ea <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f4bc:	2300      	movs	r3, #0
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3728      	adds	r7, #40	@ 0x28
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	20000004 	.word	0x20000004

0800f4cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f4cc:	b580      	push	{r7, lr}
 800f4ce:	b086      	sub	sp, #24
 800f4d0:	af02      	add	r7, sp, #8
 800f4d2:	60f8      	str	r0, [r7, #12]
 800f4d4:	60b9      	str	r1, [r7, #8]
 800f4d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	9300      	str	r3, [sp, #0]
 800f4dc:	68bb      	ldr	r3, [r7, #8]
 800f4de:	2200      	movs	r2, #0
 800f4e0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f4e4:	68f8      	ldr	r0, [r7, #12]
 800f4e6:	f7ff ff5b 	bl	800f3a0 <SPI_WaitFifoStateUntilTimeout>
 800f4ea:	4603      	mov	r3, r0
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d007      	beq.n	800f500 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f4f4:	f043 0220 	orr.w	r2, r3, #32
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f4fc:	2303      	movs	r3, #3
 800f4fe:	e027      	b.n	800f550 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	9300      	str	r3, [sp, #0]
 800f504:	68bb      	ldr	r3, [r7, #8]
 800f506:	2200      	movs	r2, #0
 800f508:	2180      	movs	r1, #128	@ 0x80
 800f50a:	68f8      	ldr	r0, [r7, #12]
 800f50c:	f7ff fec0 	bl	800f290 <SPI_WaitFlagStateUntilTimeout>
 800f510:	4603      	mov	r3, r0
 800f512:	2b00      	cmp	r3, #0
 800f514:	d007      	beq.n	800f526 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f51a:	f043 0220 	orr.w	r2, r3, #32
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f522:	2303      	movs	r3, #3
 800f524:	e014      	b.n	800f550 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	9300      	str	r3, [sp, #0]
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	2200      	movs	r2, #0
 800f52e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f532:	68f8      	ldr	r0, [r7, #12]
 800f534:	f7ff ff34 	bl	800f3a0 <SPI_WaitFifoStateUntilTimeout>
 800f538:	4603      	mov	r3, r0
 800f53a:	2b00      	cmp	r3, #0
 800f53c:	d007      	beq.n	800f54e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f542:	f043 0220 	orr.w	r2, r3, #32
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f54a:	2303      	movs	r3, #3
 800f54c:	e000      	b.n	800f550 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f54e:	2300      	movs	r3, #0
}
 800f550:	4618      	mov	r0, r3
 800f552:	3710      	adds	r7, #16
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}

0800f558 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b082      	sub	sp, #8
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d101      	bne.n	800f56a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f566:	2301      	movs	r3, #1
 800f568:	e042      	b.n	800f5f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f570:	2b00      	cmp	r3, #0
 800f572:	d106      	bne.n	800f582 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2200      	movs	r2, #0
 800f578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f7f5 fcdd 	bl	8004f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2224      	movs	r2, #36	@ 0x24
 800f586:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	681a      	ldr	r2, [r3, #0]
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	f022 0201 	bic.w	r2, r2, #1
 800f598:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d002      	beq.n	800f5a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f5a2:	6878      	ldr	r0, [r7, #4]
 800f5a4:	f000 fede 	bl	8010364 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f5a8:	6878      	ldr	r0, [r7, #4]
 800f5aa:	f000 fc0f 	bl	800fdcc <UART_SetConfig>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	2b01      	cmp	r3, #1
 800f5b2:	d101      	bne.n	800f5b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f5b4:	2301      	movs	r3, #1
 800f5b6:	e01b      	b.n	800f5f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	685a      	ldr	r2, [r3, #4]
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f5c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	689a      	ldr	r2, [r3, #8]
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f5d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	681a      	ldr	r2, [r3, #0]
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	f042 0201 	orr.w	r2, r2, #1
 800f5e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f5e8:	6878      	ldr	r0, [r7, #4]
 800f5ea:	f000 ff5d 	bl	80104a8 <UART_CheckIdleState>
 800f5ee:	4603      	mov	r3, r0
}
 800f5f0:	4618      	mov	r0, r3
 800f5f2:	3708      	adds	r7, #8
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	bd80      	pop	{r7, pc}

0800f5f8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f5f8:	b580      	push	{r7, lr}
 800f5fa:	b08a      	sub	sp, #40	@ 0x28
 800f5fc:	af00      	add	r7, sp, #0
 800f5fe:	60f8      	str	r0, [r7, #12]
 800f600:	60b9      	str	r1, [r7, #8]
 800f602:	4613      	mov	r3, r2
 800f604:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f60c:	2b20      	cmp	r3, #32
 800f60e:	d167      	bne.n	800f6e0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d002      	beq.n	800f61c <HAL_UART_Transmit_DMA+0x24>
 800f616:	88fb      	ldrh	r3, [r7, #6]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d101      	bne.n	800f620 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800f61c:	2301      	movs	r3, #1
 800f61e:	e060      	b.n	800f6e2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	68ba      	ldr	r2, [r7, #8]
 800f624:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	88fa      	ldrh	r2, [r7, #6]
 800f62a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	88fa      	ldrh	r2, [r7, #6]
 800f632:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	2200      	movs	r2, #0
 800f63a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2221      	movs	r2, #33	@ 0x21
 800f642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d028      	beq.n	800f6a0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f652:	4a26      	ldr	r2, [pc, #152]	@ (800f6ec <HAL_UART_Transmit_DMA+0xf4>)
 800f654:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f65a:	4a25      	ldr	r2, [pc, #148]	@ (800f6f0 <HAL_UART_Transmit_DMA+0xf8>)
 800f65c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f662:	4a24      	ldr	r2, [pc, #144]	@ (800f6f4 <HAL_UART_Transmit_DMA+0xfc>)
 800f664:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f66a:	2200      	movs	r2, #0
 800f66c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f676:	4619      	mov	r1, r3
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	3328      	adds	r3, #40	@ 0x28
 800f67e:	461a      	mov	r2, r3
 800f680:	88fb      	ldrh	r3, [r7, #6]
 800f682:	f7fb f967 	bl	800a954 <HAL_DMA_Start_IT>
 800f686:	4603      	mov	r3, r0
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d009      	beq.n	800f6a0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	2210      	movs	r2, #16
 800f690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	2220      	movs	r2, #32
 800f698:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800f69c:	2301      	movs	r3, #1
 800f69e:	e020      	b.n	800f6e2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	2240      	movs	r2, #64	@ 0x40
 800f6a6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	3308      	adds	r3, #8
 800f6ae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6b0:	697b      	ldr	r3, [r7, #20]
 800f6b2:	e853 3f00 	ldrex	r3, [r3]
 800f6b6:	613b      	str	r3, [r7, #16]
   return(result);
 800f6b8:	693b      	ldr	r3, [r7, #16]
 800f6ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f6be:	627b      	str	r3, [r7, #36]	@ 0x24
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	3308      	adds	r3, #8
 800f6c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f6c8:	623a      	str	r2, [r7, #32]
 800f6ca:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6cc:	69f9      	ldr	r1, [r7, #28]
 800f6ce:	6a3a      	ldr	r2, [r7, #32]
 800f6d0:	e841 2300 	strex	r3, r2, [r1]
 800f6d4:	61bb      	str	r3, [r7, #24]
   return(result);
 800f6d6:	69bb      	ldr	r3, [r7, #24]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d1e5      	bne.n	800f6a8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800f6dc:	2300      	movs	r3, #0
 800f6de:	e000      	b.n	800f6e2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800f6e0:	2302      	movs	r3, #2
  }
}
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	3728      	adds	r7, #40	@ 0x28
 800f6e6:	46bd      	mov	sp, r7
 800f6e8:	bd80      	pop	{r7, pc}
 800f6ea:	bf00      	nop
 800f6ec:	08010973 	.word	0x08010973
 800f6f0:	08010a0d 	.word	0x08010a0d
 800f6f4:	08010b93 	.word	0x08010b93

0800f6f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b0ba      	sub	sp, #232	@ 0xe8
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	69db      	ldr	r3, [r3, #28]
 800f706:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	689b      	ldr	r3, [r3, #8]
 800f71a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f71e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f722:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f726:	4013      	ands	r3, r2
 800f728:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f72c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f730:	2b00      	cmp	r3, #0
 800f732:	d11b      	bne.n	800f76c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f738:	f003 0320 	and.w	r3, r3, #32
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d015      	beq.n	800f76c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f744:	f003 0320 	and.w	r3, r3, #32
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d105      	bne.n	800f758 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f74c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f754:	2b00      	cmp	r3, #0
 800f756:	d009      	beq.n	800f76c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	f000 8300 	beq.w	800fd62 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	4798      	blx	r3
      }
      return;
 800f76a:	e2fa      	b.n	800fd62 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f76c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f770:	2b00      	cmp	r3, #0
 800f772:	f000 8123 	beq.w	800f9bc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f776:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f77a:	4b8d      	ldr	r3, [pc, #564]	@ (800f9b0 <HAL_UART_IRQHandler+0x2b8>)
 800f77c:	4013      	ands	r3, r2
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d106      	bne.n	800f790 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f782:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f786:	4b8b      	ldr	r3, [pc, #556]	@ (800f9b4 <HAL_UART_IRQHandler+0x2bc>)
 800f788:	4013      	ands	r3, r2
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	f000 8116 	beq.w	800f9bc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f794:	f003 0301 	and.w	r3, r3, #1
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d011      	beq.n	800f7c0 <HAL_UART_IRQHandler+0xc8>
 800f79c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d00b      	beq.n	800f7c0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	2201      	movs	r2, #1
 800f7ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f7b6:	f043 0201 	orr.w	r2, r3, #1
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7c4:	f003 0302 	and.w	r3, r3, #2
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d011      	beq.n	800f7f0 <HAL_UART_IRQHandler+0xf8>
 800f7cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7d0:	f003 0301 	and.w	r3, r3, #1
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d00b      	beq.n	800f7f0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	2202      	movs	r2, #2
 800f7de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f7e6:	f043 0204 	orr.w	r2, r3, #4
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f7f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7f4:	f003 0304 	and.w	r3, r3, #4
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d011      	beq.n	800f820 <HAL_UART_IRQHandler+0x128>
 800f7fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f800:	f003 0301 	and.w	r3, r3, #1
 800f804:	2b00      	cmp	r3, #0
 800f806:	d00b      	beq.n	800f820 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	2204      	movs	r2, #4
 800f80e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f816:	f043 0202 	orr.w	r2, r3, #2
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f824:	f003 0308 	and.w	r3, r3, #8
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d017      	beq.n	800f85c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f82c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f830:	f003 0320 	and.w	r3, r3, #32
 800f834:	2b00      	cmp	r3, #0
 800f836:	d105      	bne.n	800f844 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f838:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f83c:	4b5c      	ldr	r3, [pc, #368]	@ (800f9b0 <HAL_UART_IRQHandler+0x2b8>)
 800f83e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f840:	2b00      	cmp	r3, #0
 800f842:	d00b      	beq.n	800f85c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	2208      	movs	r2, #8
 800f84a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f852:	f043 0208 	orr.w	r2, r3, #8
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f85c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f860:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f864:	2b00      	cmp	r3, #0
 800f866:	d012      	beq.n	800f88e <HAL_UART_IRQHandler+0x196>
 800f868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f86c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f870:	2b00      	cmp	r3, #0
 800f872:	d00c      	beq.n	800f88e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f87c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f884:	f043 0220 	orr.w	r2, r3, #32
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f894:	2b00      	cmp	r3, #0
 800f896:	f000 8266 	beq.w	800fd66 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f89a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f89e:	f003 0320 	and.w	r3, r3, #32
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d013      	beq.n	800f8ce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f8a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8aa:	f003 0320 	and.w	r3, r3, #32
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d105      	bne.n	800f8be <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f8b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d007      	beq.n	800f8ce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d003      	beq.n	800f8ce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	689b      	ldr	r3, [r3, #8]
 800f8de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8e2:	2b40      	cmp	r3, #64	@ 0x40
 800f8e4:	d005      	beq.n	800f8f2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f8e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f8ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d054      	beq.n	800f99c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f8f2:	6878      	ldr	r0, [r7, #4]
 800f8f4:	f000 ffd7 	bl	80108a6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	689b      	ldr	r3, [r3, #8]
 800f8fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f902:	2b40      	cmp	r3, #64	@ 0x40
 800f904:	d146      	bne.n	800f994 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	3308      	adds	r3, #8
 800f90c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f910:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f914:	e853 3f00 	ldrex	r3, [r3]
 800f918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f91c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f924:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	3308      	adds	r3, #8
 800f92e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f932:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f936:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f93a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f93e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f942:	e841 2300 	strex	r3, r2, [r1]
 800f946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f94a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d1d9      	bne.n	800f906 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d017      	beq.n	800f98c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f962:	4a15      	ldr	r2, [pc, #84]	@ (800f9b8 <HAL_UART_IRQHandler+0x2c0>)
 800f964:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f96c:	4618      	mov	r0, r3
 800f96e:	f7fb f8c5 	bl	800aafc <HAL_DMA_Abort_IT>
 800f972:	4603      	mov	r3, r0
 800f974:	2b00      	cmp	r3, #0
 800f976:	d019      	beq.n	800f9ac <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f97e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f980:	687a      	ldr	r2, [r7, #4]
 800f982:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f986:	4610      	mov	r0, r2
 800f988:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f98a:	e00f      	b.n	800f9ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f98c:	6878      	ldr	r0, [r7, #4]
 800f98e:	f7f7 fff1 	bl	8007974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f992:	e00b      	b.n	800f9ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f994:	6878      	ldr	r0, [r7, #4]
 800f996:	f7f7 ffed 	bl	8007974 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f99a:	e007      	b.n	800f9ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f99c:	6878      	ldr	r0, [r7, #4]
 800f99e:	f7f7 ffe9 	bl	8007974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f9aa:	e1dc      	b.n	800fd66 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f9ac:	bf00      	nop
    return;
 800f9ae:	e1da      	b.n	800fd66 <HAL_UART_IRQHandler+0x66e>
 800f9b0:	10000001 	.word	0x10000001
 800f9b4:	04000120 	.word	0x04000120
 800f9b8:	08010c13 	.word	0x08010c13

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f9c0:	2b01      	cmp	r3, #1
 800f9c2:	f040 8170 	bne.w	800fca6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f9c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9ca:	f003 0310 	and.w	r3, r3, #16
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	f000 8169 	beq.w	800fca6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f9d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9d8:	f003 0310 	and.w	r3, r3, #16
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	f000 8162 	beq.w	800fca6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	2210      	movs	r2, #16
 800f9e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	689b      	ldr	r3, [r3, #8]
 800f9f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9f4:	2b40      	cmp	r3, #64	@ 0x40
 800f9f6:	f040 80d8 	bne.w	800fbaa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	685b      	ldr	r3, [r3, #4]
 800fa04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fa08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	f000 80af 	beq.w	800fb70 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fa18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fa1c:	429a      	cmp	r2, r3
 800fa1e:	f080 80a7 	bcs.w	800fb70 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fa28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	f003 0320 	and.w	r3, r3, #32
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	f040 8087 	bne.w	800fb4e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fa4c:	e853 3f00 	ldrex	r3, [r3]
 800fa50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fa54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fa58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fa5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	461a      	mov	r2, r3
 800fa66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fa6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fa6e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fa76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fa7a:	e841 2300 	strex	r3, r2, [r1]
 800fa7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fa82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d1da      	bne.n	800fa40 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	3308      	adds	r3, #8
 800fa90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa94:	e853 3f00 	ldrex	r3, [r3]
 800fa98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fa9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa9c:	f023 0301 	bic.w	r3, r3, #1
 800faa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	3308      	adds	r3, #8
 800faaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800faae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fab2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fab4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fab6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800faba:	e841 2300 	strex	r3, r2, [r1]
 800fabe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d1e1      	bne.n	800fa8a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	3308      	adds	r3, #8
 800facc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800face:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fad0:	e853 3f00 	ldrex	r3, [r3]
 800fad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fad6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fad8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fadc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	3308      	adds	r3, #8
 800fae6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800faea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800faec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800faf0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800faf2:	e841 2300 	strex	r3, r2, [r1]
 800faf6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800faf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fafa:	2b00      	cmp	r3, #0
 800fafc:	d1e3      	bne.n	800fac6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2220      	movs	r2, #32
 800fb02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	2200      	movs	r2, #0
 800fb0a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb14:	e853 3f00 	ldrex	r3, [r3]
 800fb18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fb1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb1c:	f023 0310 	bic.w	r3, r3, #16
 800fb20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	461a      	mov	r2, r3
 800fb2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fb30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fb34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fb36:	e841 2300 	strex	r3, r2, [r1]
 800fb3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fb3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d1e4      	bne.n	800fb0c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb48:	4618      	mov	r0, r3
 800fb4a:	f7fa ff7e 	bl	800aa4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	2202      	movs	r2, #2
 800fb52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fb60:	b29b      	uxth	r3, r3
 800fb62:	1ad3      	subs	r3, r2, r3
 800fb64:	b29b      	uxth	r3, r3
 800fb66:	4619      	mov	r1, r3
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f7f7 fdaf 	bl	80076cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fb6e:	e0fc      	b.n	800fd6a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fb76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fb7a:	429a      	cmp	r2, r3
 800fb7c:	f040 80f5 	bne.w	800fd6a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	f003 0320 	and.w	r3, r3, #32
 800fb8e:	2b20      	cmp	r3, #32
 800fb90:	f040 80eb 	bne.w	800fd6a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2202      	movs	r2, #2
 800fb98:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fba0:	4619      	mov	r1, r3
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f7f7 fd92 	bl	80076cc <HAL_UARTEx_RxEventCallback>
      return;
 800fba8:	e0df      	b.n	800fd6a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fbb6:	b29b      	uxth	r3, r3
 800fbb8:	1ad3      	subs	r3, r2, r3
 800fbba:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fbc4:	b29b      	uxth	r3, r3
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	f000 80d1 	beq.w	800fd6e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800fbcc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	f000 80cc 	beq.w	800fd6e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbde:	e853 3f00 	ldrex	r3, [r3]
 800fbe2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fbe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbe6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	461a      	mov	r2, r3
 800fbf4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fbf8:	647b      	str	r3, [r7, #68]	@ 0x44
 800fbfa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbfc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fbfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fc00:	e841 2300 	strex	r3, r2, [r1]
 800fc04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fc06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d1e4      	bne.n	800fbd6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	3308      	adds	r3, #8
 800fc12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc16:	e853 3f00 	ldrex	r3, [r3]
 800fc1a:	623b      	str	r3, [r7, #32]
   return(result);
 800fc1c:	6a3b      	ldr	r3, [r7, #32]
 800fc1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fc22:	f023 0301 	bic.w	r3, r3, #1
 800fc26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	3308      	adds	r3, #8
 800fc30:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fc34:	633a      	str	r2, [r7, #48]	@ 0x30
 800fc36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fc3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fc3c:	e841 2300 	strex	r3, r2, [r1]
 800fc40:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fc42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d1e1      	bne.n	800fc0c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	2220      	movs	r2, #32
 800fc4c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2200      	movs	r2, #0
 800fc54:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2200      	movs	r2, #0
 800fc5a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc62:	693b      	ldr	r3, [r7, #16]
 800fc64:	e853 3f00 	ldrex	r3, [r3]
 800fc68:	60fb      	str	r3, [r7, #12]
   return(result);
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	f023 0310 	bic.w	r3, r3, #16
 800fc70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	461a      	mov	r2, r3
 800fc7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fc7e:	61fb      	str	r3, [r7, #28]
 800fc80:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc82:	69b9      	ldr	r1, [r7, #24]
 800fc84:	69fa      	ldr	r2, [r7, #28]
 800fc86:	e841 2300 	strex	r3, r2, [r1]
 800fc8a:	617b      	str	r3, [r7, #20]
   return(result);
 800fc8c:	697b      	ldr	r3, [r7, #20]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d1e4      	bne.n	800fc5c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	2202      	movs	r2, #2
 800fc96:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fc98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fc9c:	4619      	mov	r1, r3
 800fc9e:	6878      	ldr	r0, [r7, #4]
 800fca0:	f7f7 fd14 	bl	80076cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fca4:	e063      	b.n	800fd6e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d00e      	beq.n	800fcd0 <HAL_UART_IRQHandler+0x5d8>
 800fcb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d008      	beq.n	800fcd0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800fcc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fcc8:	6878      	ldr	r0, [r7, #4]
 800fcca:	f000 ffdf 	bl	8010c8c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fcce:	e051      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fcd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d014      	beq.n	800fd06 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fcdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d105      	bne.n	800fcf4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fce8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	d008      	beq.n	800fd06 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d03a      	beq.n	800fd72 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fd00:	6878      	ldr	r0, [r7, #4]
 800fd02:	4798      	blx	r3
    }
    return;
 800fd04:	e035      	b.n	800fd72 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fd06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d009      	beq.n	800fd26 <HAL_UART_IRQHandler+0x62e>
 800fd12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	d003      	beq.n	800fd26 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800fd1e:	6878      	ldr	r0, [r7, #4]
 800fd20:	f000 ff89 	bl	8010c36 <UART_EndTransmit_IT>
    return;
 800fd24:	e026      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fd26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d009      	beq.n	800fd46 <HAL_UART_IRQHandler+0x64e>
 800fd32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd36:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d003      	beq.n	800fd46 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fd3e:	6878      	ldr	r0, [r7, #4]
 800fd40:	f000 ffb8 	bl	8010cb4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fd44:	e016      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fd46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fd4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d010      	beq.n	800fd74 <HAL_UART_IRQHandler+0x67c>
 800fd52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	da0c      	bge.n	800fd74 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fd5a:	6878      	ldr	r0, [r7, #4]
 800fd5c:	f000 ffa0 	bl	8010ca0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fd60:	e008      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
      return;
 800fd62:	bf00      	nop
 800fd64:	e006      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
    return;
 800fd66:	bf00      	nop
 800fd68:	e004      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
      return;
 800fd6a:	bf00      	nop
 800fd6c:	e002      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
      return;
 800fd6e:	bf00      	nop
 800fd70:	e000      	b.n	800fd74 <HAL_UART_IRQHandler+0x67c>
    return;
 800fd72:	bf00      	nop
  }
}
 800fd74:	37e8      	adds	r7, #232	@ 0xe8
 800fd76:	46bd      	mov	sp, r7
 800fd78:	bd80      	pop	{r7, pc}
 800fd7a:	bf00      	nop

0800fd7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b083      	sub	sp, #12
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fd84:	bf00      	nop
 800fd86:	370c      	adds	r7, #12
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd8e:	4770      	bx	lr

0800fd90 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fd90:	b480      	push	{r7}
 800fd92:	b083      	sub	sp, #12
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800fd98:	bf00      	nop
 800fd9a:	370c      	adds	r7, #12
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fda4:	b480      	push	{r7}
 800fda6:	b083      	sub	sp, #12
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800fdac:	bf00      	nop
 800fdae:	370c      	adds	r7, #12
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb6:	4770      	bx	lr

0800fdb8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fdb8:	b480      	push	{r7}
 800fdba:	b083      	sub	sp, #12
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800fdc0:	bf00      	nop
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr

0800fdcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fdcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fdd0:	b08c      	sub	sp, #48	@ 0x30
 800fdd2:	af00      	add	r7, sp, #0
 800fdd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	689a      	ldr	r2, [r3, #8]
 800fde0:	697b      	ldr	r3, [r7, #20]
 800fde2:	691b      	ldr	r3, [r3, #16]
 800fde4:	431a      	orrs	r2, r3
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	695b      	ldr	r3, [r3, #20]
 800fdea:	431a      	orrs	r2, r3
 800fdec:	697b      	ldr	r3, [r7, #20]
 800fdee:	69db      	ldr	r3, [r3, #28]
 800fdf0:	4313      	orrs	r3, r2
 800fdf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fdf4:	697b      	ldr	r3, [r7, #20]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	681a      	ldr	r2, [r3, #0]
 800fdfa:	4bab      	ldr	r3, [pc, #684]	@ (80100a8 <UART_SetConfig+0x2dc>)
 800fdfc:	4013      	ands	r3, r2
 800fdfe:	697a      	ldr	r2, [r7, #20]
 800fe00:	6812      	ldr	r2, [r2, #0]
 800fe02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe04:	430b      	orrs	r3, r1
 800fe06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	685b      	ldr	r3, [r3, #4]
 800fe0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fe12:	697b      	ldr	r3, [r7, #20]
 800fe14:	68da      	ldr	r2, [r3, #12]
 800fe16:	697b      	ldr	r3, [r7, #20]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	430a      	orrs	r2, r1
 800fe1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fe1e:	697b      	ldr	r3, [r7, #20]
 800fe20:	699b      	ldr	r3, [r3, #24]
 800fe22:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	4aa0      	ldr	r2, [pc, #640]	@ (80100ac <UART_SetConfig+0x2e0>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d004      	beq.n	800fe38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fe2e:	697b      	ldr	r3, [r7, #20]
 800fe30:	6a1b      	ldr	r3, [r3, #32]
 800fe32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe34:	4313      	orrs	r3, r2
 800fe36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fe38:	697b      	ldr	r3, [r7, #20]
 800fe3a:	681b      	ldr	r3, [r3, #0]
 800fe3c:	689b      	ldr	r3, [r3, #8]
 800fe3e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800fe42:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800fe46:	697a      	ldr	r2, [r7, #20]
 800fe48:	6812      	ldr	r2, [r2, #0]
 800fe4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe4c:	430b      	orrs	r3, r1
 800fe4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fe50:	697b      	ldr	r3, [r7, #20]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe56:	f023 010f 	bic.w	r1, r3, #15
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fe5e:	697b      	ldr	r3, [r7, #20]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	430a      	orrs	r2, r1
 800fe64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fe66:	697b      	ldr	r3, [r7, #20]
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	4a91      	ldr	r2, [pc, #580]	@ (80100b0 <UART_SetConfig+0x2e4>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d125      	bne.n	800febc <UART_SetConfig+0xf0>
 800fe70:	4b90      	ldr	r3, [pc, #576]	@ (80100b4 <UART_SetConfig+0x2e8>)
 800fe72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fe76:	f003 0303 	and.w	r3, r3, #3
 800fe7a:	2b03      	cmp	r3, #3
 800fe7c:	d81a      	bhi.n	800feb4 <UART_SetConfig+0xe8>
 800fe7e:	a201      	add	r2, pc, #4	@ (adr r2, 800fe84 <UART_SetConfig+0xb8>)
 800fe80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe84:	0800fe95 	.word	0x0800fe95
 800fe88:	0800fea5 	.word	0x0800fea5
 800fe8c:	0800fe9d 	.word	0x0800fe9d
 800fe90:	0800fead 	.word	0x0800fead
 800fe94:	2301      	movs	r3, #1
 800fe96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fe9a:	e0d6      	b.n	801004a <UART_SetConfig+0x27e>
 800fe9c:	2302      	movs	r3, #2
 800fe9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fea2:	e0d2      	b.n	801004a <UART_SetConfig+0x27e>
 800fea4:	2304      	movs	r3, #4
 800fea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800feaa:	e0ce      	b.n	801004a <UART_SetConfig+0x27e>
 800feac:	2308      	movs	r3, #8
 800feae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800feb2:	e0ca      	b.n	801004a <UART_SetConfig+0x27e>
 800feb4:	2310      	movs	r3, #16
 800feb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800feba:	e0c6      	b.n	801004a <UART_SetConfig+0x27e>
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	4a7d      	ldr	r2, [pc, #500]	@ (80100b8 <UART_SetConfig+0x2ec>)
 800fec2:	4293      	cmp	r3, r2
 800fec4:	d138      	bne.n	800ff38 <UART_SetConfig+0x16c>
 800fec6:	4b7b      	ldr	r3, [pc, #492]	@ (80100b4 <UART_SetConfig+0x2e8>)
 800fec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fecc:	f003 030c 	and.w	r3, r3, #12
 800fed0:	2b0c      	cmp	r3, #12
 800fed2:	d82d      	bhi.n	800ff30 <UART_SetConfig+0x164>
 800fed4:	a201      	add	r2, pc, #4	@ (adr r2, 800fedc <UART_SetConfig+0x110>)
 800fed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feda:	bf00      	nop
 800fedc:	0800ff11 	.word	0x0800ff11
 800fee0:	0800ff31 	.word	0x0800ff31
 800fee4:	0800ff31 	.word	0x0800ff31
 800fee8:	0800ff31 	.word	0x0800ff31
 800feec:	0800ff21 	.word	0x0800ff21
 800fef0:	0800ff31 	.word	0x0800ff31
 800fef4:	0800ff31 	.word	0x0800ff31
 800fef8:	0800ff31 	.word	0x0800ff31
 800fefc:	0800ff19 	.word	0x0800ff19
 800ff00:	0800ff31 	.word	0x0800ff31
 800ff04:	0800ff31 	.word	0x0800ff31
 800ff08:	0800ff31 	.word	0x0800ff31
 800ff0c:	0800ff29 	.word	0x0800ff29
 800ff10:	2300      	movs	r3, #0
 800ff12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff16:	e098      	b.n	801004a <UART_SetConfig+0x27e>
 800ff18:	2302      	movs	r3, #2
 800ff1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff1e:	e094      	b.n	801004a <UART_SetConfig+0x27e>
 800ff20:	2304      	movs	r3, #4
 800ff22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff26:	e090      	b.n	801004a <UART_SetConfig+0x27e>
 800ff28:	2308      	movs	r3, #8
 800ff2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff2e:	e08c      	b.n	801004a <UART_SetConfig+0x27e>
 800ff30:	2310      	movs	r3, #16
 800ff32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff36:	e088      	b.n	801004a <UART_SetConfig+0x27e>
 800ff38:	697b      	ldr	r3, [r7, #20]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	4a5f      	ldr	r2, [pc, #380]	@ (80100bc <UART_SetConfig+0x2f0>)
 800ff3e:	4293      	cmp	r3, r2
 800ff40:	d125      	bne.n	800ff8e <UART_SetConfig+0x1c2>
 800ff42:	4b5c      	ldr	r3, [pc, #368]	@ (80100b4 <UART_SetConfig+0x2e8>)
 800ff44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff48:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ff4c:	2b30      	cmp	r3, #48	@ 0x30
 800ff4e:	d016      	beq.n	800ff7e <UART_SetConfig+0x1b2>
 800ff50:	2b30      	cmp	r3, #48	@ 0x30
 800ff52:	d818      	bhi.n	800ff86 <UART_SetConfig+0x1ba>
 800ff54:	2b20      	cmp	r3, #32
 800ff56:	d00a      	beq.n	800ff6e <UART_SetConfig+0x1a2>
 800ff58:	2b20      	cmp	r3, #32
 800ff5a:	d814      	bhi.n	800ff86 <UART_SetConfig+0x1ba>
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d002      	beq.n	800ff66 <UART_SetConfig+0x19a>
 800ff60:	2b10      	cmp	r3, #16
 800ff62:	d008      	beq.n	800ff76 <UART_SetConfig+0x1aa>
 800ff64:	e00f      	b.n	800ff86 <UART_SetConfig+0x1ba>
 800ff66:	2300      	movs	r3, #0
 800ff68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff6c:	e06d      	b.n	801004a <UART_SetConfig+0x27e>
 800ff6e:	2302      	movs	r3, #2
 800ff70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff74:	e069      	b.n	801004a <UART_SetConfig+0x27e>
 800ff76:	2304      	movs	r3, #4
 800ff78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff7c:	e065      	b.n	801004a <UART_SetConfig+0x27e>
 800ff7e:	2308      	movs	r3, #8
 800ff80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff84:	e061      	b.n	801004a <UART_SetConfig+0x27e>
 800ff86:	2310      	movs	r3, #16
 800ff88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ff8c:	e05d      	b.n	801004a <UART_SetConfig+0x27e>
 800ff8e:	697b      	ldr	r3, [r7, #20]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	4a4b      	ldr	r2, [pc, #300]	@ (80100c0 <UART_SetConfig+0x2f4>)
 800ff94:	4293      	cmp	r3, r2
 800ff96:	d125      	bne.n	800ffe4 <UART_SetConfig+0x218>
 800ff98:	4b46      	ldr	r3, [pc, #280]	@ (80100b4 <UART_SetConfig+0x2e8>)
 800ff9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ff9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ffa2:	2bc0      	cmp	r3, #192	@ 0xc0
 800ffa4:	d016      	beq.n	800ffd4 <UART_SetConfig+0x208>
 800ffa6:	2bc0      	cmp	r3, #192	@ 0xc0
 800ffa8:	d818      	bhi.n	800ffdc <UART_SetConfig+0x210>
 800ffaa:	2b80      	cmp	r3, #128	@ 0x80
 800ffac:	d00a      	beq.n	800ffc4 <UART_SetConfig+0x1f8>
 800ffae:	2b80      	cmp	r3, #128	@ 0x80
 800ffb0:	d814      	bhi.n	800ffdc <UART_SetConfig+0x210>
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d002      	beq.n	800ffbc <UART_SetConfig+0x1f0>
 800ffb6:	2b40      	cmp	r3, #64	@ 0x40
 800ffb8:	d008      	beq.n	800ffcc <UART_SetConfig+0x200>
 800ffba:	e00f      	b.n	800ffdc <UART_SetConfig+0x210>
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffc2:	e042      	b.n	801004a <UART_SetConfig+0x27e>
 800ffc4:	2302      	movs	r3, #2
 800ffc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffca:	e03e      	b.n	801004a <UART_SetConfig+0x27e>
 800ffcc:	2304      	movs	r3, #4
 800ffce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffd2:	e03a      	b.n	801004a <UART_SetConfig+0x27e>
 800ffd4:	2308      	movs	r3, #8
 800ffd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffda:	e036      	b.n	801004a <UART_SetConfig+0x27e>
 800ffdc:	2310      	movs	r3, #16
 800ffde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ffe2:	e032      	b.n	801004a <UART_SetConfig+0x27e>
 800ffe4:	697b      	ldr	r3, [r7, #20]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	4a30      	ldr	r2, [pc, #192]	@ (80100ac <UART_SetConfig+0x2e0>)
 800ffea:	4293      	cmp	r3, r2
 800ffec:	d12a      	bne.n	8010044 <UART_SetConfig+0x278>
 800ffee:	4b31      	ldr	r3, [pc, #196]	@ (80100b4 <UART_SetConfig+0x2e8>)
 800fff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fff4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fff8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fffc:	d01a      	beq.n	8010034 <UART_SetConfig+0x268>
 800fffe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010002:	d81b      	bhi.n	801003c <UART_SetConfig+0x270>
 8010004:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010008:	d00c      	beq.n	8010024 <UART_SetConfig+0x258>
 801000a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801000e:	d815      	bhi.n	801003c <UART_SetConfig+0x270>
 8010010:	2b00      	cmp	r3, #0
 8010012:	d003      	beq.n	801001c <UART_SetConfig+0x250>
 8010014:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010018:	d008      	beq.n	801002c <UART_SetConfig+0x260>
 801001a:	e00f      	b.n	801003c <UART_SetConfig+0x270>
 801001c:	2300      	movs	r3, #0
 801001e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010022:	e012      	b.n	801004a <UART_SetConfig+0x27e>
 8010024:	2302      	movs	r3, #2
 8010026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801002a:	e00e      	b.n	801004a <UART_SetConfig+0x27e>
 801002c:	2304      	movs	r3, #4
 801002e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010032:	e00a      	b.n	801004a <UART_SetConfig+0x27e>
 8010034:	2308      	movs	r3, #8
 8010036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 801003a:	e006      	b.n	801004a <UART_SetConfig+0x27e>
 801003c:	2310      	movs	r3, #16
 801003e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010042:	e002      	b.n	801004a <UART_SetConfig+0x27e>
 8010044:	2310      	movs	r3, #16
 8010046:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801004a:	697b      	ldr	r3, [r7, #20]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	4a17      	ldr	r2, [pc, #92]	@ (80100ac <UART_SetConfig+0x2e0>)
 8010050:	4293      	cmp	r3, r2
 8010052:	f040 80a8 	bne.w	80101a6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010056:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801005a:	2b08      	cmp	r3, #8
 801005c:	d834      	bhi.n	80100c8 <UART_SetConfig+0x2fc>
 801005e:	a201      	add	r2, pc, #4	@ (adr r2, 8010064 <UART_SetConfig+0x298>)
 8010060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010064:	08010089 	.word	0x08010089
 8010068:	080100c9 	.word	0x080100c9
 801006c:	08010091 	.word	0x08010091
 8010070:	080100c9 	.word	0x080100c9
 8010074:	08010097 	.word	0x08010097
 8010078:	080100c9 	.word	0x080100c9
 801007c:	080100c9 	.word	0x080100c9
 8010080:	080100c9 	.word	0x080100c9
 8010084:	0801009f 	.word	0x0801009f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010088:	f7fe fa60 	bl	800e54c <HAL_RCC_GetPCLK1Freq>
 801008c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801008e:	e021      	b.n	80100d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010090:	4b0c      	ldr	r3, [pc, #48]	@ (80100c4 <UART_SetConfig+0x2f8>)
 8010092:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010094:	e01e      	b.n	80100d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010096:	f7fe f9eb 	bl	800e470 <HAL_RCC_GetSysClockFreq>
 801009a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 801009c:	e01a      	b.n	80100d4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801009e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80100a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80100a4:	e016      	b.n	80100d4 <UART_SetConfig+0x308>
 80100a6:	bf00      	nop
 80100a8:	cfff69f3 	.word	0xcfff69f3
 80100ac:	40008000 	.word	0x40008000
 80100b0:	40013800 	.word	0x40013800
 80100b4:	40021000 	.word	0x40021000
 80100b8:	40004400 	.word	0x40004400
 80100bc:	40004800 	.word	0x40004800
 80100c0:	40004c00 	.word	0x40004c00
 80100c4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80100c8:	2300      	movs	r3, #0
 80100ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80100cc:	2301      	movs	r3, #1
 80100ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80100d2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80100d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	f000 812a 	beq.w	8010330 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80100dc:	697b      	ldr	r3, [r7, #20]
 80100de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100e0:	4a9e      	ldr	r2, [pc, #632]	@ (801035c <UART_SetConfig+0x590>)
 80100e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80100e6:	461a      	mov	r2, r3
 80100e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80100ee:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80100f0:	697b      	ldr	r3, [r7, #20]
 80100f2:	685a      	ldr	r2, [r3, #4]
 80100f4:	4613      	mov	r3, r2
 80100f6:	005b      	lsls	r3, r3, #1
 80100f8:	4413      	add	r3, r2
 80100fa:	69ba      	ldr	r2, [r7, #24]
 80100fc:	429a      	cmp	r2, r3
 80100fe:	d305      	bcc.n	801010c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010100:	697b      	ldr	r3, [r7, #20]
 8010102:	685b      	ldr	r3, [r3, #4]
 8010104:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010106:	69ba      	ldr	r2, [r7, #24]
 8010108:	429a      	cmp	r2, r3
 801010a:	d903      	bls.n	8010114 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 801010c:	2301      	movs	r3, #1
 801010e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010112:	e10d      	b.n	8010330 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010116:	2200      	movs	r2, #0
 8010118:	60bb      	str	r3, [r7, #8]
 801011a:	60fa      	str	r2, [r7, #12]
 801011c:	697b      	ldr	r3, [r7, #20]
 801011e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010120:	4a8e      	ldr	r2, [pc, #568]	@ (801035c <UART_SetConfig+0x590>)
 8010122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010126:	b29b      	uxth	r3, r3
 8010128:	2200      	movs	r2, #0
 801012a:	603b      	str	r3, [r7, #0]
 801012c:	607a      	str	r2, [r7, #4]
 801012e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010132:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010136:	f7f0 fd5f 	bl	8000bf8 <__aeabi_uldivmod>
 801013a:	4602      	mov	r2, r0
 801013c:	460b      	mov	r3, r1
 801013e:	4610      	mov	r0, r2
 8010140:	4619      	mov	r1, r3
 8010142:	f04f 0200 	mov.w	r2, #0
 8010146:	f04f 0300 	mov.w	r3, #0
 801014a:	020b      	lsls	r3, r1, #8
 801014c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010150:	0202      	lsls	r2, r0, #8
 8010152:	6979      	ldr	r1, [r7, #20]
 8010154:	6849      	ldr	r1, [r1, #4]
 8010156:	0849      	lsrs	r1, r1, #1
 8010158:	2000      	movs	r0, #0
 801015a:	460c      	mov	r4, r1
 801015c:	4605      	mov	r5, r0
 801015e:	eb12 0804 	adds.w	r8, r2, r4
 8010162:	eb43 0905 	adc.w	r9, r3, r5
 8010166:	697b      	ldr	r3, [r7, #20]
 8010168:	685b      	ldr	r3, [r3, #4]
 801016a:	2200      	movs	r2, #0
 801016c:	469a      	mov	sl, r3
 801016e:	4693      	mov	fp, r2
 8010170:	4652      	mov	r2, sl
 8010172:	465b      	mov	r3, fp
 8010174:	4640      	mov	r0, r8
 8010176:	4649      	mov	r1, r9
 8010178:	f7f0 fd3e 	bl	8000bf8 <__aeabi_uldivmod>
 801017c:	4602      	mov	r2, r0
 801017e:	460b      	mov	r3, r1
 8010180:	4613      	mov	r3, r2
 8010182:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010184:	6a3b      	ldr	r3, [r7, #32]
 8010186:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801018a:	d308      	bcc.n	801019e <UART_SetConfig+0x3d2>
 801018c:	6a3b      	ldr	r3, [r7, #32]
 801018e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010192:	d204      	bcs.n	801019e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8010194:	697b      	ldr	r3, [r7, #20]
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	6a3a      	ldr	r2, [r7, #32]
 801019a:	60da      	str	r2, [r3, #12]
 801019c:	e0c8      	b.n	8010330 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 801019e:	2301      	movs	r3, #1
 80101a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80101a4:	e0c4      	b.n	8010330 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80101a6:	697b      	ldr	r3, [r7, #20]
 80101a8:	69db      	ldr	r3, [r3, #28]
 80101aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101ae:	d167      	bne.n	8010280 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80101b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80101b4:	2b08      	cmp	r3, #8
 80101b6:	d828      	bhi.n	801020a <UART_SetConfig+0x43e>
 80101b8:	a201      	add	r2, pc, #4	@ (adr r2, 80101c0 <UART_SetConfig+0x3f4>)
 80101ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101be:	bf00      	nop
 80101c0:	080101e5 	.word	0x080101e5
 80101c4:	080101ed 	.word	0x080101ed
 80101c8:	080101f5 	.word	0x080101f5
 80101cc:	0801020b 	.word	0x0801020b
 80101d0:	080101fb 	.word	0x080101fb
 80101d4:	0801020b 	.word	0x0801020b
 80101d8:	0801020b 	.word	0x0801020b
 80101dc:	0801020b 	.word	0x0801020b
 80101e0:	08010203 	.word	0x08010203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80101e4:	f7fe f9b2 	bl	800e54c <HAL_RCC_GetPCLK1Freq>
 80101e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101ea:	e014      	b.n	8010216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80101ec:	f7fe f9c4 	bl	800e578 <HAL_RCC_GetPCLK2Freq>
 80101f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80101f2:	e010      	b.n	8010216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80101f4:	4b5a      	ldr	r3, [pc, #360]	@ (8010360 <UART_SetConfig+0x594>)
 80101f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80101f8:	e00d      	b.n	8010216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80101fa:	f7fe f939 	bl	800e470 <HAL_RCC_GetSysClockFreq>
 80101fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010200:	e009      	b.n	8010216 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010206:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010208:	e005      	b.n	8010216 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 801020a:	2300      	movs	r3, #0
 801020c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 801020e:	2301      	movs	r3, #1
 8010210:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010214:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010218:	2b00      	cmp	r3, #0
 801021a:	f000 8089 	beq.w	8010330 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801021e:	697b      	ldr	r3, [r7, #20]
 8010220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010222:	4a4e      	ldr	r2, [pc, #312]	@ (801035c <UART_SetConfig+0x590>)
 8010224:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010228:	461a      	mov	r2, r3
 801022a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801022c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010230:	005a      	lsls	r2, r3, #1
 8010232:	697b      	ldr	r3, [r7, #20]
 8010234:	685b      	ldr	r3, [r3, #4]
 8010236:	085b      	lsrs	r3, r3, #1
 8010238:	441a      	add	r2, r3
 801023a:	697b      	ldr	r3, [r7, #20]
 801023c:	685b      	ldr	r3, [r3, #4]
 801023e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010242:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010244:	6a3b      	ldr	r3, [r7, #32]
 8010246:	2b0f      	cmp	r3, #15
 8010248:	d916      	bls.n	8010278 <UART_SetConfig+0x4ac>
 801024a:	6a3b      	ldr	r3, [r7, #32]
 801024c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010250:	d212      	bcs.n	8010278 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010252:	6a3b      	ldr	r3, [r7, #32]
 8010254:	b29b      	uxth	r3, r3
 8010256:	f023 030f 	bic.w	r3, r3, #15
 801025a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801025c:	6a3b      	ldr	r3, [r7, #32]
 801025e:	085b      	lsrs	r3, r3, #1
 8010260:	b29b      	uxth	r3, r3
 8010262:	f003 0307 	and.w	r3, r3, #7
 8010266:	b29a      	uxth	r2, r3
 8010268:	8bfb      	ldrh	r3, [r7, #30]
 801026a:	4313      	orrs	r3, r2
 801026c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801026e:	697b      	ldr	r3, [r7, #20]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	8bfa      	ldrh	r2, [r7, #30]
 8010274:	60da      	str	r2, [r3, #12]
 8010276:	e05b      	b.n	8010330 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8010278:	2301      	movs	r3, #1
 801027a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 801027e:	e057      	b.n	8010330 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010280:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010284:	2b08      	cmp	r3, #8
 8010286:	d828      	bhi.n	80102da <UART_SetConfig+0x50e>
 8010288:	a201      	add	r2, pc, #4	@ (adr r2, 8010290 <UART_SetConfig+0x4c4>)
 801028a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801028e:	bf00      	nop
 8010290:	080102b5 	.word	0x080102b5
 8010294:	080102bd 	.word	0x080102bd
 8010298:	080102c5 	.word	0x080102c5
 801029c:	080102db 	.word	0x080102db
 80102a0:	080102cb 	.word	0x080102cb
 80102a4:	080102db 	.word	0x080102db
 80102a8:	080102db 	.word	0x080102db
 80102ac:	080102db 	.word	0x080102db
 80102b0:	080102d3 	.word	0x080102d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80102b4:	f7fe f94a 	bl	800e54c <HAL_RCC_GetPCLK1Freq>
 80102b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102ba:	e014      	b.n	80102e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80102bc:	f7fe f95c 	bl	800e578 <HAL_RCC_GetPCLK2Freq>
 80102c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102c2:	e010      	b.n	80102e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80102c4:	4b26      	ldr	r3, [pc, #152]	@ (8010360 <UART_SetConfig+0x594>)
 80102c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102c8:	e00d      	b.n	80102e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80102ca:	f7fe f8d1 	bl	800e470 <HAL_RCC_GetSysClockFreq>
 80102ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80102d0:	e009      	b.n	80102e6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80102d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80102d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80102d8:	e005      	b.n	80102e6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80102da:	2300      	movs	r3, #0
 80102dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80102de:	2301      	movs	r3, #1
 80102e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80102e4:	bf00      	nop
    }

    if (pclk != 0U)
 80102e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d021      	beq.n	8010330 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80102ec:	697b      	ldr	r3, [r7, #20]
 80102ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102f0:	4a1a      	ldr	r2, [pc, #104]	@ (801035c <UART_SetConfig+0x590>)
 80102f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80102f6:	461a      	mov	r2, r3
 80102f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80102fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80102fe:	697b      	ldr	r3, [r7, #20]
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	085b      	lsrs	r3, r3, #1
 8010304:	441a      	add	r2, r3
 8010306:	697b      	ldr	r3, [r7, #20]
 8010308:	685b      	ldr	r3, [r3, #4]
 801030a:	fbb2 f3f3 	udiv	r3, r2, r3
 801030e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010310:	6a3b      	ldr	r3, [r7, #32]
 8010312:	2b0f      	cmp	r3, #15
 8010314:	d909      	bls.n	801032a <UART_SetConfig+0x55e>
 8010316:	6a3b      	ldr	r3, [r7, #32]
 8010318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801031c:	d205      	bcs.n	801032a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801031e:	6a3b      	ldr	r3, [r7, #32]
 8010320:	b29a      	uxth	r2, r3
 8010322:	697b      	ldr	r3, [r7, #20]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	60da      	str	r2, [r3, #12]
 8010328:	e002      	b.n	8010330 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 801032a:	2301      	movs	r3, #1
 801032c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	2201      	movs	r2, #1
 8010334:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010338:	697b      	ldr	r3, [r7, #20]
 801033a:	2201      	movs	r2, #1
 801033c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	2200      	movs	r2, #0
 8010344:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	2200      	movs	r2, #0
 801034a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801034c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8010350:	4618      	mov	r0, r3
 8010352:	3730      	adds	r7, #48	@ 0x30
 8010354:	46bd      	mov	sp, r7
 8010356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801035a:	bf00      	nop
 801035c:	0801cd70 	.word	0x0801cd70
 8010360:	00f42400 	.word	0x00f42400

08010364 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010364:	b480      	push	{r7}
 8010366:	b083      	sub	sp, #12
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010370:	f003 0308 	and.w	r3, r3, #8
 8010374:	2b00      	cmp	r3, #0
 8010376:	d00a      	beq.n	801038e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	685b      	ldr	r3, [r3, #4]
 801037e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	430a      	orrs	r2, r1
 801038c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010392:	f003 0301 	and.w	r3, r3, #1
 8010396:	2b00      	cmp	r3, #0
 8010398:	d00a      	beq.n	80103b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	685b      	ldr	r3, [r3, #4]
 80103a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	681b      	ldr	r3, [r3, #0]
 80103ac:	430a      	orrs	r2, r1
 80103ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103b4:	f003 0302 	and.w	r3, r3, #2
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d00a      	beq.n	80103d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	685b      	ldr	r3, [r3, #4]
 80103c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	430a      	orrs	r2, r1
 80103d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103d6:	f003 0304 	and.w	r3, r3, #4
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d00a      	beq.n	80103f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	681b      	ldr	r3, [r3, #0]
 80103f0:	430a      	orrs	r2, r1
 80103f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103f8:	f003 0310 	and.w	r3, r3, #16
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d00a      	beq.n	8010416 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	689b      	ldr	r3, [r3, #8]
 8010406:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	430a      	orrs	r2, r1
 8010414:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801041a:	f003 0320 	and.w	r3, r3, #32
 801041e:	2b00      	cmp	r3, #0
 8010420:	d00a      	beq.n	8010438 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	689b      	ldr	r3, [r3, #8]
 8010428:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	430a      	orrs	r2, r1
 8010436:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801043c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010440:	2b00      	cmp	r3, #0
 8010442:	d01a      	beq.n	801047a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	681b      	ldr	r3, [r3, #0]
 8010448:	685b      	ldr	r3, [r3, #4]
 801044a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	430a      	orrs	r2, r1
 8010458:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801045e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010462:	d10a      	bne.n	801047a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	685b      	ldr	r3, [r3, #4]
 801046a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	430a      	orrs	r2, r1
 8010478:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801047e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010482:	2b00      	cmp	r3, #0
 8010484:	d00a      	beq.n	801049c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	685b      	ldr	r3, [r3, #4]
 801048c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	430a      	orrs	r2, r1
 801049a:	605a      	str	r2, [r3, #4]
  }
}
 801049c:	bf00      	nop
 801049e:	370c      	adds	r7, #12
 80104a0:	46bd      	mov	sp, r7
 80104a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a6:	4770      	bx	lr

080104a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	b098      	sub	sp, #96	@ 0x60
 80104ac:	af02      	add	r7, sp, #8
 80104ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	2200      	movs	r2, #0
 80104b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80104b8:	f7f8 f9c0 	bl	800883c <HAL_GetTick>
 80104bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	f003 0308 	and.w	r3, r3, #8
 80104c8:	2b08      	cmp	r3, #8
 80104ca:	d12f      	bne.n	801052c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80104cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80104d0:	9300      	str	r3, [sp, #0]
 80104d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104d4:	2200      	movs	r2, #0
 80104d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80104da:	6878      	ldr	r0, [r7, #4]
 80104dc:	f000 f88e 	bl	80105fc <UART_WaitOnFlagUntilTimeout>
 80104e0:	4603      	mov	r3, r0
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d022      	beq.n	801052c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104ee:	e853 3f00 	ldrex	r3, [r3]
 80104f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80104f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80104fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	461a      	mov	r2, r3
 8010502:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010504:	647b      	str	r3, [r7, #68]	@ 0x44
 8010506:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010508:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801050a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801050c:	e841 2300 	strex	r3, r2, [r1]
 8010510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010514:	2b00      	cmp	r3, #0
 8010516:	d1e6      	bne.n	80104e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	2220      	movs	r2, #32
 801051c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	2200      	movs	r2, #0
 8010524:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010528:	2303      	movs	r3, #3
 801052a:	e063      	b.n	80105f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	f003 0304 	and.w	r3, r3, #4
 8010536:	2b04      	cmp	r3, #4
 8010538:	d149      	bne.n	80105ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801053a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801053e:	9300      	str	r3, [sp, #0]
 8010540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010542:	2200      	movs	r2, #0
 8010544:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010548:	6878      	ldr	r0, [r7, #4]
 801054a:	f000 f857 	bl	80105fc <UART_WaitOnFlagUntilTimeout>
 801054e:	4603      	mov	r3, r0
 8010550:	2b00      	cmp	r3, #0
 8010552:	d03c      	beq.n	80105ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801055a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801055c:	e853 3f00 	ldrex	r3, [r3]
 8010560:	623b      	str	r3, [r7, #32]
   return(result);
 8010562:	6a3b      	ldr	r3, [r7, #32]
 8010564:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010568:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	461a      	mov	r2, r3
 8010570:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010572:	633b      	str	r3, [r7, #48]	@ 0x30
 8010574:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801057a:	e841 2300 	strex	r3, r2, [r1]
 801057e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010582:	2b00      	cmp	r3, #0
 8010584:	d1e6      	bne.n	8010554 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	3308      	adds	r3, #8
 801058c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	e853 3f00 	ldrex	r3, [r3]
 8010594:	60fb      	str	r3, [r7, #12]
   return(result);
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	f023 0301 	bic.w	r3, r3, #1
 801059c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	3308      	adds	r3, #8
 80105a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105a6:	61fa      	str	r2, [r7, #28]
 80105a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105aa:	69b9      	ldr	r1, [r7, #24]
 80105ac:	69fa      	ldr	r2, [r7, #28]
 80105ae:	e841 2300 	strex	r3, r2, [r1]
 80105b2:	617b      	str	r3, [r7, #20]
   return(result);
 80105b4:	697b      	ldr	r3, [r7, #20]
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d1e5      	bne.n	8010586 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2220      	movs	r2, #32
 80105be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	2200      	movs	r2, #0
 80105c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80105ca:	2303      	movs	r3, #3
 80105cc:	e012      	b.n	80105f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	2220      	movs	r2, #32
 80105d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2220      	movs	r2, #32
 80105da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	2200      	movs	r2, #0
 80105e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	2200      	movs	r2, #0
 80105e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	2200      	movs	r2, #0
 80105ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80105f2:	2300      	movs	r3, #0
}
 80105f4:	4618      	mov	r0, r3
 80105f6:	3758      	adds	r7, #88	@ 0x58
 80105f8:	46bd      	mov	sp, r7
 80105fa:	bd80      	pop	{r7, pc}

080105fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b084      	sub	sp, #16
 8010600:	af00      	add	r7, sp, #0
 8010602:	60f8      	str	r0, [r7, #12]
 8010604:	60b9      	str	r1, [r7, #8]
 8010606:	603b      	str	r3, [r7, #0]
 8010608:	4613      	mov	r3, r2
 801060a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801060c:	e04f      	b.n	80106ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801060e:	69bb      	ldr	r3, [r7, #24]
 8010610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010614:	d04b      	beq.n	80106ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010616:	f7f8 f911 	bl	800883c <HAL_GetTick>
 801061a:	4602      	mov	r2, r0
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	1ad3      	subs	r3, r2, r3
 8010620:	69ba      	ldr	r2, [r7, #24]
 8010622:	429a      	cmp	r2, r3
 8010624:	d302      	bcc.n	801062c <UART_WaitOnFlagUntilTimeout+0x30>
 8010626:	69bb      	ldr	r3, [r7, #24]
 8010628:	2b00      	cmp	r3, #0
 801062a:	d101      	bne.n	8010630 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801062c:	2303      	movs	r3, #3
 801062e:	e04e      	b.n	80106ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	681b      	ldr	r3, [r3, #0]
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	f003 0304 	and.w	r3, r3, #4
 801063a:	2b00      	cmp	r3, #0
 801063c:	d037      	beq.n	80106ae <UART_WaitOnFlagUntilTimeout+0xb2>
 801063e:	68bb      	ldr	r3, [r7, #8]
 8010640:	2b80      	cmp	r3, #128	@ 0x80
 8010642:	d034      	beq.n	80106ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8010644:	68bb      	ldr	r3, [r7, #8]
 8010646:	2b40      	cmp	r3, #64	@ 0x40
 8010648:	d031      	beq.n	80106ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	681b      	ldr	r3, [r3, #0]
 801064e:	69db      	ldr	r3, [r3, #28]
 8010650:	f003 0308 	and.w	r3, r3, #8
 8010654:	2b08      	cmp	r3, #8
 8010656:	d110      	bne.n	801067a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	2208      	movs	r2, #8
 801065e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010660:	68f8      	ldr	r0, [r7, #12]
 8010662:	f000 f920 	bl	80108a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010666:	68fb      	ldr	r3, [r7, #12]
 8010668:	2208      	movs	r2, #8
 801066a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	2200      	movs	r2, #0
 8010672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010676:	2301      	movs	r3, #1
 8010678:	e029      	b.n	80106ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801067a:	68fb      	ldr	r3, [r7, #12]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	69db      	ldr	r3, [r3, #28]
 8010680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010688:	d111      	bne.n	80106ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010692:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010694:	68f8      	ldr	r0, [r7, #12]
 8010696:	f000 f906 	bl	80108a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	2220      	movs	r2, #32
 801069e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	2200      	movs	r2, #0
 80106a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80106aa:	2303      	movs	r3, #3
 80106ac:	e00f      	b.n	80106ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	69da      	ldr	r2, [r3, #28]
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	4013      	ands	r3, r2
 80106b8:	68ba      	ldr	r2, [r7, #8]
 80106ba:	429a      	cmp	r2, r3
 80106bc:	bf0c      	ite	eq
 80106be:	2301      	moveq	r3, #1
 80106c0:	2300      	movne	r3, #0
 80106c2:	b2db      	uxtb	r3, r3
 80106c4:	461a      	mov	r2, r3
 80106c6:	79fb      	ldrb	r3, [r7, #7]
 80106c8:	429a      	cmp	r2, r3
 80106ca:	d0a0      	beq.n	801060e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80106cc:	2300      	movs	r3, #0
}
 80106ce:	4618      	mov	r0, r3
 80106d0:	3710      	adds	r7, #16
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
	...

080106d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b096      	sub	sp, #88	@ 0x58
 80106dc:	af00      	add	r7, sp, #0
 80106de:	60f8      	str	r0, [r7, #12]
 80106e0:	60b9      	str	r1, [r7, #8]
 80106e2:	4613      	mov	r3, r2
 80106e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	68ba      	ldr	r2, [r7, #8]
 80106ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	88fa      	ldrh	r2, [r7, #6]
 80106f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	2200      	movs	r2, #0
 80106f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	2222      	movs	r2, #34	@ 0x22
 8010700:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801070a:	2b00      	cmp	r3, #0
 801070c:	d02d      	beq.n	801076a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 801070e:	68fb      	ldr	r3, [r7, #12]
 8010710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010714:	4a40      	ldr	r2, [pc, #256]	@ (8010818 <UART_Start_Receive_DMA+0x140>)
 8010716:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801071e:	4a3f      	ldr	r2, [pc, #252]	@ (801081c <UART_Start_Receive_DMA+0x144>)
 8010720:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010728:	4a3d      	ldr	r2, [pc, #244]	@ (8010820 <UART_Start_Receive_DMA+0x148>)
 801072a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010732:	2200      	movs	r2, #0
 8010734:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	3324      	adds	r3, #36	@ 0x24
 8010742:	4619      	mov	r1, r3
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010748:	461a      	mov	r2, r3
 801074a:	88fb      	ldrh	r3, [r7, #6]
 801074c:	f7fa f902 	bl	800a954 <HAL_DMA_Start_IT>
 8010750:	4603      	mov	r3, r0
 8010752:	2b00      	cmp	r3, #0
 8010754:	d009      	beq.n	801076a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	2210      	movs	r2, #16
 801075a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	2220      	movs	r2, #32
 8010762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8010766:	2301      	movs	r3, #1
 8010768:	e051      	b.n	801080e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	691b      	ldr	r3, [r3, #16]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d018      	beq.n	80107a4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801077a:	e853 3f00 	ldrex	r3, [r3]
 801077e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010782:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010786:	657b      	str	r3, [r7, #84]	@ 0x54
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	461a      	mov	r2, r3
 801078e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010790:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010792:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010794:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010798:	e841 2300 	strex	r3, r2, [r1]
 801079c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801079e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80107a0:	2b00      	cmp	r3, #0
 80107a2:	d1e6      	bne.n	8010772 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	3308      	adds	r3, #8
 80107aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107ae:	e853 3f00 	ldrex	r3, [r3]
 80107b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80107b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107b6:	f043 0301 	orr.w	r3, r3, #1
 80107ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	3308      	adds	r3, #8
 80107c2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80107c4:	637a      	str	r2, [r7, #52]	@ 0x34
 80107c6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80107ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80107cc:	e841 2300 	strex	r3, r2, [r1]
 80107d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80107d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d1e5      	bne.n	80107a4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	3308      	adds	r3, #8
 80107de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	e853 3f00 	ldrex	r3, [r3]
 80107e6:	613b      	str	r3, [r7, #16]
   return(result);
 80107e8:	693b      	ldr	r3, [r7, #16]
 80107ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80107ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	3308      	adds	r3, #8
 80107f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80107f8:	623a      	str	r2, [r7, #32]
 80107fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107fc:	69f9      	ldr	r1, [r7, #28]
 80107fe:	6a3a      	ldr	r2, [r7, #32]
 8010800:	e841 2300 	strex	r3, r2, [r1]
 8010804:	61bb      	str	r3, [r7, #24]
   return(result);
 8010806:	69bb      	ldr	r3, [r7, #24]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d1e5      	bne.n	80107d8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 801080c:	2300      	movs	r3, #0
}
 801080e:	4618      	mov	r0, r3
 8010810:	3758      	adds	r7, #88	@ 0x58
 8010812:	46bd      	mov	sp, r7
 8010814:	bd80      	pop	{r7, pc}
 8010816:	bf00      	nop
 8010818:	08010a29 	.word	0x08010a29
 801081c:	08010b55 	.word	0x08010b55
 8010820:	08010b93 	.word	0x08010b93

08010824 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010824:	b480      	push	{r7}
 8010826:	b08f      	sub	sp, #60	@ 0x3c
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010832:	6a3b      	ldr	r3, [r7, #32]
 8010834:	e853 3f00 	ldrex	r3, [r3]
 8010838:	61fb      	str	r3, [r7, #28]
   return(result);
 801083a:	69fb      	ldr	r3, [r7, #28]
 801083c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8010840:	637b      	str	r3, [r7, #52]	@ 0x34
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	461a      	mov	r2, r3
 8010848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801084a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801084c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801084e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010850:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010852:	e841 2300 	strex	r3, r2, [r1]
 8010856:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801085a:	2b00      	cmp	r3, #0
 801085c:	d1e6      	bne.n	801082c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	3308      	adds	r3, #8
 8010864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	e853 3f00 	ldrex	r3, [r3]
 801086c:	60bb      	str	r3, [r7, #8]
   return(result);
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8010874:	633b      	str	r3, [r7, #48]	@ 0x30
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	3308      	adds	r3, #8
 801087c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801087e:	61ba      	str	r2, [r7, #24]
 8010880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010882:	6979      	ldr	r1, [r7, #20]
 8010884:	69ba      	ldr	r2, [r7, #24]
 8010886:	e841 2300 	strex	r3, r2, [r1]
 801088a:	613b      	str	r3, [r7, #16]
   return(result);
 801088c:	693b      	ldr	r3, [r7, #16]
 801088e:	2b00      	cmp	r3, #0
 8010890:	d1e5      	bne.n	801085e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	2220      	movs	r2, #32
 8010896:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801089a:	bf00      	nop
 801089c:	373c      	adds	r7, #60	@ 0x3c
 801089e:	46bd      	mov	sp, r7
 80108a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a4:	4770      	bx	lr

080108a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80108a6:	b480      	push	{r7}
 80108a8:	b095      	sub	sp, #84	@ 0x54
 80108aa:	af00      	add	r7, sp, #0
 80108ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108b6:	e853 3f00 	ldrex	r3, [r3]
 80108ba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80108bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80108c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	461a      	mov	r2, r3
 80108ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80108ce:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108d0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80108d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108d4:	e841 2300 	strex	r3, r2, [r1]
 80108d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80108da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d1e6      	bne.n	80108ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	3308      	adds	r3, #8
 80108e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108e8:	6a3b      	ldr	r3, [r7, #32]
 80108ea:	e853 3f00 	ldrex	r3, [r3]
 80108ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80108f0:	69fb      	ldr	r3, [r7, #28]
 80108f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80108f6:	f023 0301 	bic.w	r3, r3, #1
 80108fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	3308      	adds	r3, #8
 8010902:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010904:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010906:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010908:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801090a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801090c:	e841 2300 	strex	r3, r2, [r1]
 8010910:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010914:	2b00      	cmp	r3, #0
 8010916:	d1e3      	bne.n	80108e0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801091c:	2b01      	cmp	r3, #1
 801091e:	d118      	bne.n	8010952 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	e853 3f00 	ldrex	r3, [r3]
 801092c:	60bb      	str	r3, [r7, #8]
   return(result);
 801092e:	68bb      	ldr	r3, [r7, #8]
 8010930:	f023 0310 	bic.w	r3, r3, #16
 8010934:	647b      	str	r3, [r7, #68]	@ 0x44
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	461a      	mov	r2, r3
 801093c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801093e:	61bb      	str	r3, [r7, #24]
 8010940:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010942:	6979      	ldr	r1, [r7, #20]
 8010944:	69ba      	ldr	r2, [r7, #24]
 8010946:	e841 2300 	strex	r3, r2, [r1]
 801094a:	613b      	str	r3, [r7, #16]
   return(result);
 801094c:	693b      	ldr	r3, [r7, #16]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d1e6      	bne.n	8010920 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	2220      	movs	r2, #32
 8010956:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	2200      	movs	r2, #0
 801095e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	2200      	movs	r2, #0
 8010964:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010966:	bf00      	nop
 8010968:	3754      	adds	r7, #84	@ 0x54
 801096a:	46bd      	mov	sp, r7
 801096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010970:	4770      	bx	lr

08010972 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010972:	b580      	push	{r7, lr}
 8010974:	b090      	sub	sp, #64	@ 0x40
 8010976:	af00      	add	r7, sp, #0
 8010978:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801097e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	f003 0320 	and.w	r3, r3, #32
 801098a:	2b00      	cmp	r3, #0
 801098c:	d137      	bne.n	80109fe <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 801098e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010990:	2200      	movs	r2, #0
 8010992:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	3308      	adds	r3, #8
 801099c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801099e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109a0:	e853 3f00 	ldrex	r3, [r3]
 80109a4:	623b      	str	r3, [r7, #32]
   return(result);
 80109a6:	6a3b      	ldr	r3, [r7, #32]
 80109a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80109ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80109ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	3308      	adds	r3, #8
 80109b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80109b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80109b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80109bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80109be:	e841 2300 	strex	r3, r2, [r1]
 80109c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80109c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d1e5      	bne.n	8010996 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80109ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109d0:	693b      	ldr	r3, [r7, #16]
 80109d2:	e853 3f00 	ldrex	r3, [r3]
 80109d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109de:	637b      	str	r3, [r7, #52]	@ 0x34
 80109e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	461a      	mov	r2, r3
 80109e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109e8:	61fb      	str	r3, [r7, #28]
 80109ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109ec:	69b9      	ldr	r1, [r7, #24]
 80109ee:	69fa      	ldr	r2, [r7, #28]
 80109f0:	e841 2300 	strex	r3, r2, [r1]
 80109f4:	617b      	str	r3, [r7, #20]
   return(result);
 80109f6:	697b      	ldr	r3, [r7, #20]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d1e6      	bne.n	80109ca <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80109fc:	e002      	b.n	8010a04 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80109fe:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8010a00:	f7ff f9bc 	bl	800fd7c <HAL_UART_TxCpltCallback>
}
 8010a04:	bf00      	nop
 8010a06:	3740      	adds	r7, #64	@ 0x40
 8010a08:	46bd      	mov	sp, r7
 8010a0a:	bd80      	pop	{r7, pc}

08010a0c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	b084      	sub	sp, #16
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a18:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010a1a:	68f8      	ldr	r0, [r7, #12]
 8010a1c:	f7ff f9b8 	bl	800fd90 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010a20:	bf00      	nop
 8010a22:	3710      	adds	r7, #16
 8010a24:	46bd      	mov	sp, r7
 8010a26:	bd80      	pop	{r7, pc}

08010a28 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b09c      	sub	sp, #112	@ 0x70
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a34:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	f003 0320 	and.w	r3, r3, #32
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d171      	bne.n	8010b28 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8010a44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a46:	2200      	movs	r2, #0
 8010a48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010a4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a54:	e853 3f00 	ldrex	r3, [r3]
 8010a58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010a60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010a62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	461a      	mov	r2, r3
 8010a68:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010a6a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010a6c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010a6e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010a70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010a72:	e841 2300 	strex	r3, r2, [r1]
 8010a76:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010a78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d1e6      	bne.n	8010a4c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	3308      	adds	r3, #8
 8010a84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a88:	e853 3f00 	ldrex	r3, [r3]
 8010a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a90:	f023 0301 	bic.w	r3, r3, #1
 8010a94:	667b      	str	r3, [r7, #100]	@ 0x64
 8010a96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	3308      	adds	r3, #8
 8010a9c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010a9e:	647a      	str	r2, [r7, #68]	@ 0x44
 8010aa0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010aa2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010aa4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010aa6:	e841 2300 	strex	r3, r2, [r1]
 8010aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d1e5      	bne.n	8010a7e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010ab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	3308      	adds	r3, #8
 8010ab8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010abc:	e853 3f00 	ldrex	r3, [r3]
 8010ac0:	623b      	str	r3, [r7, #32]
   return(result);
 8010ac2:	6a3b      	ldr	r3, [r7, #32]
 8010ac4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8010aca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	3308      	adds	r3, #8
 8010ad0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010ad2:	633a      	str	r2, [r7, #48]	@ 0x30
 8010ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010ad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010ada:	e841 2300 	strex	r3, r2, [r1]
 8010ade:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d1e5      	bne.n	8010ab2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010ae6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010ae8:	2220      	movs	r2, #32
 8010aea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010af0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010af2:	2b01      	cmp	r3, #1
 8010af4:	d118      	bne.n	8010b28 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010af6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010afc:	693b      	ldr	r3, [r7, #16]
 8010afe:	e853 3f00 	ldrex	r3, [r3]
 8010b02:	60fb      	str	r3, [r7, #12]
   return(result);
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	f023 0310 	bic.w	r3, r3, #16
 8010b0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010b0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	461a      	mov	r2, r3
 8010b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010b14:	61fb      	str	r3, [r7, #28]
 8010b16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b18:	69b9      	ldr	r1, [r7, #24]
 8010b1a:	69fa      	ldr	r2, [r7, #28]
 8010b1c:	e841 2300 	strex	r3, r2, [r1]
 8010b20:	617b      	str	r3, [r7, #20]
   return(result);
 8010b22:	697b      	ldr	r3, [r7, #20]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d1e6      	bne.n	8010af6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010b28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b32:	2b01      	cmp	r3, #1
 8010b34:	d107      	bne.n	8010b46 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010b36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010b38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010b3c:	4619      	mov	r1, r3
 8010b3e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010b40:	f7f6 fdc4 	bl	80076cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b44:	e002      	b.n	8010b4c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8010b46:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8010b48:	f7ff f92c 	bl	800fda4 <HAL_UART_RxCpltCallback>
}
 8010b4c:	bf00      	nop
 8010b4e:	3770      	adds	r7, #112	@ 0x70
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}

08010b54 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b084      	sub	sp, #16
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b60:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	2201      	movs	r2, #1
 8010b66:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010b6c:	2b01      	cmp	r3, #1
 8010b6e:	d109      	bne.n	8010b84 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010b76:	085b      	lsrs	r3, r3, #1
 8010b78:	b29b      	uxth	r3, r3
 8010b7a:	4619      	mov	r1, r3
 8010b7c:	68f8      	ldr	r0, [r7, #12]
 8010b7e:	f7f6 fda5 	bl	80076cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010b82:	e002      	b.n	8010b8a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8010b84:	68f8      	ldr	r0, [r7, #12]
 8010b86:	f7ff f917 	bl	800fdb8 <HAL_UART_RxHalfCpltCallback>
}
 8010b8a:	bf00      	nop
 8010b8c:	3710      	adds	r7, #16
 8010b8e:	46bd      	mov	sp, r7
 8010b90:	bd80      	pop	{r7, pc}

08010b92 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010b92:	b580      	push	{r7, lr}
 8010b94:	b086      	sub	sp, #24
 8010b96:	af00      	add	r7, sp, #0
 8010b98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b9e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010ba0:	697b      	ldr	r3, [r7, #20]
 8010ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010ba6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010ba8:	697b      	ldr	r3, [r7, #20]
 8010baa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010bae:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010bb0:	697b      	ldr	r3, [r7, #20]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	689b      	ldr	r3, [r3, #8]
 8010bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010bba:	2b80      	cmp	r3, #128	@ 0x80
 8010bbc:	d109      	bne.n	8010bd2 <UART_DMAError+0x40>
 8010bbe:	693b      	ldr	r3, [r7, #16]
 8010bc0:	2b21      	cmp	r3, #33	@ 0x21
 8010bc2:	d106      	bne.n	8010bd2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010bc4:	697b      	ldr	r3, [r7, #20]
 8010bc6:	2200      	movs	r2, #0
 8010bc8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8010bcc:	6978      	ldr	r0, [r7, #20]
 8010bce:	f7ff fe29 	bl	8010824 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010bd2:	697b      	ldr	r3, [r7, #20]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	689b      	ldr	r3, [r3, #8]
 8010bd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010bdc:	2b40      	cmp	r3, #64	@ 0x40
 8010bde:	d109      	bne.n	8010bf4 <UART_DMAError+0x62>
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	2b22      	cmp	r3, #34	@ 0x22
 8010be4:	d106      	bne.n	8010bf4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	2200      	movs	r2, #0
 8010bea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8010bee:	6978      	ldr	r0, [r7, #20]
 8010bf0:	f7ff fe59 	bl	80108a6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010bf4:	697b      	ldr	r3, [r7, #20]
 8010bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010bfa:	f043 0210 	orr.w	r2, r3, #16
 8010bfe:	697b      	ldr	r3, [r7, #20]
 8010c00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010c04:	6978      	ldr	r0, [r7, #20]
 8010c06:	f7f6 feb5 	bl	8007974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c0a:	bf00      	nop
 8010c0c:	3718      	adds	r7, #24
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	bd80      	pop	{r7, pc}

08010c12 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010c12:	b580      	push	{r7, lr}
 8010c14:	b084      	sub	sp, #16
 8010c16:	af00      	add	r7, sp, #0
 8010c18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010c1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010c20:	68fb      	ldr	r3, [r7, #12]
 8010c22:	2200      	movs	r2, #0
 8010c24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010c28:	68f8      	ldr	r0, [r7, #12]
 8010c2a:	f7f6 fea3 	bl	8007974 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c2e:	bf00      	nop
 8010c30:	3710      	adds	r7, #16
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}

08010c36 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010c36:	b580      	push	{r7, lr}
 8010c38:	b088      	sub	sp, #32
 8010c3a:	af00      	add	r7, sp, #0
 8010c3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	e853 3f00 	ldrex	r3, [r3]
 8010c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c52:	61fb      	str	r3, [r7, #28]
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	461a      	mov	r2, r3
 8010c5a:	69fb      	ldr	r3, [r7, #28]
 8010c5c:	61bb      	str	r3, [r7, #24]
 8010c5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c60:	6979      	ldr	r1, [r7, #20]
 8010c62:	69ba      	ldr	r2, [r7, #24]
 8010c64:	e841 2300 	strex	r3, r2, [r1]
 8010c68:	613b      	str	r3, [r7, #16]
   return(result);
 8010c6a:	693b      	ldr	r3, [r7, #16]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d1e6      	bne.n	8010c3e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	2220      	movs	r2, #32
 8010c74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010c7e:	6878      	ldr	r0, [r7, #4]
 8010c80:	f7ff f87c 	bl	800fd7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c84:	bf00      	nop
 8010c86:	3720      	adds	r7, #32
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	bd80      	pop	{r7, pc}

08010c8c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010c8c:	b480      	push	{r7}
 8010c8e:	b083      	sub	sp, #12
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010c94:	bf00      	nop
 8010c96:	370c      	adds	r7, #12
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9e:	4770      	bx	lr

08010ca0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010ca0:	b480      	push	{r7}
 8010ca2:	b083      	sub	sp, #12
 8010ca4:	af00      	add	r7, sp, #0
 8010ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010ca8:	bf00      	nop
 8010caa:	370c      	adds	r7, #12
 8010cac:	46bd      	mov	sp, r7
 8010cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb2:	4770      	bx	lr

08010cb4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010cb4:	b480      	push	{r7}
 8010cb6:	b083      	sub	sp, #12
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010cbc:	bf00      	nop
 8010cbe:	370c      	adds	r7, #12
 8010cc0:	46bd      	mov	sp, r7
 8010cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc6:	4770      	bx	lr

08010cc8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010cc8:	b480      	push	{r7}
 8010cca:	b085      	sub	sp, #20
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010cd6:	2b01      	cmp	r3, #1
 8010cd8:	d101      	bne.n	8010cde <HAL_UARTEx_DisableFifoMode+0x16>
 8010cda:	2302      	movs	r3, #2
 8010cdc:	e027      	b.n	8010d2e <HAL_UARTEx_DisableFifoMode+0x66>
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	2201      	movs	r2, #1
 8010ce2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	2224      	movs	r2, #36	@ 0x24
 8010cea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	681a      	ldr	r2, [r3, #0]
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	681b      	ldr	r3, [r3, #0]
 8010d00:	f022 0201 	bic.w	r2, r2, #1
 8010d04:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010d0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	2200      	movs	r2, #0
 8010d12:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	68fa      	ldr	r2, [r7, #12]
 8010d1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	2220      	movs	r2, #32
 8010d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	2200      	movs	r2, #0
 8010d28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010d2c:	2300      	movs	r3, #0
}
 8010d2e:	4618      	mov	r0, r3
 8010d30:	3714      	adds	r7, #20
 8010d32:	46bd      	mov	sp, r7
 8010d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d38:	4770      	bx	lr

08010d3a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010d3a:	b580      	push	{r7, lr}
 8010d3c:	b084      	sub	sp, #16
 8010d3e:	af00      	add	r7, sp, #0
 8010d40:	6078      	str	r0, [r7, #4]
 8010d42:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010d4a:	2b01      	cmp	r3, #1
 8010d4c:	d101      	bne.n	8010d52 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010d4e:	2302      	movs	r3, #2
 8010d50:	e02d      	b.n	8010dae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	2201      	movs	r2, #1
 8010d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	2224      	movs	r2, #36	@ 0x24
 8010d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	681b      	ldr	r3, [r3, #0]
 8010d6e:	681a      	ldr	r2, [r3, #0]
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	f022 0201 	bic.w	r2, r2, #1
 8010d78:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	689b      	ldr	r3, [r3, #8]
 8010d80:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	681b      	ldr	r3, [r3, #0]
 8010d88:	683a      	ldr	r2, [r7, #0]
 8010d8a:	430a      	orrs	r2, r1
 8010d8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010d8e:	6878      	ldr	r0, [r7, #4]
 8010d90:	f000 f8a4 	bl	8010edc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	68fa      	ldr	r2, [r7, #12]
 8010d9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	2220      	movs	r2, #32
 8010da0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2200      	movs	r2, #0
 8010da8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010dac:	2300      	movs	r3, #0
}
 8010dae:	4618      	mov	r0, r3
 8010db0:	3710      	adds	r7, #16
 8010db2:	46bd      	mov	sp, r7
 8010db4:	bd80      	pop	{r7, pc}

08010db6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010db6:	b580      	push	{r7, lr}
 8010db8:	b084      	sub	sp, #16
 8010dba:	af00      	add	r7, sp, #0
 8010dbc:	6078      	str	r0, [r7, #4]
 8010dbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010dc6:	2b01      	cmp	r3, #1
 8010dc8:	d101      	bne.n	8010dce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010dca:	2302      	movs	r3, #2
 8010dcc:	e02d      	b.n	8010e2a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	2201      	movs	r2, #1
 8010dd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	2224      	movs	r2, #36	@ 0x24
 8010dda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	681a      	ldr	r2, [r3, #0]
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	f022 0201 	bic.w	r2, r2, #1
 8010df4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	689b      	ldr	r3, [r3, #8]
 8010dfc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	683a      	ldr	r2, [r7, #0]
 8010e06:	430a      	orrs	r2, r1
 8010e08:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010e0a:	6878      	ldr	r0, [r7, #4]
 8010e0c:	f000 f866 	bl	8010edc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010e10:	687b      	ldr	r3, [r7, #4]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	68fa      	ldr	r2, [r7, #12]
 8010e16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	2220      	movs	r2, #32
 8010e1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	2200      	movs	r2, #0
 8010e24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010e28:	2300      	movs	r3, #0
}
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	3710      	adds	r7, #16
 8010e2e:	46bd      	mov	sp, r7
 8010e30:	bd80      	pop	{r7, pc}

08010e32 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010e32:	b580      	push	{r7, lr}
 8010e34:	b08c      	sub	sp, #48	@ 0x30
 8010e36:	af00      	add	r7, sp, #0
 8010e38:	60f8      	str	r0, [r7, #12]
 8010e3a:	60b9      	str	r1, [r7, #8]
 8010e3c:	4613      	mov	r3, r2
 8010e3e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010e46:	2b20      	cmp	r3, #32
 8010e48:	d142      	bne.n	8010ed0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8010e4a:	68bb      	ldr	r3, [r7, #8]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d002      	beq.n	8010e56 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8010e50:	88fb      	ldrh	r3, [r7, #6]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d101      	bne.n	8010e5a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8010e56:	2301      	movs	r3, #1
 8010e58:	e03b      	b.n	8010ed2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	2201      	movs	r2, #1
 8010e5e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	2200      	movs	r2, #0
 8010e64:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8010e66:	88fb      	ldrh	r3, [r7, #6]
 8010e68:	461a      	mov	r2, r3
 8010e6a:	68b9      	ldr	r1, [r7, #8]
 8010e6c:	68f8      	ldr	r0, [r7, #12]
 8010e6e:	f7ff fc33 	bl	80106d8 <UART_Start_Receive_DMA>
 8010e72:	4603      	mov	r3, r0
 8010e74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8010e78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d124      	bne.n	8010eca <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e84:	2b01      	cmp	r3, #1
 8010e86:	d11d      	bne.n	8010ec4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	2210      	movs	r2, #16
 8010e8e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e90:	68fb      	ldr	r3, [r7, #12]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e96:	69bb      	ldr	r3, [r7, #24]
 8010e98:	e853 3f00 	ldrex	r3, [r3]
 8010e9c:	617b      	str	r3, [r7, #20]
   return(result);
 8010e9e:	697b      	ldr	r3, [r7, #20]
 8010ea0:	f043 0310 	orr.w	r3, r3, #16
 8010ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	461a      	mov	r2, r3
 8010eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eae:	627b      	str	r3, [r7, #36]	@ 0x24
 8010eb0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010eb2:	6a39      	ldr	r1, [r7, #32]
 8010eb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eb6:	e841 2300 	strex	r3, r2, [r1]
 8010eba:	61fb      	str	r3, [r7, #28]
   return(result);
 8010ebc:	69fb      	ldr	r3, [r7, #28]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d1e6      	bne.n	8010e90 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8010ec2:	e002      	b.n	8010eca <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8010ec4:	2301      	movs	r3, #1
 8010ec6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8010eca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ece:	e000      	b.n	8010ed2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010ed0:	2302      	movs	r3, #2
  }
}
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	3730      	adds	r7, #48	@ 0x30
 8010ed6:	46bd      	mov	sp, r7
 8010ed8:	bd80      	pop	{r7, pc}
	...

08010edc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b085      	sub	sp, #20
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d108      	bne.n	8010efe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	2201      	movs	r2, #1
 8010ef0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	2201      	movs	r2, #1
 8010ef8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010efc:	e031      	b.n	8010f62 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010efe:	2308      	movs	r3, #8
 8010f00:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010f02:	2308      	movs	r3, #8
 8010f04:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	689b      	ldr	r3, [r3, #8]
 8010f0c:	0e5b      	lsrs	r3, r3, #25
 8010f0e:	b2db      	uxtb	r3, r3
 8010f10:	f003 0307 	and.w	r3, r3, #7
 8010f14:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	689b      	ldr	r3, [r3, #8]
 8010f1c:	0f5b      	lsrs	r3, r3, #29
 8010f1e:	b2db      	uxtb	r3, r3
 8010f20:	f003 0307 	and.w	r3, r3, #7
 8010f24:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010f26:	7bbb      	ldrb	r3, [r7, #14]
 8010f28:	7b3a      	ldrb	r2, [r7, #12]
 8010f2a:	4911      	ldr	r1, [pc, #68]	@ (8010f70 <UARTEx_SetNbDataToProcess+0x94>)
 8010f2c:	5c8a      	ldrb	r2, [r1, r2]
 8010f2e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010f32:	7b3a      	ldrb	r2, [r7, #12]
 8010f34:	490f      	ldr	r1, [pc, #60]	@ (8010f74 <UARTEx_SetNbDataToProcess+0x98>)
 8010f36:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010f38:	fb93 f3f2 	sdiv	r3, r3, r2
 8010f3c:	b29a      	uxth	r2, r3
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010f44:	7bfb      	ldrb	r3, [r7, #15]
 8010f46:	7b7a      	ldrb	r2, [r7, #13]
 8010f48:	4909      	ldr	r1, [pc, #36]	@ (8010f70 <UARTEx_SetNbDataToProcess+0x94>)
 8010f4a:	5c8a      	ldrb	r2, [r1, r2]
 8010f4c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010f50:	7b7a      	ldrb	r2, [r7, #13]
 8010f52:	4908      	ldr	r1, [pc, #32]	@ (8010f74 <UARTEx_SetNbDataToProcess+0x98>)
 8010f54:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010f56:	fb93 f3f2 	sdiv	r3, r3, r2
 8010f5a:	b29a      	uxth	r2, r3
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010f62:	bf00      	nop
 8010f64:	3714      	adds	r7, #20
 8010f66:	46bd      	mov	sp, r7
 8010f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6c:	4770      	bx	lr
 8010f6e:	bf00      	nop
 8010f70:	0801cd88 	.word	0x0801cd88
 8010f74:	0801cd90 	.word	0x0801cd90

08010f78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8010f78:	b480      	push	{r7}
 8010f7a:	b085      	sub	sp, #20
 8010f7c:	af00      	add	r7, sp, #0
 8010f7e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	2200      	movs	r2, #0
 8010f84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010f88:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010f8c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	b29a      	uxth	r2, r3
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010f98:	2300      	movs	r3, #0
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	3714      	adds	r7, #20
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa4:	4770      	bx	lr

08010fa6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8010fa6:	b480      	push	{r7}
 8010fa8:	b085      	sub	sp, #20
 8010faa:	af00      	add	r7, sp, #0
 8010fac:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8010fae:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8010fb2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8010fba:	b29a      	uxth	r2, r3
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	b29b      	uxth	r3, r3
 8010fc0:	43db      	mvns	r3, r3
 8010fc2:	b29b      	uxth	r3, r3
 8010fc4:	4013      	ands	r3, r2
 8010fc6:	b29a      	uxth	r2, r3
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8010fce:	2300      	movs	r3, #0
}
 8010fd0:	4618      	mov	r0, r3
 8010fd2:	3714      	adds	r7, #20
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fda:	4770      	bx	lr

08010fdc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8010fdc:	b480      	push	{r7}
 8010fde:	b085      	sub	sp, #20
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	60f8      	str	r0, [r7, #12]
 8010fe4:	1d3b      	adds	r3, r7, #4
 8010fe6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	2201      	movs	r2, #1
 8010fee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	2200      	movs	r2, #0
 8010ff6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8010ffa:	68fb      	ldr	r3, [r7, #12]
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	2200      	movs	r2, #0
 8011006:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801100a:	2300      	movs	r3, #0
}
 801100c:	4618      	mov	r0, r3
 801100e:	3714      	adds	r7, #20
 8011010:	46bd      	mov	sp, r7
 8011012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011016:	4770      	bx	lr

08011018 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011018:	b480      	push	{r7}
 801101a:	b0a7      	sub	sp, #156	@ 0x9c
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
 8011020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8011022:	2300      	movs	r3, #0
 8011024:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8011028:	687a      	ldr	r2, [r7, #4]
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	781b      	ldrb	r3, [r3, #0]
 801102e:	009b      	lsls	r3, r3, #2
 8011030:	4413      	add	r3, r2
 8011032:	881b      	ldrh	r3, [r3, #0]
 8011034:	b29b      	uxth	r3, r3
 8011036:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 801103a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801103e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8011042:	683b      	ldr	r3, [r7, #0]
 8011044:	78db      	ldrb	r3, [r3, #3]
 8011046:	2b03      	cmp	r3, #3
 8011048:	d81f      	bhi.n	801108a <USB_ActivateEndpoint+0x72>
 801104a:	a201      	add	r2, pc, #4	@ (adr r2, 8011050 <USB_ActivateEndpoint+0x38>)
 801104c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011050:	08011061 	.word	0x08011061
 8011054:	0801107d 	.word	0x0801107d
 8011058:	08011093 	.word	0x08011093
 801105c:	0801106f 	.word	0x0801106f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8011060:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011064:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8011068:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801106c:	e012      	b.n	8011094 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 801106e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011072:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8011076:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801107a:	e00b      	b.n	8011094 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 801107c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8011080:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8011084:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8011088:	e004      	b.n	8011094 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 801108a:	2301      	movs	r3, #1
 801108c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8011090:	e000      	b.n	8011094 <USB_ActivateEndpoint+0x7c>
      break;
 8011092:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8011094:	687a      	ldr	r2, [r7, #4]
 8011096:	683b      	ldr	r3, [r7, #0]
 8011098:	781b      	ldrb	r3, [r3, #0]
 801109a:	009b      	lsls	r3, r3, #2
 801109c:	441a      	add	r2, r3
 801109e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80110a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110b2:	b29b      	uxth	r3, r3
 80110b4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80110b6:	687a      	ldr	r2, [r7, #4]
 80110b8:	683b      	ldr	r3, [r7, #0]
 80110ba:	781b      	ldrb	r3, [r3, #0]
 80110bc:	009b      	lsls	r3, r3, #2
 80110be:	4413      	add	r3, r2
 80110c0:	881b      	ldrh	r3, [r3, #0]
 80110c2:	b29b      	uxth	r3, r3
 80110c4:	b21b      	sxth	r3, r3
 80110c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80110ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80110ce:	b21a      	sxth	r2, r3
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	781b      	ldrb	r3, [r3, #0]
 80110d4:	b21b      	sxth	r3, r3
 80110d6:	4313      	orrs	r3, r2
 80110d8:	b21b      	sxth	r3, r3
 80110da:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	683b      	ldr	r3, [r7, #0]
 80110e2:	781b      	ldrb	r3, [r3, #0]
 80110e4:	009b      	lsls	r3, r3, #2
 80110e6:	441a      	add	r2, r3
 80110e8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80110ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110fc:	b29b      	uxth	r3, r3
 80110fe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8011100:	683b      	ldr	r3, [r7, #0]
 8011102:	7b1b      	ldrb	r3, [r3, #12]
 8011104:	2b00      	cmp	r3, #0
 8011106:	f040 8180 	bne.w	801140a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801110a:	683b      	ldr	r3, [r7, #0]
 801110c:	785b      	ldrb	r3, [r3, #1]
 801110e:	2b00      	cmp	r3, #0
 8011110:	f000 8084 	beq.w	801121c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	61bb      	str	r3, [r7, #24]
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801111e:	b29b      	uxth	r3, r3
 8011120:	461a      	mov	r2, r3
 8011122:	69bb      	ldr	r3, [r7, #24]
 8011124:	4413      	add	r3, r2
 8011126:	61bb      	str	r3, [r7, #24]
 8011128:	683b      	ldr	r3, [r7, #0]
 801112a:	781b      	ldrb	r3, [r3, #0]
 801112c:	00da      	lsls	r2, r3, #3
 801112e:	69bb      	ldr	r3, [r7, #24]
 8011130:	4413      	add	r3, r2
 8011132:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011136:	617b      	str	r3, [r7, #20]
 8011138:	683b      	ldr	r3, [r7, #0]
 801113a:	88db      	ldrh	r3, [r3, #6]
 801113c:	085b      	lsrs	r3, r3, #1
 801113e:	b29b      	uxth	r3, r3
 8011140:	005b      	lsls	r3, r3, #1
 8011142:	b29a      	uxth	r2, r3
 8011144:	697b      	ldr	r3, [r7, #20]
 8011146:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011148:	687a      	ldr	r2, [r7, #4]
 801114a:	683b      	ldr	r3, [r7, #0]
 801114c:	781b      	ldrb	r3, [r3, #0]
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	4413      	add	r3, r2
 8011152:	881b      	ldrh	r3, [r3, #0]
 8011154:	827b      	strh	r3, [r7, #18]
 8011156:	8a7b      	ldrh	r3, [r7, #18]
 8011158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801115c:	2b00      	cmp	r3, #0
 801115e:	d01b      	beq.n	8011198 <USB_ActivateEndpoint+0x180>
 8011160:	687a      	ldr	r2, [r7, #4]
 8011162:	683b      	ldr	r3, [r7, #0]
 8011164:	781b      	ldrb	r3, [r3, #0]
 8011166:	009b      	lsls	r3, r3, #2
 8011168:	4413      	add	r3, r2
 801116a:	881b      	ldrh	r3, [r3, #0]
 801116c:	b29b      	uxth	r3, r3
 801116e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011172:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011176:	823b      	strh	r3, [r7, #16]
 8011178:	687a      	ldr	r2, [r7, #4]
 801117a:	683b      	ldr	r3, [r7, #0]
 801117c:	781b      	ldrb	r3, [r3, #0]
 801117e:	009b      	lsls	r3, r3, #2
 8011180:	441a      	add	r2, r3
 8011182:	8a3b      	ldrh	r3, [r7, #16]
 8011184:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011188:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801118c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011190:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011194:	b29b      	uxth	r3, r3
 8011196:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011198:	683b      	ldr	r3, [r7, #0]
 801119a:	78db      	ldrb	r3, [r3, #3]
 801119c:	2b01      	cmp	r3, #1
 801119e:	d020      	beq.n	80111e2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80111a0:	687a      	ldr	r2, [r7, #4]
 80111a2:	683b      	ldr	r3, [r7, #0]
 80111a4:	781b      	ldrb	r3, [r3, #0]
 80111a6:	009b      	lsls	r3, r3, #2
 80111a8:	4413      	add	r3, r2
 80111aa:	881b      	ldrh	r3, [r3, #0]
 80111ac:	b29b      	uxth	r3, r3
 80111ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80111b6:	81bb      	strh	r3, [r7, #12]
 80111b8:	89bb      	ldrh	r3, [r7, #12]
 80111ba:	f083 0320 	eor.w	r3, r3, #32
 80111be:	81bb      	strh	r3, [r7, #12]
 80111c0:	687a      	ldr	r2, [r7, #4]
 80111c2:	683b      	ldr	r3, [r7, #0]
 80111c4:	781b      	ldrb	r3, [r3, #0]
 80111c6:	009b      	lsls	r3, r3, #2
 80111c8:	441a      	add	r2, r3
 80111ca:	89bb      	ldrh	r3, [r7, #12]
 80111cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80111d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111dc:	b29b      	uxth	r3, r3
 80111de:	8013      	strh	r3, [r2, #0]
 80111e0:	e3f9      	b.n	80119d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80111e2:	687a      	ldr	r2, [r7, #4]
 80111e4:	683b      	ldr	r3, [r7, #0]
 80111e6:	781b      	ldrb	r3, [r3, #0]
 80111e8:	009b      	lsls	r3, r3, #2
 80111ea:	4413      	add	r3, r2
 80111ec:	881b      	ldrh	r3, [r3, #0]
 80111ee:	b29b      	uxth	r3, r3
 80111f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80111f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80111f8:	81fb      	strh	r3, [r7, #14]
 80111fa:	687a      	ldr	r2, [r7, #4]
 80111fc:	683b      	ldr	r3, [r7, #0]
 80111fe:	781b      	ldrb	r3, [r3, #0]
 8011200:	009b      	lsls	r3, r3, #2
 8011202:	441a      	add	r2, r3
 8011204:	89fb      	ldrh	r3, [r7, #14]
 8011206:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801120a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801120e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011212:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011216:	b29b      	uxth	r3, r3
 8011218:	8013      	strh	r3, [r2, #0]
 801121a:	e3dc      	b.n	80119d6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011226:	b29b      	uxth	r3, r3
 8011228:	461a      	mov	r2, r3
 801122a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801122c:	4413      	add	r3, r2
 801122e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	781b      	ldrb	r3, [r3, #0]
 8011234:	00da      	lsls	r2, r3, #3
 8011236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011238:	4413      	add	r3, r2
 801123a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011240:	683b      	ldr	r3, [r7, #0]
 8011242:	88db      	ldrh	r3, [r3, #6]
 8011244:	085b      	lsrs	r3, r3, #1
 8011246:	b29b      	uxth	r3, r3
 8011248:	005b      	lsls	r3, r3, #1
 801124a:	b29a      	uxth	r2, r3
 801124c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801124e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801125a:	b29b      	uxth	r3, r3
 801125c:	461a      	mov	r2, r3
 801125e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011260:	4413      	add	r3, r2
 8011262:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011264:	683b      	ldr	r3, [r7, #0]
 8011266:	781b      	ldrb	r3, [r3, #0]
 8011268:	00da      	lsls	r2, r3, #3
 801126a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801126c:	4413      	add	r3, r2
 801126e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011272:	627b      	str	r3, [r7, #36]	@ 0x24
 8011274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011276:	881b      	ldrh	r3, [r3, #0]
 8011278:	b29b      	uxth	r3, r3
 801127a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801127e:	b29a      	uxth	r2, r3
 8011280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011282:	801a      	strh	r2, [r3, #0]
 8011284:	683b      	ldr	r3, [r7, #0]
 8011286:	691b      	ldr	r3, [r3, #16]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d10a      	bne.n	80112a2 <USB_ActivateEndpoint+0x28a>
 801128c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801128e:	881b      	ldrh	r3, [r3, #0]
 8011290:	b29b      	uxth	r3, r3
 8011292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801129a:	b29a      	uxth	r2, r3
 801129c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801129e:	801a      	strh	r2, [r3, #0]
 80112a0:	e041      	b.n	8011326 <USB_ActivateEndpoint+0x30e>
 80112a2:	683b      	ldr	r3, [r7, #0]
 80112a4:	691b      	ldr	r3, [r3, #16]
 80112a6:	2b3e      	cmp	r3, #62	@ 0x3e
 80112a8:	d81c      	bhi.n	80112e4 <USB_ActivateEndpoint+0x2cc>
 80112aa:	683b      	ldr	r3, [r7, #0]
 80112ac:	691b      	ldr	r3, [r3, #16]
 80112ae:	085b      	lsrs	r3, r3, #1
 80112b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80112b4:	683b      	ldr	r3, [r7, #0]
 80112b6:	691b      	ldr	r3, [r3, #16]
 80112b8:	f003 0301 	and.w	r3, r3, #1
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d004      	beq.n	80112ca <USB_ActivateEndpoint+0x2b2>
 80112c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80112c4:	3301      	adds	r3, #1
 80112c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80112ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112cc:	881b      	ldrh	r3, [r3, #0]
 80112ce:	b29a      	uxth	r2, r3
 80112d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80112d4:	b29b      	uxth	r3, r3
 80112d6:	029b      	lsls	r3, r3, #10
 80112d8:	b29b      	uxth	r3, r3
 80112da:	4313      	orrs	r3, r2
 80112dc:	b29a      	uxth	r2, r3
 80112de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112e0:	801a      	strh	r2, [r3, #0]
 80112e2:	e020      	b.n	8011326 <USB_ActivateEndpoint+0x30e>
 80112e4:	683b      	ldr	r3, [r7, #0]
 80112e6:	691b      	ldr	r3, [r3, #16]
 80112e8:	095b      	lsrs	r3, r3, #5
 80112ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80112ee:	683b      	ldr	r3, [r7, #0]
 80112f0:	691b      	ldr	r3, [r3, #16]
 80112f2:	f003 031f 	and.w	r3, r3, #31
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d104      	bne.n	8011304 <USB_ActivateEndpoint+0x2ec>
 80112fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80112fe:	3b01      	subs	r3, #1
 8011300:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011306:	881b      	ldrh	r3, [r3, #0]
 8011308:	b29a      	uxth	r2, r3
 801130a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801130e:	b29b      	uxth	r3, r3
 8011310:	029b      	lsls	r3, r3, #10
 8011312:	b29b      	uxth	r3, r3
 8011314:	4313      	orrs	r3, r2
 8011316:	b29b      	uxth	r3, r3
 8011318:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801131c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011320:	b29a      	uxth	r2, r3
 8011322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011324:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011326:	687a      	ldr	r2, [r7, #4]
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	009b      	lsls	r3, r3, #2
 801132e:	4413      	add	r3, r2
 8011330:	881b      	ldrh	r3, [r3, #0]
 8011332:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011334:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801133a:	2b00      	cmp	r3, #0
 801133c:	d01b      	beq.n	8011376 <USB_ActivateEndpoint+0x35e>
 801133e:	687a      	ldr	r2, [r7, #4]
 8011340:	683b      	ldr	r3, [r7, #0]
 8011342:	781b      	ldrb	r3, [r3, #0]
 8011344:	009b      	lsls	r3, r3, #2
 8011346:	4413      	add	r3, r2
 8011348:	881b      	ldrh	r3, [r3, #0]
 801134a:	b29b      	uxth	r3, r3
 801134c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011350:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011354:	843b      	strh	r3, [r7, #32]
 8011356:	687a      	ldr	r2, [r7, #4]
 8011358:	683b      	ldr	r3, [r7, #0]
 801135a:	781b      	ldrb	r3, [r3, #0]
 801135c:	009b      	lsls	r3, r3, #2
 801135e:	441a      	add	r2, r3
 8011360:	8c3b      	ldrh	r3, [r7, #32]
 8011362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801136a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801136e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011372:	b29b      	uxth	r3, r3
 8011374:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8011376:	683b      	ldr	r3, [r7, #0]
 8011378:	781b      	ldrb	r3, [r3, #0]
 801137a:	2b00      	cmp	r3, #0
 801137c:	d124      	bne.n	80113c8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801137e:	687a      	ldr	r2, [r7, #4]
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	009b      	lsls	r3, r3, #2
 8011386:	4413      	add	r3, r2
 8011388:	881b      	ldrh	r3, [r3, #0]
 801138a:	b29b      	uxth	r3, r3
 801138c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011390:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011394:	83bb      	strh	r3, [r7, #28]
 8011396:	8bbb      	ldrh	r3, [r7, #28]
 8011398:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801139c:	83bb      	strh	r3, [r7, #28]
 801139e:	8bbb      	ldrh	r3, [r7, #28]
 80113a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80113a4:	83bb      	strh	r3, [r7, #28]
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	683b      	ldr	r3, [r7, #0]
 80113aa:	781b      	ldrb	r3, [r3, #0]
 80113ac:	009b      	lsls	r3, r3, #2
 80113ae:	441a      	add	r2, r3
 80113b0:	8bbb      	ldrh	r3, [r7, #28]
 80113b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113c2:	b29b      	uxth	r3, r3
 80113c4:	8013      	strh	r3, [r2, #0]
 80113c6:	e306      	b.n	80119d6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80113c8:	687a      	ldr	r2, [r7, #4]
 80113ca:	683b      	ldr	r3, [r7, #0]
 80113cc:	781b      	ldrb	r3, [r3, #0]
 80113ce:	009b      	lsls	r3, r3, #2
 80113d0:	4413      	add	r3, r2
 80113d2:	881b      	ldrh	r3, [r3, #0]
 80113d4:	b29b      	uxth	r3, r3
 80113d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80113da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80113de:	83fb      	strh	r3, [r7, #30]
 80113e0:	8bfb      	ldrh	r3, [r7, #30]
 80113e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80113e6:	83fb      	strh	r3, [r7, #30]
 80113e8:	687a      	ldr	r2, [r7, #4]
 80113ea:	683b      	ldr	r3, [r7, #0]
 80113ec:	781b      	ldrb	r3, [r3, #0]
 80113ee:	009b      	lsls	r3, r3, #2
 80113f0:	441a      	add	r2, r3
 80113f2:	8bfb      	ldrh	r3, [r7, #30]
 80113f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80113f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80113fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011404:	b29b      	uxth	r3, r3
 8011406:	8013      	strh	r3, [r2, #0]
 8011408:	e2e5      	b.n	80119d6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801140a:	683b      	ldr	r3, [r7, #0]
 801140c:	78db      	ldrb	r3, [r3, #3]
 801140e:	2b02      	cmp	r3, #2
 8011410:	d11e      	bne.n	8011450 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011412:	687a      	ldr	r2, [r7, #4]
 8011414:	683b      	ldr	r3, [r7, #0]
 8011416:	781b      	ldrb	r3, [r3, #0]
 8011418:	009b      	lsls	r3, r3, #2
 801141a:	4413      	add	r3, r2
 801141c:	881b      	ldrh	r3, [r3, #0]
 801141e:	b29b      	uxth	r3, r3
 8011420:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011424:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011428:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 801142c:	687a      	ldr	r2, [r7, #4]
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	781b      	ldrb	r3, [r3, #0]
 8011432:	009b      	lsls	r3, r3, #2
 8011434:	441a      	add	r2, r3
 8011436:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801143a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801143e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011442:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801144a:	b29b      	uxth	r3, r3
 801144c:	8013      	strh	r3, [r2, #0]
 801144e:	e01d      	b.n	801148c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8011450:	687a      	ldr	r2, [r7, #4]
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	781b      	ldrb	r3, [r3, #0]
 8011456:	009b      	lsls	r3, r3, #2
 8011458:	4413      	add	r3, r2
 801145a:	881b      	ldrh	r3, [r3, #0]
 801145c:	b29b      	uxth	r3, r3
 801145e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011466:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 801146a:	687a      	ldr	r2, [r7, #4]
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	781b      	ldrb	r3, [r3, #0]
 8011470:	009b      	lsls	r3, r3, #2
 8011472:	441a      	add	r2, r3
 8011474:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8011478:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801147c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011480:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011484:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011488:	b29b      	uxth	r3, r3
 801148a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011496:	b29b      	uxth	r3, r3
 8011498:	461a      	mov	r2, r3
 801149a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801149c:	4413      	add	r3, r2
 801149e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80114a0:	683b      	ldr	r3, [r7, #0]
 80114a2:	781b      	ldrb	r3, [r3, #0]
 80114a4:	00da      	lsls	r2, r3, #3
 80114a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80114a8:	4413      	add	r3, r2
 80114aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80114ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80114b0:	683b      	ldr	r3, [r7, #0]
 80114b2:	891b      	ldrh	r3, [r3, #8]
 80114b4:	085b      	lsrs	r3, r3, #1
 80114b6:	b29b      	uxth	r3, r3
 80114b8:	005b      	lsls	r3, r3, #1
 80114ba:	b29a      	uxth	r2, r3
 80114bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80114be:	801a      	strh	r2, [r3, #0]
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80114ca:	b29b      	uxth	r3, r3
 80114cc:	461a      	mov	r2, r3
 80114ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80114d0:	4413      	add	r3, r2
 80114d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80114d4:	683b      	ldr	r3, [r7, #0]
 80114d6:	781b      	ldrb	r3, [r3, #0]
 80114d8:	00da      	lsls	r2, r3, #3
 80114da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80114dc:	4413      	add	r3, r2
 80114de:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80114e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	895b      	ldrh	r3, [r3, #10]
 80114e8:	085b      	lsrs	r3, r3, #1
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	005b      	lsls	r3, r3, #1
 80114ee:	b29a      	uxth	r2, r3
 80114f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80114f2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80114f4:	683b      	ldr	r3, [r7, #0]
 80114f6:	785b      	ldrb	r3, [r3, #1]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	f040 81af 	bne.w	801185c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80114fe:	687a      	ldr	r2, [r7, #4]
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	781b      	ldrb	r3, [r3, #0]
 8011504:	009b      	lsls	r3, r3, #2
 8011506:	4413      	add	r3, r2
 8011508:	881b      	ldrh	r3, [r3, #0]
 801150a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 801150e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8011512:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011516:	2b00      	cmp	r3, #0
 8011518:	d01d      	beq.n	8011556 <USB_ActivateEndpoint+0x53e>
 801151a:	687a      	ldr	r2, [r7, #4]
 801151c:	683b      	ldr	r3, [r7, #0]
 801151e:	781b      	ldrb	r3, [r3, #0]
 8011520:	009b      	lsls	r3, r3, #2
 8011522:	4413      	add	r3, r2
 8011524:	881b      	ldrh	r3, [r3, #0]
 8011526:	b29b      	uxth	r3, r3
 8011528:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801152c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011530:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8011534:	687a      	ldr	r2, [r7, #4]
 8011536:	683b      	ldr	r3, [r7, #0]
 8011538:	781b      	ldrb	r3, [r3, #0]
 801153a:	009b      	lsls	r3, r3, #2
 801153c:	441a      	add	r2, r3
 801153e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8011542:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011546:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801154a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801154e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011552:	b29b      	uxth	r3, r3
 8011554:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011556:	687a      	ldr	r2, [r7, #4]
 8011558:	683b      	ldr	r3, [r7, #0]
 801155a:	781b      	ldrb	r3, [r3, #0]
 801155c:	009b      	lsls	r3, r3, #2
 801155e:	4413      	add	r3, r2
 8011560:	881b      	ldrh	r3, [r3, #0]
 8011562:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8011566:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 801156a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801156e:	2b00      	cmp	r3, #0
 8011570:	d01d      	beq.n	80115ae <USB_ActivateEndpoint+0x596>
 8011572:	687a      	ldr	r2, [r7, #4]
 8011574:	683b      	ldr	r3, [r7, #0]
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	009b      	lsls	r3, r3, #2
 801157a:	4413      	add	r3, r2
 801157c:	881b      	ldrh	r3, [r3, #0]
 801157e:	b29b      	uxth	r3, r3
 8011580:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011584:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011588:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 801158c:	687a      	ldr	r2, [r7, #4]
 801158e:	683b      	ldr	r3, [r7, #0]
 8011590:	781b      	ldrb	r3, [r3, #0]
 8011592:	009b      	lsls	r3, r3, #2
 8011594:	441a      	add	r2, r3
 8011596:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 801159a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801159e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80115a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80115a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80115aa:	b29b      	uxth	r3, r3
 80115ac:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80115ae:	683b      	ldr	r3, [r7, #0]
 80115b0:	785b      	ldrb	r3, [r3, #1]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d16b      	bne.n	801168e <USB_ActivateEndpoint+0x676>
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	461a      	mov	r2, r3
 80115c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115c6:	4413      	add	r3, r2
 80115c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80115ca:	683b      	ldr	r3, [r7, #0]
 80115cc:	781b      	ldrb	r3, [r3, #0]
 80115ce:	00da      	lsls	r2, r3, #3
 80115d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115d2:	4413      	add	r3, r2
 80115d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80115d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80115da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115dc:	881b      	ldrh	r3, [r3, #0]
 80115de:	b29b      	uxth	r3, r3
 80115e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80115e4:	b29a      	uxth	r2, r3
 80115e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115e8:	801a      	strh	r2, [r3, #0]
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	691b      	ldr	r3, [r3, #16]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d10a      	bne.n	8011608 <USB_ActivateEndpoint+0x5f0>
 80115f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80115f4:	881b      	ldrh	r3, [r3, #0]
 80115f6:	b29b      	uxth	r3, r3
 80115f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80115fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011600:	b29a      	uxth	r2, r3
 8011602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011604:	801a      	strh	r2, [r3, #0]
 8011606:	e05d      	b.n	80116c4 <USB_ActivateEndpoint+0x6ac>
 8011608:	683b      	ldr	r3, [r7, #0]
 801160a:	691b      	ldr	r3, [r3, #16]
 801160c:	2b3e      	cmp	r3, #62	@ 0x3e
 801160e:	d81c      	bhi.n	801164a <USB_ActivateEndpoint+0x632>
 8011610:	683b      	ldr	r3, [r7, #0]
 8011612:	691b      	ldr	r3, [r3, #16]
 8011614:	085b      	lsrs	r3, r3, #1
 8011616:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801161a:	683b      	ldr	r3, [r7, #0]
 801161c:	691b      	ldr	r3, [r3, #16]
 801161e:	f003 0301 	and.w	r3, r3, #1
 8011622:	2b00      	cmp	r3, #0
 8011624:	d004      	beq.n	8011630 <USB_ActivateEndpoint+0x618>
 8011626:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801162a:	3301      	adds	r3, #1
 801162c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011630:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011632:	881b      	ldrh	r3, [r3, #0]
 8011634:	b29a      	uxth	r2, r3
 8011636:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801163a:	b29b      	uxth	r3, r3
 801163c:	029b      	lsls	r3, r3, #10
 801163e:	b29b      	uxth	r3, r3
 8011640:	4313      	orrs	r3, r2
 8011642:	b29a      	uxth	r2, r3
 8011644:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011646:	801a      	strh	r2, [r3, #0]
 8011648:	e03c      	b.n	80116c4 <USB_ActivateEndpoint+0x6ac>
 801164a:	683b      	ldr	r3, [r7, #0]
 801164c:	691b      	ldr	r3, [r3, #16]
 801164e:	095b      	lsrs	r3, r3, #5
 8011650:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011654:	683b      	ldr	r3, [r7, #0]
 8011656:	691b      	ldr	r3, [r3, #16]
 8011658:	f003 031f 	and.w	r3, r3, #31
 801165c:	2b00      	cmp	r3, #0
 801165e:	d104      	bne.n	801166a <USB_ActivateEndpoint+0x652>
 8011660:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011664:	3b01      	subs	r3, #1
 8011666:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801166a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801166c:	881b      	ldrh	r3, [r3, #0]
 801166e:	b29a      	uxth	r2, r3
 8011670:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011674:	b29b      	uxth	r3, r3
 8011676:	029b      	lsls	r3, r3, #10
 8011678:	b29b      	uxth	r3, r3
 801167a:	4313      	orrs	r3, r2
 801167c:	b29b      	uxth	r3, r3
 801167e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011682:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011686:	b29a      	uxth	r2, r3
 8011688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801168a:	801a      	strh	r2, [r3, #0]
 801168c:	e01a      	b.n	80116c4 <USB_ActivateEndpoint+0x6ac>
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	785b      	ldrb	r3, [r3, #1]
 8011692:	2b01      	cmp	r3, #1
 8011694:	d116      	bne.n	80116c4 <USB_ActivateEndpoint+0x6ac>
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	657b      	str	r3, [r7, #84]	@ 0x54
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116a0:	b29b      	uxth	r3, r3
 80116a2:	461a      	mov	r2, r3
 80116a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80116a6:	4413      	add	r3, r2
 80116a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80116aa:	683b      	ldr	r3, [r7, #0]
 80116ac:	781b      	ldrb	r3, [r3, #0]
 80116ae:	00da      	lsls	r2, r3, #3
 80116b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80116b2:	4413      	add	r3, r2
 80116b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80116b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80116ba:	683b      	ldr	r3, [r7, #0]
 80116bc:	691b      	ldr	r3, [r3, #16]
 80116be:	b29a      	uxth	r2, r3
 80116c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80116c2:	801a      	strh	r2, [r3, #0]
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80116c8:	683b      	ldr	r3, [r7, #0]
 80116ca:	785b      	ldrb	r3, [r3, #1]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d16b      	bne.n	80117a8 <USB_ActivateEndpoint+0x790>
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116da:	b29b      	uxth	r3, r3
 80116dc:	461a      	mov	r2, r3
 80116de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116e0:	4413      	add	r3, r2
 80116e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80116e4:	683b      	ldr	r3, [r7, #0]
 80116e6:	781b      	ldrb	r3, [r3, #0]
 80116e8:	00da      	lsls	r2, r3, #3
 80116ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80116ec:	4413      	add	r3, r2
 80116ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80116f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80116f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f6:	881b      	ldrh	r3, [r3, #0]
 80116f8:	b29b      	uxth	r3, r3
 80116fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80116fe:	b29a      	uxth	r2, r3
 8011700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011702:	801a      	strh	r2, [r3, #0]
 8011704:	683b      	ldr	r3, [r7, #0]
 8011706:	691b      	ldr	r3, [r3, #16]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d10a      	bne.n	8011722 <USB_ActivateEndpoint+0x70a>
 801170c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801170e:	881b      	ldrh	r3, [r3, #0]
 8011710:	b29b      	uxth	r3, r3
 8011712:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011716:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801171a:	b29a      	uxth	r2, r3
 801171c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801171e:	801a      	strh	r2, [r3, #0]
 8011720:	e05b      	b.n	80117da <USB_ActivateEndpoint+0x7c2>
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	691b      	ldr	r3, [r3, #16]
 8011726:	2b3e      	cmp	r3, #62	@ 0x3e
 8011728:	d81c      	bhi.n	8011764 <USB_ActivateEndpoint+0x74c>
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	691b      	ldr	r3, [r3, #16]
 801172e:	085b      	lsrs	r3, r3, #1
 8011730:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	691b      	ldr	r3, [r3, #16]
 8011738:	f003 0301 	and.w	r3, r3, #1
 801173c:	2b00      	cmp	r3, #0
 801173e:	d004      	beq.n	801174a <USB_ActivateEndpoint+0x732>
 8011740:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011744:	3301      	adds	r3, #1
 8011746:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801174a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801174c:	881b      	ldrh	r3, [r3, #0]
 801174e:	b29a      	uxth	r2, r3
 8011750:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011754:	b29b      	uxth	r3, r3
 8011756:	029b      	lsls	r3, r3, #10
 8011758:	b29b      	uxth	r3, r3
 801175a:	4313      	orrs	r3, r2
 801175c:	b29a      	uxth	r2, r3
 801175e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011760:	801a      	strh	r2, [r3, #0]
 8011762:	e03a      	b.n	80117da <USB_ActivateEndpoint+0x7c2>
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	691b      	ldr	r3, [r3, #16]
 8011768:	095b      	lsrs	r3, r3, #5
 801176a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	691b      	ldr	r3, [r3, #16]
 8011772:	f003 031f 	and.w	r3, r3, #31
 8011776:	2b00      	cmp	r3, #0
 8011778:	d104      	bne.n	8011784 <USB_ActivateEndpoint+0x76c>
 801177a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801177e:	3b01      	subs	r3, #1
 8011780:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011786:	881b      	ldrh	r3, [r3, #0]
 8011788:	b29a      	uxth	r2, r3
 801178a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801178e:	b29b      	uxth	r3, r3
 8011790:	029b      	lsls	r3, r3, #10
 8011792:	b29b      	uxth	r3, r3
 8011794:	4313      	orrs	r3, r2
 8011796:	b29b      	uxth	r3, r3
 8011798:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801179c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80117a0:	b29a      	uxth	r2, r3
 80117a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117a4:	801a      	strh	r2, [r3, #0]
 80117a6:	e018      	b.n	80117da <USB_ActivateEndpoint+0x7c2>
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	785b      	ldrb	r3, [r3, #1]
 80117ac:	2b01      	cmp	r3, #1
 80117ae:	d114      	bne.n	80117da <USB_ActivateEndpoint+0x7c2>
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80117b6:	b29b      	uxth	r3, r3
 80117b8:	461a      	mov	r2, r3
 80117ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80117bc:	4413      	add	r3, r2
 80117be:	647b      	str	r3, [r7, #68]	@ 0x44
 80117c0:	683b      	ldr	r3, [r7, #0]
 80117c2:	781b      	ldrb	r3, [r3, #0]
 80117c4:	00da      	lsls	r2, r3, #3
 80117c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80117c8:	4413      	add	r3, r2
 80117ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80117ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	691b      	ldr	r3, [r3, #16]
 80117d4:	b29a      	uxth	r2, r3
 80117d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80117d8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80117da:	687a      	ldr	r2, [r7, #4]
 80117dc:	683b      	ldr	r3, [r7, #0]
 80117de:	781b      	ldrb	r3, [r3, #0]
 80117e0:	009b      	lsls	r3, r3, #2
 80117e2:	4413      	add	r3, r2
 80117e4:	881b      	ldrh	r3, [r3, #0]
 80117e6:	b29b      	uxth	r3, r3
 80117e8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80117ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80117f0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80117f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80117f4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80117f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80117fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80117fc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011800:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8011802:	687a      	ldr	r2, [r7, #4]
 8011804:	683b      	ldr	r3, [r7, #0]
 8011806:	781b      	ldrb	r3, [r3, #0]
 8011808:	009b      	lsls	r3, r3, #2
 801180a:	441a      	add	r2, r3
 801180c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801180e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011812:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801181a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801181e:	b29b      	uxth	r3, r3
 8011820:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011822:	687a      	ldr	r2, [r7, #4]
 8011824:	683b      	ldr	r3, [r7, #0]
 8011826:	781b      	ldrb	r3, [r3, #0]
 8011828:	009b      	lsls	r3, r3, #2
 801182a:	4413      	add	r3, r2
 801182c:	881b      	ldrh	r3, [r3, #0]
 801182e:	b29b      	uxth	r3, r3
 8011830:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011834:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011838:	86bb      	strh	r3, [r7, #52]	@ 0x34
 801183a:	687a      	ldr	r2, [r7, #4]
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	781b      	ldrb	r3, [r3, #0]
 8011840:	009b      	lsls	r3, r3, #2
 8011842:	441a      	add	r2, r3
 8011844:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8011846:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801184a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801184e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011856:	b29b      	uxth	r3, r3
 8011858:	8013      	strh	r3, [r2, #0]
 801185a:	e0bc      	b.n	80119d6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801185c:	687a      	ldr	r2, [r7, #4]
 801185e:	683b      	ldr	r3, [r7, #0]
 8011860:	781b      	ldrb	r3, [r3, #0]
 8011862:	009b      	lsls	r3, r3, #2
 8011864:	4413      	add	r3, r2
 8011866:	881b      	ldrh	r3, [r3, #0]
 8011868:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 801186c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011870:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011874:	2b00      	cmp	r3, #0
 8011876:	d01d      	beq.n	80118b4 <USB_ActivateEndpoint+0x89c>
 8011878:	687a      	ldr	r2, [r7, #4]
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	781b      	ldrb	r3, [r3, #0]
 801187e:	009b      	lsls	r3, r3, #2
 8011880:	4413      	add	r3, r2
 8011882:	881b      	ldrh	r3, [r3, #0]
 8011884:	b29b      	uxth	r3, r3
 8011886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801188a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801188e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8011892:	687a      	ldr	r2, [r7, #4]
 8011894:	683b      	ldr	r3, [r7, #0]
 8011896:	781b      	ldrb	r3, [r3, #0]
 8011898:	009b      	lsls	r3, r3, #2
 801189a:	441a      	add	r2, r3
 801189c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80118a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80118a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80118ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80118b0:	b29b      	uxth	r3, r3
 80118b2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80118b4:	687a      	ldr	r2, [r7, #4]
 80118b6:	683b      	ldr	r3, [r7, #0]
 80118b8:	781b      	ldrb	r3, [r3, #0]
 80118ba:	009b      	lsls	r3, r3, #2
 80118bc:	4413      	add	r3, r2
 80118be:	881b      	ldrh	r3, [r3, #0]
 80118c0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80118c4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80118c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d01d      	beq.n	801190c <USB_ActivateEndpoint+0x8f4>
 80118d0:	687a      	ldr	r2, [r7, #4]
 80118d2:	683b      	ldr	r3, [r7, #0]
 80118d4:	781b      	ldrb	r3, [r3, #0]
 80118d6:	009b      	lsls	r3, r3, #2
 80118d8:	4413      	add	r3, r2
 80118da:	881b      	ldrh	r3, [r3, #0]
 80118dc:	b29b      	uxth	r3, r3
 80118de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80118e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80118e6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80118ea:	687a      	ldr	r2, [r7, #4]
 80118ec:	683b      	ldr	r3, [r7, #0]
 80118ee:	781b      	ldrb	r3, [r3, #0]
 80118f0:	009b      	lsls	r3, r3, #2
 80118f2:	441a      	add	r2, r3
 80118f4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80118f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80118fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011904:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011908:	b29b      	uxth	r3, r3
 801190a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801190c:	683b      	ldr	r3, [r7, #0]
 801190e:	78db      	ldrb	r3, [r3, #3]
 8011910:	2b01      	cmp	r3, #1
 8011912:	d024      	beq.n	801195e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011914:	687a      	ldr	r2, [r7, #4]
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	781b      	ldrb	r3, [r3, #0]
 801191a:	009b      	lsls	r3, r3, #2
 801191c:	4413      	add	r3, r2
 801191e:	881b      	ldrh	r3, [r3, #0]
 8011920:	b29b      	uxth	r3, r3
 8011922:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011926:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801192a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 801192e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011932:	f083 0320 	eor.w	r3, r3, #32
 8011936:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 801193a:	687a      	ldr	r2, [r7, #4]
 801193c:	683b      	ldr	r3, [r7, #0]
 801193e:	781b      	ldrb	r3, [r3, #0]
 8011940:	009b      	lsls	r3, r3, #2
 8011942:	441a      	add	r2, r3
 8011944:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8011948:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801194c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011950:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011954:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011958:	b29b      	uxth	r3, r3
 801195a:	8013      	strh	r3, [r2, #0]
 801195c:	e01d      	b.n	801199a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801195e:	687a      	ldr	r2, [r7, #4]
 8011960:	683b      	ldr	r3, [r7, #0]
 8011962:	781b      	ldrb	r3, [r3, #0]
 8011964:	009b      	lsls	r3, r3, #2
 8011966:	4413      	add	r3, r2
 8011968:	881b      	ldrh	r3, [r3, #0]
 801196a:	b29b      	uxth	r3, r3
 801196c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011974:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8011978:	687a      	ldr	r2, [r7, #4]
 801197a:	683b      	ldr	r3, [r7, #0]
 801197c:	781b      	ldrb	r3, [r3, #0]
 801197e:	009b      	lsls	r3, r3, #2
 8011980:	441a      	add	r2, r3
 8011982:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8011986:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801198a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801198e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011996:	b29b      	uxth	r3, r3
 8011998:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	683b      	ldr	r3, [r7, #0]
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	4413      	add	r3, r2
 80119a4:	881b      	ldrh	r3, [r3, #0]
 80119a6:	b29b      	uxth	r3, r3
 80119a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80119ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80119b0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	683b      	ldr	r3, [r7, #0]
 80119b8:	781b      	ldrb	r3, [r3, #0]
 80119ba:	009b      	lsls	r3, r3, #2
 80119bc:	441a      	add	r2, r3
 80119be:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80119c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80119c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80119ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80119ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80119d2:	b29b      	uxth	r3, r3
 80119d4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80119d6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 80119da:	4618      	mov	r0, r3
 80119dc:	379c      	adds	r7, #156	@ 0x9c
 80119de:	46bd      	mov	sp, r7
 80119e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e4:	4770      	bx	lr
 80119e6:	bf00      	nop

080119e8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80119e8:	b480      	push	{r7}
 80119ea:	b08d      	sub	sp, #52	@ 0x34
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
 80119f0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	7b1b      	ldrb	r3, [r3, #12]
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	f040 808e 	bne.w	8011b18 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80119fc:	683b      	ldr	r3, [r7, #0]
 80119fe:	785b      	ldrb	r3, [r3, #1]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d044      	beq.n	8011a8e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011a04:	687a      	ldr	r2, [r7, #4]
 8011a06:	683b      	ldr	r3, [r7, #0]
 8011a08:	781b      	ldrb	r3, [r3, #0]
 8011a0a:	009b      	lsls	r3, r3, #2
 8011a0c:	4413      	add	r3, r2
 8011a0e:	881b      	ldrh	r3, [r3, #0]
 8011a10:	81bb      	strh	r3, [r7, #12]
 8011a12:	89bb      	ldrh	r3, [r7, #12]
 8011a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d01b      	beq.n	8011a54 <USB_DeactivateEndpoint+0x6c>
 8011a1c:	687a      	ldr	r2, [r7, #4]
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	781b      	ldrb	r3, [r3, #0]
 8011a22:	009b      	lsls	r3, r3, #2
 8011a24:	4413      	add	r3, r2
 8011a26:	881b      	ldrh	r3, [r3, #0]
 8011a28:	b29b      	uxth	r3, r3
 8011a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011a32:	817b      	strh	r3, [r7, #10]
 8011a34:	687a      	ldr	r2, [r7, #4]
 8011a36:	683b      	ldr	r3, [r7, #0]
 8011a38:	781b      	ldrb	r3, [r3, #0]
 8011a3a:	009b      	lsls	r3, r3, #2
 8011a3c:	441a      	add	r2, r3
 8011a3e:	897b      	ldrh	r3, [r7, #10]
 8011a40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011a50:	b29b      	uxth	r3, r3
 8011a52:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011a54:	687a      	ldr	r2, [r7, #4]
 8011a56:	683b      	ldr	r3, [r7, #0]
 8011a58:	781b      	ldrb	r3, [r3, #0]
 8011a5a:	009b      	lsls	r3, r3, #2
 8011a5c:	4413      	add	r3, r2
 8011a5e:	881b      	ldrh	r3, [r3, #0]
 8011a60:	b29b      	uxth	r3, r3
 8011a62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011a6a:	813b      	strh	r3, [r7, #8]
 8011a6c:	687a      	ldr	r2, [r7, #4]
 8011a6e:	683b      	ldr	r3, [r7, #0]
 8011a70:	781b      	ldrb	r3, [r3, #0]
 8011a72:	009b      	lsls	r3, r3, #2
 8011a74:	441a      	add	r2, r3
 8011a76:	893b      	ldrh	r3, [r7, #8]
 8011a78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a88:	b29b      	uxth	r3, r3
 8011a8a:	8013      	strh	r3, [r2, #0]
 8011a8c:	e192      	b.n	8011db4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011a8e:	687a      	ldr	r2, [r7, #4]
 8011a90:	683b      	ldr	r3, [r7, #0]
 8011a92:	781b      	ldrb	r3, [r3, #0]
 8011a94:	009b      	lsls	r3, r3, #2
 8011a96:	4413      	add	r3, r2
 8011a98:	881b      	ldrh	r3, [r3, #0]
 8011a9a:	827b      	strh	r3, [r7, #18]
 8011a9c:	8a7b      	ldrh	r3, [r7, #18]
 8011a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d01b      	beq.n	8011ade <USB_DeactivateEndpoint+0xf6>
 8011aa6:	687a      	ldr	r2, [r7, #4]
 8011aa8:	683b      	ldr	r3, [r7, #0]
 8011aaa:	781b      	ldrb	r3, [r3, #0]
 8011aac:	009b      	lsls	r3, r3, #2
 8011aae:	4413      	add	r3, r2
 8011ab0:	881b      	ldrh	r3, [r3, #0]
 8011ab2:	b29b      	uxth	r3, r3
 8011ab4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ab8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011abc:	823b      	strh	r3, [r7, #16]
 8011abe:	687a      	ldr	r2, [r7, #4]
 8011ac0:	683b      	ldr	r3, [r7, #0]
 8011ac2:	781b      	ldrb	r3, [r3, #0]
 8011ac4:	009b      	lsls	r3, r3, #2
 8011ac6:	441a      	add	r2, r3
 8011ac8:	8a3b      	ldrh	r3, [r7, #16]
 8011aca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ace:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ad2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ada:	b29b      	uxth	r3, r3
 8011adc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011ade:	687a      	ldr	r2, [r7, #4]
 8011ae0:	683b      	ldr	r3, [r7, #0]
 8011ae2:	781b      	ldrb	r3, [r3, #0]
 8011ae4:	009b      	lsls	r3, r3, #2
 8011ae6:	4413      	add	r3, r2
 8011ae8:	881b      	ldrh	r3, [r3, #0]
 8011aea:	b29b      	uxth	r3, r3
 8011aec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011af4:	81fb      	strh	r3, [r7, #14]
 8011af6:	687a      	ldr	r2, [r7, #4]
 8011af8:	683b      	ldr	r3, [r7, #0]
 8011afa:	781b      	ldrb	r3, [r3, #0]
 8011afc:	009b      	lsls	r3, r3, #2
 8011afe:	441a      	add	r2, r3
 8011b00:	89fb      	ldrh	r3, [r7, #14]
 8011b02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b12:	b29b      	uxth	r3, r3
 8011b14:	8013      	strh	r3, [r2, #0]
 8011b16:	e14d      	b.n	8011db4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8011b18:	683b      	ldr	r3, [r7, #0]
 8011b1a:	785b      	ldrb	r3, [r3, #1]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	f040 80a5 	bne.w	8011c6c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011b22:	687a      	ldr	r2, [r7, #4]
 8011b24:	683b      	ldr	r3, [r7, #0]
 8011b26:	781b      	ldrb	r3, [r3, #0]
 8011b28:	009b      	lsls	r3, r3, #2
 8011b2a:	4413      	add	r3, r2
 8011b2c:	881b      	ldrh	r3, [r3, #0]
 8011b2e:	843b      	strh	r3, [r7, #32]
 8011b30:	8c3b      	ldrh	r3, [r7, #32]
 8011b32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d01b      	beq.n	8011b72 <USB_DeactivateEndpoint+0x18a>
 8011b3a:	687a      	ldr	r2, [r7, #4]
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	781b      	ldrb	r3, [r3, #0]
 8011b40:	009b      	lsls	r3, r3, #2
 8011b42:	4413      	add	r3, r2
 8011b44:	881b      	ldrh	r3, [r3, #0]
 8011b46:	b29b      	uxth	r3, r3
 8011b48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b50:	83fb      	strh	r3, [r7, #30]
 8011b52:	687a      	ldr	r2, [r7, #4]
 8011b54:	683b      	ldr	r3, [r7, #0]
 8011b56:	781b      	ldrb	r3, [r3, #0]
 8011b58:	009b      	lsls	r3, r3, #2
 8011b5a:	441a      	add	r2, r3
 8011b5c:	8bfb      	ldrh	r3, [r7, #30]
 8011b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b6e:	b29b      	uxth	r3, r3
 8011b70:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011b72:	687a      	ldr	r2, [r7, #4]
 8011b74:	683b      	ldr	r3, [r7, #0]
 8011b76:	781b      	ldrb	r3, [r3, #0]
 8011b78:	009b      	lsls	r3, r3, #2
 8011b7a:	4413      	add	r3, r2
 8011b7c:	881b      	ldrh	r3, [r3, #0]
 8011b7e:	83bb      	strh	r3, [r7, #28]
 8011b80:	8bbb      	ldrh	r3, [r7, #28]
 8011b82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d01b      	beq.n	8011bc2 <USB_DeactivateEndpoint+0x1da>
 8011b8a:	687a      	ldr	r2, [r7, #4]
 8011b8c:	683b      	ldr	r3, [r7, #0]
 8011b8e:	781b      	ldrb	r3, [r3, #0]
 8011b90:	009b      	lsls	r3, r3, #2
 8011b92:	4413      	add	r3, r2
 8011b94:	881b      	ldrh	r3, [r3, #0]
 8011b96:	b29b      	uxth	r3, r3
 8011b98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011b9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ba0:	837b      	strh	r3, [r7, #26]
 8011ba2:	687a      	ldr	r2, [r7, #4]
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	781b      	ldrb	r3, [r3, #0]
 8011ba8:	009b      	lsls	r3, r3, #2
 8011baa:	441a      	add	r2, r3
 8011bac:	8b7b      	ldrh	r3, [r7, #26]
 8011bae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bba:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011bbe:	b29b      	uxth	r3, r3
 8011bc0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8011bc2:	687a      	ldr	r2, [r7, #4]
 8011bc4:	683b      	ldr	r3, [r7, #0]
 8011bc6:	781b      	ldrb	r3, [r3, #0]
 8011bc8:	009b      	lsls	r3, r3, #2
 8011bca:	4413      	add	r3, r2
 8011bcc:	881b      	ldrh	r3, [r3, #0]
 8011bce:	b29b      	uxth	r3, r3
 8011bd0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011bd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011bd8:	833b      	strh	r3, [r7, #24]
 8011bda:	687a      	ldr	r2, [r7, #4]
 8011bdc:	683b      	ldr	r3, [r7, #0]
 8011bde:	781b      	ldrb	r3, [r3, #0]
 8011be0:	009b      	lsls	r3, r3, #2
 8011be2:	441a      	add	r2, r3
 8011be4:	8b3b      	ldrh	r3, [r7, #24]
 8011be6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bf2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011bf6:	b29b      	uxth	r3, r3
 8011bf8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011bfa:	687a      	ldr	r2, [r7, #4]
 8011bfc:	683b      	ldr	r3, [r7, #0]
 8011bfe:	781b      	ldrb	r3, [r3, #0]
 8011c00:	009b      	lsls	r3, r3, #2
 8011c02:	4413      	add	r3, r2
 8011c04:	881b      	ldrh	r3, [r3, #0]
 8011c06:	b29b      	uxth	r3, r3
 8011c08:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011c0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c10:	82fb      	strh	r3, [r7, #22]
 8011c12:	687a      	ldr	r2, [r7, #4]
 8011c14:	683b      	ldr	r3, [r7, #0]
 8011c16:	781b      	ldrb	r3, [r3, #0]
 8011c18:	009b      	lsls	r3, r3, #2
 8011c1a:	441a      	add	r2, r3
 8011c1c:	8afb      	ldrh	r3, [r7, #22]
 8011c1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c2e:	b29b      	uxth	r3, r3
 8011c30:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011c32:	687a      	ldr	r2, [r7, #4]
 8011c34:	683b      	ldr	r3, [r7, #0]
 8011c36:	781b      	ldrb	r3, [r3, #0]
 8011c38:	009b      	lsls	r3, r3, #2
 8011c3a:	4413      	add	r3, r2
 8011c3c:	881b      	ldrh	r3, [r3, #0]
 8011c3e:	b29b      	uxth	r3, r3
 8011c40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c48:	82bb      	strh	r3, [r7, #20]
 8011c4a:	687a      	ldr	r2, [r7, #4]
 8011c4c:	683b      	ldr	r3, [r7, #0]
 8011c4e:	781b      	ldrb	r3, [r3, #0]
 8011c50:	009b      	lsls	r3, r3, #2
 8011c52:	441a      	add	r2, r3
 8011c54:	8abb      	ldrh	r3, [r7, #20]
 8011c56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c66:	b29b      	uxth	r3, r3
 8011c68:	8013      	strh	r3, [r2, #0]
 8011c6a:	e0a3      	b.n	8011db4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011c6c:	687a      	ldr	r2, [r7, #4]
 8011c6e:	683b      	ldr	r3, [r7, #0]
 8011c70:	781b      	ldrb	r3, [r3, #0]
 8011c72:	009b      	lsls	r3, r3, #2
 8011c74:	4413      	add	r3, r2
 8011c76:	881b      	ldrh	r3, [r3, #0]
 8011c78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8011c7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d01b      	beq.n	8011cbc <USB_DeactivateEndpoint+0x2d4>
 8011c84:	687a      	ldr	r2, [r7, #4]
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	781b      	ldrb	r3, [r3, #0]
 8011c8a:	009b      	lsls	r3, r3, #2
 8011c8c:	4413      	add	r3, r2
 8011c8e:	881b      	ldrh	r3, [r3, #0]
 8011c90:	b29b      	uxth	r3, r3
 8011c92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c9a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011c9c:	687a      	ldr	r2, [r7, #4]
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	781b      	ldrb	r3, [r3, #0]
 8011ca2:	009b      	lsls	r3, r3, #2
 8011ca4:	441a      	add	r2, r3
 8011ca6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011ca8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011cb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011cb8:	b29b      	uxth	r3, r3
 8011cba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011cbc:	687a      	ldr	r2, [r7, #4]
 8011cbe:	683b      	ldr	r3, [r7, #0]
 8011cc0:	781b      	ldrb	r3, [r3, #0]
 8011cc2:	009b      	lsls	r3, r3, #2
 8011cc4:	4413      	add	r3, r2
 8011cc6:	881b      	ldrh	r3, [r3, #0]
 8011cc8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8011cca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d01b      	beq.n	8011d0c <USB_DeactivateEndpoint+0x324>
 8011cd4:	687a      	ldr	r2, [r7, #4]
 8011cd6:	683b      	ldr	r3, [r7, #0]
 8011cd8:	781b      	ldrb	r3, [r3, #0]
 8011cda:	009b      	lsls	r3, r3, #2
 8011cdc:	4413      	add	r3, r2
 8011cde:	881b      	ldrh	r3, [r3, #0]
 8011ce0:	b29b      	uxth	r3, r3
 8011ce2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cea:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011cec:	687a      	ldr	r2, [r7, #4]
 8011cee:	683b      	ldr	r3, [r7, #0]
 8011cf0:	781b      	ldrb	r3, [r3, #0]
 8011cf2:	009b      	lsls	r3, r3, #2
 8011cf4:	441a      	add	r2, r3
 8011cf6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011cf8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cfc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d04:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d08:	b29b      	uxth	r3, r3
 8011d0a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8011d0c:	687a      	ldr	r2, [r7, #4]
 8011d0e:	683b      	ldr	r3, [r7, #0]
 8011d10:	781b      	ldrb	r3, [r3, #0]
 8011d12:	009b      	lsls	r3, r3, #2
 8011d14:	4413      	add	r3, r2
 8011d16:	881b      	ldrh	r3, [r3, #0]
 8011d18:	b29b      	uxth	r3, r3
 8011d1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d22:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011d24:	687a      	ldr	r2, [r7, #4]
 8011d26:	683b      	ldr	r3, [r7, #0]
 8011d28:	781b      	ldrb	r3, [r3, #0]
 8011d2a:	009b      	lsls	r3, r3, #2
 8011d2c:	441a      	add	r2, r3
 8011d2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011d30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011d3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d40:	b29b      	uxth	r3, r3
 8011d42:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011d44:	687a      	ldr	r2, [r7, #4]
 8011d46:	683b      	ldr	r3, [r7, #0]
 8011d48:	781b      	ldrb	r3, [r3, #0]
 8011d4a:	009b      	lsls	r3, r3, #2
 8011d4c:	4413      	add	r3, r2
 8011d4e:	881b      	ldrh	r3, [r3, #0]
 8011d50:	b29b      	uxth	r3, r3
 8011d52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d5a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011d5c:	687a      	ldr	r2, [r7, #4]
 8011d5e:	683b      	ldr	r3, [r7, #0]
 8011d60:	781b      	ldrb	r3, [r3, #0]
 8011d62:	009b      	lsls	r3, r3, #2
 8011d64:	441a      	add	r2, r3
 8011d66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011d68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d78:	b29b      	uxth	r3, r3
 8011d7a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8011d7c:	687a      	ldr	r2, [r7, #4]
 8011d7e:	683b      	ldr	r3, [r7, #0]
 8011d80:	781b      	ldrb	r3, [r3, #0]
 8011d82:	009b      	lsls	r3, r3, #2
 8011d84:	4413      	add	r3, r2
 8011d86:	881b      	ldrh	r3, [r3, #0]
 8011d88:	b29b      	uxth	r3, r3
 8011d8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d92:	847b      	strh	r3, [r7, #34]	@ 0x22
 8011d94:	687a      	ldr	r2, [r7, #4]
 8011d96:	683b      	ldr	r3, [r7, #0]
 8011d98:	781b      	ldrb	r3, [r3, #0]
 8011d9a:	009b      	lsls	r3, r3, #2
 8011d9c:	441a      	add	r2, r3
 8011d9e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011da0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011da4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011da8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011db0:	b29b      	uxth	r3, r3
 8011db2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8011db4:	2300      	movs	r3, #0
}
 8011db6:	4618      	mov	r0, r3
 8011db8:	3734      	adds	r7, #52	@ 0x34
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc0:	4770      	bx	lr

08011dc2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011dc2:	b580      	push	{r7, lr}
 8011dc4:	b0ac      	sub	sp, #176	@ 0xb0
 8011dc6:	af00      	add	r7, sp, #0
 8011dc8:	6078      	str	r0, [r7, #4]
 8011dca:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011dcc:	683b      	ldr	r3, [r7, #0]
 8011dce:	785b      	ldrb	r3, [r3, #1]
 8011dd0:	2b01      	cmp	r3, #1
 8011dd2:	f040 84ca 	bne.w	801276a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8011dd6:	683b      	ldr	r3, [r7, #0]
 8011dd8:	699a      	ldr	r2, [r3, #24]
 8011dda:	683b      	ldr	r3, [r7, #0]
 8011ddc:	691b      	ldr	r3, [r3, #16]
 8011dde:	429a      	cmp	r2, r3
 8011de0:	d904      	bls.n	8011dec <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8011de2:	683b      	ldr	r3, [r7, #0]
 8011de4:	691b      	ldr	r3, [r3, #16]
 8011de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011dea:	e003      	b.n	8011df4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8011dec:	683b      	ldr	r3, [r7, #0]
 8011dee:	699b      	ldr	r3, [r3, #24]
 8011df0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	7b1b      	ldrb	r3, [r3, #12]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d122      	bne.n	8011e42 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	6959      	ldr	r1, [r3, #20]
 8011e00:	683b      	ldr	r3, [r7, #0]
 8011e02:	88da      	ldrh	r2, [r3, #6]
 8011e04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e08:	b29b      	uxth	r3, r3
 8011e0a:	6878      	ldr	r0, [r7, #4]
 8011e0c:	f000 febd 	bl	8012b8a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	613b      	str	r3, [r7, #16]
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	461a      	mov	r2, r3
 8011e1e:	693b      	ldr	r3, [r7, #16]
 8011e20:	4413      	add	r3, r2
 8011e22:	613b      	str	r3, [r7, #16]
 8011e24:	683b      	ldr	r3, [r7, #0]
 8011e26:	781b      	ldrb	r3, [r3, #0]
 8011e28:	00da      	lsls	r2, r3, #3
 8011e2a:	693b      	ldr	r3, [r7, #16]
 8011e2c:	4413      	add	r3, r2
 8011e2e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011e32:	60fb      	str	r3, [r7, #12]
 8011e34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e38:	b29a      	uxth	r2, r3
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	801a      	strh	r2, [r3, #0]
 8011e3e:	f000 bc6f 	b.w	8012720 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011e42:	683b      	ldr	r3, [r7, #0]
 8011e44:	78db      	ldrb	r3, [r3, #3]
 8011e46:	2b02      	cmp	r3, #2
 8011e48:	f040 831e 	bne.w	8012488 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8011e4c:	683b      	ldr	r3, [r7, #0]
 8011e4e:	6a1a      	ldr	r2, [r3, #32]
 8011e50:	683b      	ldr	r3, [r7, #0]
 8011e52:	691b      	ldr	r3, [r3, #16]
 8011e54:	429a      	cmp	r2, r3
 8011e56:	f240 82cf 	bls.w	80123f8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8011e5a:	687a      	ldr	r2, [r7, #4]
 8011e5c:	683b      	ldr	r3, [r7, #0]
 8011e5e:	781b      	ldrb	r3, [r3, #0]
 8011e60:	009b      	lsls	r3, r3, #2
 8011e62:	4413      	add	r3, r2
 8011e64:	881b      	ldrh	r3, [r3, #0]
 8011e66:	b29b      	uxth	r3, r3
 8011e68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011e6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e70:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8011e74:	687a      	ldr	r2, [r7, #4]
 8011e76:	683b      	ldr	r3, [r7, #0]
 8011e78:	781b      	ldrb	r3, [r3, #0]
 8011e7a:	009b      	lsls	r3, r3, #2
 8011e7c:	441a      	add	r2, r3
 8011e7e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8011e82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e8a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e92:	b29b      	uxth	r3, r3
 8011e94:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8011e96:	683b      	ldr	r3, [r7, #0]
 8011e98:	6a1a      	ldr	r2, [r3, #32]
 8011e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011e9e:	1ad2      	subs	r2, r2, r3
 8011ea0:	683b      	ldr	r3, [r7, #0]
 8011ea2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8011ea4:	687a      	ldr	r2, [r7, #4]
 8011ea6:	683b      	ldr	r3, [r7, #0]
 8011ea8:	781b      	ldrb	r3, [r3, #0]
 8011eaa:	009b      	lsls	r3, r3, #2
 8011eac:	4413      	add	r3, r2
 8011eae:	881b      	ldrh	r3, [r3, #0]
 8011eb0:	b29b      	uxth	r3, r3
 8011eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	f000 814f 	beq.w	801215a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ec0:	683b      	ldr	r3, [r7, #0]
 8011ec2:	785b      	ldrb	r3, [r3, #1]
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d16b      	bne.n	8011fa0 <USB_EPStartXfer+0x1de>
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011ed2:	b29b      	uxth	r3, r3
 8011ed4:	461a      	mov	r2, r3
 8011ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ed8:	4413      	add	r3, r2
 8011eda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	781b      	ldrb	r3, [r3, #0]
 8011ee0:	00da      	lsls	r2, r3, #3
 8011ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ee4:	4413      	add	r3, r2
 8011ee6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8011eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eee:	881b      	ldrh	r3, [r3, #0]
 8011ef0:	b29b      	uxth	r3, r3
 8011ef2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011ef6:	b29a      	uxth	r2, r3
 8011ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011efa:	801a      	strh	r2, [r3, #0]
 8011efc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d10a      	bne.n	8011f1a <USB_EPStartXfer+0x158>
 8011f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f06:	881b      	ldrh	r3, [r3, #0]
 8011f08:	b29b      	uxth	r3, r3
 8011f0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f12:	b29a      	uxth	r2, r3
 8011f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f16:	801a      	strh	r2, [r3, #0]
 8011f18:	e05b      	b.n	8011fd2 <USB_EPStartXfer+0x210>
 8011f1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011f20:	d81c      	bhi.n	8011f5c <USB_EPStartXfer+0x19a>
 8011f22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f26:	085b      	lsrs	r3, r3, #1
 8011f28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011f2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f30:	f003 0301 	and.w	r3, r3, #1
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d004      	beq.n	8011f42 <USB_EPStartXfer+0x180>
 8011f38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011f3c:	3301      	adds	r3, #1
 8011f3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f44:	881b      	ldrh	r3, [r3, #0]
 8011f46:	b29a      	uxth	r2, r3
 8011f48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011f4c:	b29b      	uxth	r3, r3
 8011f4e:	029b      	lsls	r3, r3, #10
 8011f50:	b29b      	uxth	r3, r3
 8011f52:	4313      	orrs	r3, r2
 8011f54:	b29a      	uxth	r2, r3
 8011f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f58:	801a      	strh	r2, [r3, #0]
 8011f5a:	e03a      	b.n	8011fd2 <USB_EPStartXfer+0x210>
 8011f5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f60:	095b      	lsrs	r3, r3, #5
 8011f62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f6a:	f003 031f 	and.w	r3, r3, #31
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d104      	bne.n	8011f7c <USB_EPStartXfer+0x1ba>
 8011f72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011f76:	3b01      	subs	r3, #1
 8011f78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f7e:	881b      	ldrh	r3, [r3, #0]
 8011f80:	b29a      	uxth	r2, r3
 8011f82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011f86:	b29b      	uxth	r3, r3
 8011f88:	029b      	lsls	r3, r3, #10
 8011f8a:	b29b      	uxth	r3, r3
 8011f8c:	4313      	orrs	r3, r2
 8011f8e:	b29b      	uxth	r3, r3
 8011f90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011f94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011f98:	b29a      	uxth	r2, r3
 8011f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f9c:	801a      	strh	r2, [r3, #0]
 8011f9e:	e018      	b.n	8011fd2 <USB_EPStartXfer+0x210>
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	785b      	ldrb	r3, [r3, #1]
 8011fa4:	2b01      	cmp	r3, #1
 8011fa6:	d114      	bne.n	8011fd2 <USB_EPStartXfer+0x210>
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011fae:	b29b      	uxth	r3, r3
 8011fb0:	461a      	mov	r2, r3
 8011fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fb4:	4413      	add	r3, r2
 8011fb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8011fb8:	683b      	ldr	r3, [r7, #0]
 8011fba:	781b      	ldrb	r3, [r3, #0]
 8011fbc:	00da      	lsls	r2, r3, #3
 8011fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc0:	4413      	add	r3, r2
 8011fc2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011fc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fcc:	b29a      	uxth	r2, r3
 8011fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fd0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011fd2:	683b      	ldr	r3, [r7, #0]
 8011fd4:	895b      	ldrh	r3, [r3, #10]
 8011fd6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	6959      	ldr	r1, [r3, #20]
 8011fde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011fe2:	b29b      	uxth	r3, r3
 8011fe4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011fe8:	6878      	ldr	r0, [r7, #4]
 8011fea:	f000 fdce 	bl	8012b8a <USB_WritePMA>
            ep->xfer_buff += len;
 8011fee:	683b      	ldr	r3, [r7, #0]
 8011ff0:	695a      	ldr	r2, [r3, #20]
 8011ff2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ff6:	441a      	add	r2, r3
 8011ff8:	683b      	ldr	r3, [r7, #0]
 8011ffa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8011ffc:	683b      	ldr	r3, [r7, #0]
 8011ffe:	6a1a      	ldr	r2, [r3, #32]
 8012000:	683b      	ldr	r3, [r7, #0]
 8012002:	691b      	ldr	r3, [r3, #16]
 8012004:	429a      	cmp	r2, r3
 8012006:	d907      	bls.n	8012018 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8012008:	683b      	ldr	r3, [r7, #0]
 801200a:	6a1a      	ldr	r2, [r3, #32]
 801200c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012010:	1ad2      	subs	r2, r2, r3
 8012012:	683b      	ldr	r3, [r7, #0]
 8012014:	621a      	str	r2, [r3, #32]
 8012016:	e006      	b.n	8012026 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8012018:	683b      	ldr	r3, [r7, #0]
 801201a:	6a1b      	ldr	r3, [r3, #32]
 801201c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8012020:	683b      	ldr	r3, [r7, #0]
 8012022:	2200      	movs	r2, #0
 8012024:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8012026:	683b      	ldr	r3, [r7, #0]
 8012028:	785b      	ldrb	r3, [r3, #1]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d16b      	bne.n	8012106 <USB_EPStartXfer+0x344>
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	61bb      	str	r3, [r7, #24]
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012038:	b29b      	uxth	r3, r3
 801203a:	461a      	mov	r2, r3
 801203c:	69bb      	ldr	r3, [r7, #24]
 801203e:	4413      	add	r3, r2
 8012040:	61bb      	str	r3, [r7, #24]
 8012042:	683b      	ldr	r3, [r7, #0]
 8012044:	781b      	ldrb	r3, [r3, #0]
 8012046:	00da      	lsls	r2, r3, #3
 8012048:	69bb      	ldr	r3, [r7, #24]
 801204a:	4413      	add	r3, r2
 801204c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012050:	617b      	str	r3, [r7, #20]
 8012052:	697b      	ldr	r3, [r7, #20]
 8012054:	881b      	ldrh	r3, [r3, #0]
 8012056:	b29b      	uxth	r3, r3
 8012058:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801205c:	b29a      	uxth	r2, r3
 801205e:	697b      	ldr	r3, [r7, #20]
 8012060:	801a      	strh	r2, [r3, #0]
 8012062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012066:	2b00      	cmp	r3, #0
 8012068:	d10a      	bne.n	8012080 <USB_EPStartXfer+0x2be>
 801206a:	697b      	ldr	r3, [r7, #20]
 801206c:	881b      	ldrh	r3, [r3, #0]
 801206e:	b29b      	uxth	r3, r3
 8012070:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012074:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012078:	b29a      	uxth	r2, r3
 801207a:	697b      	ldr	r3, [r7, #20]
 801207c:	801a      	strh	r2, [r3, #0]
 801207e:	e05d      	b.n	801213c <USB_EPStartXfer+0x37a>
 8012080:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012084:	2b3e      	cmp	r3, #62	@ 0x3e
 8012086:	d81c      	bhi.n	80120c2 <USB_EPStartXfer+0x300>
 8012088:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801208c:	085b      	lsrs	r3, r3, #1
 801208e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8012092:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012096:	f003 0301 	and.w	r3, r3, #1
 801209a:	2b00      	cmp	r3, #0
 801209c:	d004      	beq.n	80120a8 <USB_EPStartXfer+0x2e6>
 801209e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80120a2:	3301      	adds	r3, #1
 80120a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80120a8:	697b      	ldr	r3, [r7, #20]
 80120aa:	881b      	ldrh	r3, [r3, #0]
 80120ac:	b29a      	uxth	r2, r3
 80120ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80120b2:	b29b      	uxth	r3, r3
 80120b4:	029b      	lsls	r3, r3, #10
 80120b6:	b29b      	uxth	r3, r3
 80120b8:	4313      	orrs	r3, r2
 80120ba:	b29a      	uxth	r2, r3
 80120bc:	697b      	ldr	r3, [r7, #20]
 80120be:	801a      	strh	r2, [r3, #0]
 80120c0:	e03c      	b.n	801213c <USB_EPStartXfer+0x37a>
 80120c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120c6:	095b      	lsrs	r3, r3, #5
 80120c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80120cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80120d0:	f003 031f 	and.w	r3, r3, #31
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d104      	bne.n	80120e2 <USB_EPStartXfer+0x320>
 80120d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80120dc:	3b01      	subs	r3, #1
 80120de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	881b      	ldrh	r3, [r3, #0]
 80120e6:	b29a      	uxth	r2, r3
 80120e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80120ec:	b29b      	uxth	r3, r3
 80120ee:	029b      	lsls	r3, r3, #10
 80120f0:	b29b      	uxth	r3, r3
 80120f2:	4313      	orrs	r3, r2
 80120f4:	b29b      	uxth	r3, r3
 80120f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80120fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80120fe:	b29a      	uxth	r2, r3
 8012100:	697b      	ldr	r3, [r7, #20]
 8012102:	801a      	strh	r2, [r3, #0]
 8012104:	e01a      	b.n	801213c <USB_EPStartXfer+0x37a>
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	785b      	ldrb	r3, [r3, #1]
 801210a:	2b01      	cmp	r3, #1
 801210c:	d116      	bne.n	801213c <USB_EPStartXfer+0x37a>
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	623b      	str	r3, [r7, #32]
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012118:	b29b      	uxth	r3, r3
 801211a:	461a      	mov	r2, r3
 801211c:	6a3b      	ldr	r3, [r7, #32]
 801211e:	4413      	add	r3, r2
 8012120:	623b      	str	r3, [r7, #32]
 8012122:	683b      	ldr	r3, [r7, #0]
 8012124:	781b      	ldrb	r3, [r3, #0]
 8012126:	00da      	lsls	r2, r3, #3
 8012128:	6a3b      	ldr	r3, [r7, #32]
 801212a:	4413      	add	r3, r2
 801212c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012130:	61fb      	str	r3, [r7, #28]
 8012132:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012136:	b29a      	uxth	r2, r3
 8012138:	69fb      	ldr	r3, [r7, #28]
 801213a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801213c:	683b      	ldr	r3, [r7, #0]
 801213e:	891b      	ldrh	r3, [r3, #8]
 8012140:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	6959      	ldr	r1, [r3, #20]
 8012148:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801214c:	b29b      	uxth	r3, r3
 801214e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012152:	6878      	ldr	r0, [r7, #4]
 8012154:	f000 fd19 	bl	8012b8a <USB_WritePMA>
 8012158:	e2e2      	b.n	8012720 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801215a:	683b      	ldr	r3, [r7, #0]
 801215c:	785b      	ldrb	r3, [r3, #1]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d16b      	bne.n	801223a <USB_EPStartXfer+0x478>
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801216c:	b29b      	uxth	r3, r3
 801216e:	461a      	mov	r2, r3
 8012170:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012172:	4413      	add	r3, r2
 8012174:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012176:	683b      	ldr	r3, [r7, #0]
 8012178:	781b      	ldrb	r3, [r3, #0]
 801217a:	00da      	lsls	r2, r3, #3
 801217c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801217e:	4413      	add	r3, r2
 8012180:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012184:	647b      	str	r3, [r7, #68]	@ 0x44
 8012186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012188:	881b      	ldrh	r3, [r3, #0]
 801218a:	b29b      	uxth	r3, r3
 801218c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012190:	b29a      	uxth	r2, r3
 8012192:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012194:	801a      	strh	r2, [r3, #0]
 8012196:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801219a:	2b00      	cmp	r3, #0
 801219c:	d10a      	bne.n	80121b4 <USB_EPStartXfer+0x3f2>
 801219e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80121a0:	881b      	ldrh	r3, [r3, #0]
 80121a2:	b29b      	uxth	r3, r3
 80121a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80121a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80121ac:	b29a      	uxth	r2, r3
 80121ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80121b0:	801a      	strh	r2, [r3, #0]
 80121b2:	e05d      	b.n	8012270 <USB_EPStartXfer+0x4ae>
 80121b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80121ba:	d81c      	bhi.n	80121f6 <USB_EPStartXfer+0x434>
 80121bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121c0:	085b      	lsrs	r3, r3, #1
 80121c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80121c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121ca:	f003 0301 	and.w	r3, r3, #1
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d004      	beq.n	80121dc <USB_EPStartXfer+0x41a>
 80121d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80121d6:	3301      	adds	r3, #1
 80121d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80121dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80121de:	881b      	ldrh	r3, [r3, #0]
 80121e0:	b29a      	uxth	r2, r3
 80121e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80121e6:	b29b      	uxth	r3, r3
 80121e8:	029b      	lsls	r3, r3, #10
 80121ea:	b29b      	uxth	r3, r3
 80121ec:	4313      	orrs	r3, r2
 80121ee:	b29a      	uxth	r2, r3
 80121f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80121f2:	801a      	strh	r2, [r3, #0]
 80121f4:	e03c      	b.n	8012270 <USB_EPStartXfer+0x4ae>
 80121f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80121fa:	095b      	lsrs	r3, r3, #5
 80121fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012204:	f003 031f 	and.w	r3, r3, #31
 8012208:	2b00      	cmp	r3, #0
 801220a:	d104      	bne.n	8012216 <USB_EPStartXfer+0x454>
 801220c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012210:	3b01      	subs	r3, #1
 8012212:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012218:	881b      	ldrh	r3, [r3, #0]
 801221a:	b29a      	uxth	r2, r3
 801221c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012220:	b29b      	uxth	r3, r3
 8012222:	029b      	lsls	r3, r3, #10
 8012224:	b29b      	uxth	r3, r3
 8012226:	4313      	orrs	r3, r2
 8012228:	b29b      	uxth	r3, r3
 801222a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801222e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012232:	b29a      	uxth	r2, r3
 8012234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012236:	801a      	strh	r2, [r3, #0]
 8012238:	e01a      	b.n	8012270 <USB_EPStartXfer+0x4ae>
 801223a:	683b      	ldr	r3, [r7, #0]
 801223c:	785b      	ldrb	r3, [r3, #1]
 801223e:	2b01      	cmp	r3, #1
 8012240:	d116      	bne.n	8012270 <USB_EPStartXfer+0x4ae>
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	653b      	str	r3, [r7, #80]	@ 0x50
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801224c:	b29b      	uxth	r3, r3
 801224e:	461a      	mov	r2, r3
 8012250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012252:	4413      	add	r3, r2
 8012254:	653b      	str	r3, [r7, #80]	@ 0x50
 8012256:	683b      	ldr	r3, [r7, #0]
 8012258:	781b      	ldrb	r3, [r3, #0]
 801225a:	00da      	lsls	r2, r3, #3
 801225c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801225e:	4413      	add	r3, r2
 8012260:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8012264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801226a:	b29a      	uxth	r2, r3
 801226c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801226e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8012270:	683b      	ldr	r3, [r7, #0]
 8012272:	891b      	ldrh	r3, [r3, #8]
 8012274:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012278:	683b      	ldr	r3, [r7, #0]
 801227a:	6959      	ldr	r1, [r3, #20]
 801227c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012280:	b29b      	uxth	r3, r3
 8012282:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012286:	6878      	ldr	r0, [r7, #4]
 8012288:	f000 fc7f 	bl	8012b8a <USB_WritePMA>
            ep->xfer_buff += len;
 801228c:	683b      	ldr	r3, [r7, #0]
 801228e:	695a      	ldr	r2, [r3, #20]
 8012290:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012294:	441a      	add	r2, r3
 8012296:	683b      	ldr	r3, [r7, #0]
 8012298:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	6a1a      	ldr	r2, [r3, #32]
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	691b      	ldr	r3, [r3, #16]
 80122a2:	429a      	cmp	r2, r3
 80122a4:	d907      	bls.n	80122b6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80122a6:	683b      	ldr	r3, [r7, #0]
 80122a8:	6a1a      	ldr	r2, [r3, #32]
 80122aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80122ae:	1ad2      	subs	r2, r2, r3
 80122b0:	683b      	ldr	r3, [r7, #0]
 80122b2:	621a      	str	r2, [r3, #32]
 80122b4:	e006      	b.n	80122c4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80122b6:	683b      	ldr	r3, [r7, #0]
 80122b8:	6a1b      	ldr	r3, [r3, #32]
 80122ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80122be:	683b      	ldr	r3, [r7, #0]
 80122c0:	2200      	movs	r2, #0
 80122c2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80122c8:	683b      	ldr	r3, [r7, #0]
 80122ca:	785b      	ldrb	r3, [r3, #1]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d16b      	bne.n	80123a8 <USB_EPStartXfer+0x5e6>
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80122da:	b29b      	uxth	r3, r3
 80122dc:	461a      	mov	r2, r3
 80122de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122e0:	4413      	add	r3, r2
 80122e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80122e4:	683b      	ldr	r3, [r7, #0]
 80122e6:	781b      	ldrb	r3, [r3, #0]
 80122e8:	00da      	lsls	r2, r3, #3
 80122ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80122ec:	4413      	add	r3, r2
 80122ee:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80122f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80122f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80122f6:	881b      	ldrh	r3, [r3, #0]
 80122f8:	b29b      	uxth	r3, r3
 80122fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80122fe:	b29a      	uxth	r2, r3
 8012300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012302:	801a      	strh	r2, [r3, #0]
 8012304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012308:	2b00      	cmp	r3, #0
 801230a:	d10a      	bne.n	8012322 <USB_EPStartXfer+0x560>
 801230c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801230e:	881b      	ldrh	r3, [r3, #0]
 8012310:	b29b      	uxth	r3, r3
 8012312:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012316:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801231a:	b29a      	uxth	r2, r3
 801231c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801231e:	801a      	strh	r2, [r3, #0]
 8012320:	e05b      	b.n	80123da <USB_EPStartXfer+0x618>
 8012322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012326:	2b3e      	cmp	r3, #62	@ 0x3e
 8012328:	d81c      	bhi.n	8012364 <USB_EPStartXfer+0x5a2>
 801232a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801232e:	085b      	lsrs	r3, r3, #1
 8012330:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012334:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012338:	f003 0301 	and.w	r3, r3, #1
 801233c:	2b00      	cmp	r3, #0
 801233e:	d004      	beq.n	801234a <USB_EPStartXfer+0x588>
 8012340:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012344:	3301      	adds	r3, #1
 8012346:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801234a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801234c:	881b      	ldrh	r3, [r3, #0]
 801234e:	b29a      	uxth	r2, r3
 8012350:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012354:	b29b      	uxth	r3, r3
 8012356:	029b      	lsls	r3, r3, #10
 8012358:	b29b      	uxth	r3, r3
 801235a:	4313      	orrs	r3, r2
 801235c:	b29a      	uxth	r2, r3
 801235e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012360:	801a      	strh	r2, [r3, #0]
 8012362:	e03a      	b.n	80123da <USB_EPStartXfer+0x618>
 8012364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012368:	095b      	lsrs	r3, r3, #5
 801236a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801236e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012372:	f003 031f 	and.w	r3, r3, #31
 8012376:	2b00      	cmp	r3, #0
 8012378:	d104      	bne.n	8012384 <USB_EPStartXfer+0x5c2>
 801237a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801237e:	3b01      	subs	r3, #1
 8012380:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012386:	881b      	ldrh	r3, [r3, #0]
 8012388:	b29a      	uxth	r2, r3
 801238a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801238e:	b29b      	uxth	r3, r3
 8012390:	029b      	lsls	r3, r3, #10
 8012392:	b29b      	uxth	r3, r3
 8012394:	4313      	orrs	r3, r2
 8012396:	b29b      	uxth	r3, r3
 8012398:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801239c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80123a0:	b29a      	uxth	r2, r3
 80123a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123a4:	801a      	strh	r2, [r3, #0]
 80123a6:	e018      	b.n	80123da <USB_EPStartXfer+0x618>
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	785b      	ldrb	r3, [r3, #1]
 80123ac:	2b01      	cmp	r3, #1
 80123ae:	d114      	bne.n	80123da <USB_EPStartXfer+0x618>
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80123b6:	b29b      	uxth	r3, r3
 80123b8:	461a      	mov	r2, r3
 80123ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80123bc:	4413      	add	r3, r2
 80123be:	643b      	str	r3, [r7, #64]	@ 0x40
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	781b      	ldrb	r3, [r3, #0]
 80123c4:	00da      	lsls	r2, r3, #3
 80123c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80123c8:	4413      	add	r3, r2
 80123ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80123ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80123d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123d4:	b29a      	uxth	r2, r3
 80123d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80123d8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80123da:	683b      	ldr	r3, [r7, #0]
 80123dc:	895b      	ldrh	r3, [r3, #10]
 80123de:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80123e2:	683b      	ldr	r3, [r7, #0]
 80123e4:	6959      	ldr	r1, [r3, #20]
 80123e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123ea:	b29b      	uxth	r3, r3
 80123ec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80123f0:	6878      	ldr	r0, [r7, #4]
 80123f2:	f000 fbca 	bl	8012b8a <USB_WritePMA>
 80123f6:	e193      	b.n	8012720 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80123f8:	683b      	ldr	r3, [r7, #0]
 80123fa:	6a1b      	ldr	r3, [r3, #32]
 80123fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8012400:	687a      	ldr	r2, [r7, #4]
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	781b      	ldrb	r3, [r3, #0]
 8012406:	009b      	lsls	r3, r3, #2
 8012408:	4413      	add	r3, r2
 801240a:	881b      	ldrh	r3, [r3, #0]
 801240c:	b29b      	uxth	r3, r3
 801240e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8012412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012416:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801241a:	687a      	ldr	r2, [r7, #4]
 801241c:	683b      	ldr	r3, [r7, #0]
 801241e:	781b      	ldrb	r3, [r3, #0]
 8012420:	009b      	lsls	r3, r3, #2
 8012422:	441a      	add	r2, r3
 8012424:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8012428:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801242c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012430:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012438:	b29b      	uxth	r3, r3
 801243a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801243c:	687b      	ldr	r3, [r7, #4]
 801243e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8012446:	b29b      	uxth	r3, r3
 8012448:	461a      	mov	r2, r3
 801244a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801244c:	4413      	add	r3, r2
 801244e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012450:	683b      	ldr	r3, [r7, #0]
 8012452:	781b      	ldrb	r3, [r3, #0]
 8012454:	00da      	lsls	r2, r3, #3
 8012456:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012458:	4413      	add	r3, r2
 801245a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801245e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012464:	b29a      	uxth	r2, r3
 8012466:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012468:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801246a:	683b      	ldr	r3, [r7, #0]
 801246c:	891b      	ldrh	r3, [r3, #8]
 801246e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8012472:	683b      	ldr	r3, [r7, #0]
 8012474:	6959      	ldr	r1, [r3, #20]
 8012476:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801247a:	b29b      	uxth	r3, r3
 801247c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8012480:	6878      	ldr	r0, [r7, #4]
 8012482:	f000 fb82 	bl	8012b8a <USB_WritePMA>
 8012486:	e14b      	b.n	8012720 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8012488:	683b      	ldr	r3, [r7, #0]
 801248a:	6a1a      	ldr	r2, [r3, #32]
 801248c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012490:	1ad2      	subs	r2, r2, r3
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8012496:	687a      	ldr	r2, [r7, #4]
 8012498:	683b      	ldr	r3, [r7, #0]
 801249a:	781b      	ldrb	r3, [r3, #0]
 801249c:	009b      	lsls	r3, r3, #2
 801249e:	4413      	add	r3, r2
 80124a0:	881b      	ldrh	r3, [r3, #0]
 80124a2:	b29b      	uxth	r3, r3
 80124a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	f000 809a 	beq.w	80125e2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80124b2:	683b      	ldr	r3, [r7, #0]
 80124b4:	785b      	ldrb	r3, [r3, #1]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d16b      	bne.n	8012592 <USB_EPStartXfer+0x7d0>
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80124c4:	b29b      	uxth	r3, r3
 80124c6:	461a      	mov	r2, r3
 80124c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80124ca:	4413      	add	r3, r2
 80124cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80124ce:	683b      	ldr	r3, [r7, #0]
 80124d0:	781b      	ldrb	r3, [r3, #0]
 80124d2:	00da      	lsls	r2, r3, #3
 80124d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80124d6:	4413      	add	r3, r2
 80124d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80124dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80124de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80124e0:	881b      	ldrh	r3, [r3, #0]
 80124e2:	b29b      	uxth	r3, r3
 80124e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80124e8:	b29a      	uxth	r2, r3
 80124ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80124ec:	801a      	strh	r2, [r3, #0]
 80124ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80124f2:	2b00      	cmp	r3, #0
 80124f4:	d10a      	bne.n	801250c <USB_EPStartXfer+0x74a>
 80124f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80124f8:	881b      	ldrh	r3, [r3, #0]
 80124fa:	b29b      	uxth	r3, r3
 80124fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012504:	b29a      	uxth	r2, r3
 8012506:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012508:	801a      	strh	r2, [r3, #0]
 801250a:	e05b      	b.n	80125c4 <USB_EPStartXfer+0x802>
 801250c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012510:	2b3e      	cmp	r3, #62	@ 0x3e
 8012512:	d81c      	bhi.n	801254e <USB_EPStartXfer+0x78c>
 8012514:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012518:	085b      	lsrs	r3, r3, #1
 801251a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801251e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012522:	f003 0301 	and.w	r3, r3, #1
 8012526:	2b00      	cmp	r3, #0
 8012528:	d004      	beq.n	8012534 <USB_EPStartXfer+0x772>
 801252a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801252e:	3301      	adds	r3, #1
 8012530:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012534:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012536:	881b      	ldrh	r3, [r3, #0]
 8012538:	b29a      	uxth	r2, r3
 801253a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801253e:	b29b      	uxth	r3, r3
 8012540:	029b      	lsls	r3, r3, #10
 8012542:	b29b      	uxth	r3, r3
 8012544:	4313      	orrs	r3, r2
 8012546:	b29a      	uxth	r2, r3
 8012548:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801254a:	801a      	strh	r2, [r3, #0]
 801254c:	e03a      	b.n	80125c4 <USB_EPStartXfer+0x802>
 801254e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012552:	095b      	lsrs	r3, r3, #5
 8012554:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801255c:	f003 031f 	and.w	r3, r3, #31
 8012560:	2b00      	cmp	r3, #0
 8012562:	d104      	bne.n	801256e <USB_EPStartXfer+0x7ac>
 8012564:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012568:	3b01      	subs	r3, #1
 801256a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801256e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012570:	881b      	ldrh	r3, [r3, #0]
 8012572:	b29a      	uxth	r2, r3
 8012574:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012578:	b29b      	uxth	r3, r3
 801257a:	029b      	lsls	r3, r3, #10
 801257c:	b29b      	uxth	r3, r3
 801257e:	4313      	orrs	r3, r2
 8012580:	b29b      	uxth	r3, r3
 8012582:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012586:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801258a:	b29a      	uxth	r2, r3
 801258c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801258e:	801a      	strh	r2, [r3, #0]
 8012590:	e018      	b.n	80125c4 <USB_EPStartXfer+0x802>
 8012592:	683b      	ldr	r3, [r7, #0]
 8012594:	785b      	ldrb	r3, [r3, #1]
 8012596:	2b01      	cmp	r3, #1
 8012598:	d114      	bne.n	80125c4 <USB_EPStartXfer+0x802>
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80125a0:	b29b      	uxth	r3, r3
 80125a2:	461a      	mov	r2, r3
 80125a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80125a6:	4413      	add	r3, r2
 80125a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80125aa:	683b      	ldr	r3, [r7, #0]
 80125ac:	781b      	ldrb	r3, [r3, #0]
 80125ae:	00da      	lsls	r2, r3, #3
 80125b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80125b2:	4413      	add	r3, r2
 80125b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80125b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80125ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125be:	b29a      	uxth	r2, r3
 80125c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80125c2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80125c4:	683b      	ldr	r3, [r7, #0]
 80125c6:	895b      	ldrh	r3, [r3, #10]
 80125c8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80125cc:	683b      	ldr	r3, [r7, #0]
 80125ce:	6959      	ldr	r1, [r3, #20]
 80125d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125d4:	b29b      	uxth	r3, r3
 80125d6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80125da:	6878      	ldr	r0, [r7, #4]
 80125dc:	f000 fad5 	bl	8012b8a <USB_WritePMA>
 80125e0:	e09e      	b.n	8012720 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80125e2:	683b      	ldr	r3, [r7, #0]
 80125e4:	785b      	ldrb	r3, [r3, #1]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d16b      	bne.n	80126c2 <USB_EPStartXfer+0x900>
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80125f4:	b29b      	uxth	r3, r3
 80125f6:	461a      	mov	r2, r3
 80125f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80125fa:	4413      	add	r3, r2
 80125fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80125fe:	683b      	ldr	r3, [r7, #0]
 8012600:	781b      	ldrb	r3, [r3, #0]
 8012602:	00da      	lsls	r2, r3, #3
 8012604:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012606:	4413      	add	r3, r2
 8012608:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801260c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801260e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012610:	881b      	ldrh	r3, [r3, #0]
 8012612:	b29b      	uxth	r3, r3
 8012614:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8012618:	b29a      	uxth	r2, r3
 801261a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801261c:	801a      	strh	r2, [r3, #0]
 801261e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012622:	2b00      	cmp	r3, #0
 8012624:	d10a      	bne.n	801263c <USB_EPStartXfer+0x87a>
 8012626:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012628:	881b      	ldrh	r3, [r3, #0]
 801262a:	b29b      	uxth	r3, r3
 801262c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012630:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012634:	b29a      	uxth	r2, r3
 8012636:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012638:	801a      	strh	r2, [r3, #0]
 801263a:	e063      	b.n	8012704 <USB_EPStartXfer+0x942>
 801263c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012640:	2b3e      	cmp	r3, #62	@ 0x3e
 8012642:	d81c      	bhi.n	801267e <USB_EPStartXfer+0x8bc>
 8012644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012648:	085b      	lsrs	r3, r3, #1
 801264a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801264e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012652:	f003 0301 	and.w	r3, r3, #1
 8012656:	2b00      	cmp	r3, #0
 8012658:	d004      	beq.n	8012664 <USB_EPStartXfer+0x8a2>
 801265a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801265e:	3301      	adds	r3, #1
 8012660:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012664:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012666:	881b      	ldrh	r3, [r3, #0]
 8012668:	b29a      	uxth	r2, r3
 801266a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801266e:	b29b      	uxth	r3, r3
 8012670:	029b      	lsls	r3, r3, #10
 8012672:	b29b      	uxth	r3, r3
 8012674:	4313      	orrs	r3, r2
 8012676:	b29a      	uxth	r2, r3
 8012678:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801267a:	801a      	strh	r2, [r3, #0]
 801267c:	e042      	b.n	8012704 <USB_EPStartXfer+0x942>
 801267e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012682:	095b      	lsrs	r3, r3, #5
 8012684:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801268c:	f003 031f 	and.w	r3, r3, #31
 8012690:	2b00      	cmp	r3, #0
 8012692:	d104      	bne.n	801269e <USB_EPStartXfer+0x8dc>
 8012694:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012698:	3b01      	subs	r3, #1
 801269a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801269e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80126a0:	881b      	ldrh	r3, [r3, #0]
 80126a2:	b29a      	uxth	r2, r3
 80126a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80126a8:	b29b      	uxth	r3, r3
 80126aa:	029b      	lsls	r3, r3, #10
 80126ac:	b29b      	uxth	r3, r3
 80126ae:	4313      	orrs	r3, r2
 80126b0:	b29b      	uxth	r3, r3
 80126b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80126b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80126ba:	b29a      	uxth	r2, r3
 80126bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80126be:	801a      	strh	r2, [r3, #0]
 80126c0:	e020      	b.n	8012704 <USB_EPStartXfer+0x942>
 80126c2:	683b      	ldr	r3, [r7, #0]
 80126c4:	785b      	ldrb	r3, [r3, #1]
 80126c6:	2b01      	cmp	r3, #1
 80126c8:	d11c      	bne.n	8012704 <USB_EPStartXfer+0x942>
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80126d6:	b29b      	uxth	r3, r3
 80126d8:	461a      	mov	r2, r3
 80126da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80126de:	4413      	add	r3, r2
 80126e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80126e4:	683b      	ldr	r3, [r7, #0]
 80126e6:	781b      	ldrb	r3, [r3, #0]
 80126e8:	00da      	lsls	r2, r3, #3
 80126ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80126ee:	4413      	add	r3, r2
 80126f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80126f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80126f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80126fc:	b29a      	uxth	r2, r3
 80126fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012702:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8012704:	683b      	ldr	r3, [r7, #0]
 8012706:	891b      	ldrh	r3, [r3, #8]
 8012708:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801270c:	683b      	ldr	r3, [r7, #0]
 801270e:	6959      	ldr	r1, [r3, #20]
 8012710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012714:	b29b      	uxth	r3, r3
 8012716:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801271a:	6878      	ldr	r0, [r7, #4]
 801271c:	f000 fa35 	bl	8012b8a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8012720:	687a      	ldr	r2, [r7, #4]
 8012722:	683b      	ldr	r3, [r7, #0]
 8012724:	781b      	ldrb	r3, [r3, #0]
 8012726:	009b      	lsls	r3, r3, #2
 8012728:	4413      	add	r3, r2
 801272a:	881b      	ldrh	r3, [r3, #0]
 801272c:	b29b      	uxth	r3, r3
 801272e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012732:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012736:	817b      	strh	r3, [r7, #10]
 8012738:	897b      	ldrh	r3, [r7, #10]
 801273a:	f083 0310 	eor.w	r3, r3, #16
 801273e:	817b      	strh	r3, [r7, #10]
 8012740:	897b      	ldrh	r3, [r7, #10]
 8012742:	f083 0320 	eor.w	r3, r3, #32
 8012746:	817b      	strh	r3, [r7, #10]
 8012748:	687a      	ldr	r2, [r7, #4]
 801274a:	683b      	ldr	r3, [r7, #0]
 801274c:	781b      	ldrb	r3, [r3, #0]
 801274e:	009b      	lsls	r3, r3, #2
 8012750:	441a      	add	r2, r3
 8012752:	897b      	ldrh	r3, [r7, #10]
 8012754:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012758:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801275c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012760:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012764:	b29b      	uxth	r3, r3
 8012766:	8013      	strh	r3, [r2, #0]
 8012768:	e0d5      	b.n	8012916 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801276a:	683b      	ldr	r3, [r7, #0]
 801276c:	7b1b      	ldrb	r3, [r3, #12]
 801276e:	2b00      	cmp	r3, #0
 8012770:	d156      	bne.n	8012820 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8012772:	683b      	ldr	r3, [r7, #0]
 8012774:	699b      	ldr	r3, [r3, #24]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d122      	bne.n	80127c0 <USB_EPStartXfer+0x9fe>
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	78db      	ldrb	r3, [r3, #3]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d11e      	bne.n	80127c0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8012782:	687a      	ldr	r2, [r7, #4]
 8012784:	683b      	ldr	r3, [r7, #0]
 8012786:	781b      	ldrb	r3, [r3, #0]
 8012788:	009b      	lsls	r3, r3, #2
 801278a:	4413      	add	r3, r2
 801278c:	881b      	ldrh	r3, [r3, #0]
 801278e:	b29b      	uxth	r3, r3
 8012790:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012794:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012798:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 801279c:	687a      	ldr	r2, [r7, #4]
 801279e:	683b      	ldr	r3, [r7, #0]
 80127a0:	781b      	ldrb	r3, [r3, #0]
 80127a2:	009b      	lsls	r3, r3, #2
 80127a4:	441a      	add	r2, r3
 80127a6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80127aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80127ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80127b2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80127b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80127ba:	b29b      	uxth	r3, r3
 80127bc:	8013      	strh	r3, [r2, #0]
 80127be:	e01d      	b.n	80127fc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 80127c0:	687a      	ldr	r2, [r7, #4]
 80127c2:	683b      	ldr	r3, [r7, #0]
 80127c4:	781b      	ldrb	r3, [r3, #0]
 80127c6:	009b      	lsls	r3, r3, #2
 80127c8:	4413      	add	r3, r2
 80127ca:	881b      	ldrh	r3, [r3, #0]
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80127d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80127d6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 80127da:	687a      	ldr	r2, [r7, #4]
 80127dc:	683b      	ldr	r3, [r7, #0]
 80127de:	781b      	ldrb	r3, [r3, #0]
 80127e0:	009b      	lsls	r3, r3, #2
 80127e2:	441a      	add	r2, r3
 80127e4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80127e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80127ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80127f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80127f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80127f8:	b29b      	uxth	r3, r3
 80127fa:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	699a      	ldr	r2, [r3, #24]
 8012800:	683b      	ldr	r3, [r7, #0]
 8012802:	691b      	ldr	r3, [r3, #16]
 8012804:	429a      	cmp	r2, r3
 8012806:	d907      	bls.n	8012818 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8012808:	683b      	ldr	r3, [r7, #0]
 801280a:	699a      	ldr	r2, [r3, #24]
 801280c:	683b      	ldr	r3, [r7, #0]
 801280e:	691b      	ldr	r3, [r3, #16]
 8012810:	1ad2      	subs	r2, r2, r3
 8012812:	683b      	ldr	r3, [r7, #0]
 8012814:	619a      	str	r2, [r3, #24]
 8012816:	e054      	b.n	80128c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8012818:	683b      	ldr	r3, [r7, #0]
 801281a:	2200      	movs	r2, #0
 801281c:	619a      	str	r2, [r3, #24]
 801281e:	e050      	b.n	80128c2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8012820:	683b      	ldr	r3, [r7, #0]
 8012822:	78db      	ldrb	r3, [r3, #3]
 8012824:	2b02      	cmp	r3, #2
 8012826:	d142      	bne.n	80128ae <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8012828:	683b      	ldr	r3, [r7, #0]
 801282a:	69db      	ldr	r3, [r3, #28]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d048      	beq.n	80128c2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8012830:	687a      	ldr	r2, [r7, #4]
 8012832:	683b      	ldr	r3, [r7, #0]
 8012834:	781b      	ldrb	r3, [r3, #0]
 8012836:	009b      	lsls	r3, r3, #2
 8012838:	4413      	add	r3, r2
 801283a:	881b      	ldrh	r3, [r3, #0]
 801283c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012840:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012848:	2b00      	cmp	r3, #0
 801284a:	d005      	beq.n	8012858 <USB_EPStartXfer+0xa96>
 801284c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012854:	2b00      	cmp	r3, #0
 8012856:	d10b      	bne.n	8012870 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012858:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 801285c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8012860:	2b00      	cmp	r3, #0
 8012862:	d12e      	bne.n	80128c2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8012864:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8012868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801286c:	2b00      	cmp	r3, #0
 801286e:	d128      	bne.n	80128c2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8012870:	687a      	ldr	r2, [r7, #4]
 8012872:	683b      	ldr	r3, [r7, #0]
 8012874:	781b      	ldrb	r3, [r3, #0]
 8012876:	009b      	lsls	r3, r3, #2
 8012878:	4413      	add	r3, r2
 801287a:	881b      	ldrh	r3, [r3, #0]
 801287c:	b29b      	uxth	r3, r3
 801287e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012886:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 801288a:	687a      	ldr	r2, [r7, #4]
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	781b      	ldrb	r3, [r3, #0]
 8012890:	009b      	lsls	r3, r3, #2
 8012892:	441a      	add	r2, r3
 8012894:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8012898:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801289c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80128a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80128a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80128a8:	b29b      	uxth	r3, r3
 80128aa:	8013      	strh	r3, [r2, #0]
 80128ac:	e009      	b.n	80128c2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80128ae:	683b      	ldr	r3, [r7, #0]
 80128b0:	78db      	ldrb	r3, [r3, #3]
 80128b2:	2b01      	cmp	r3, #1
 80128b4:	d103      	bne.n	80128be <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 80128b6:	683b      	ldr	r3, [r7, #0]
 80128b8:	2200      	movs	r2, #0
 80128ba:	619a      	str	r2, [r3, #24]
 80128bc:	e001      	b.n	80128c2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 80128be:	2301      	movs	r3, #1
 80128c0:	e02a      	b.n	8012918 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80128c2:	687a      	ldr	r2, [r7, #4]
 80128c4:	683b      	ldr	r3, [r7, #0]
 80128c6:	781b      	ldrb	r3, [r3, #0]
 80128c8:	009b      	lsls	r3, r3, #2
 80128ca:	4413      	add	r3, r2
 80128cc:	881b      	ldrh	r3, [r3, #0]
 80128ce:	b29b      	uxth	r3, r3
 80128d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80128d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80128d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80128dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80128e0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80128e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80128e8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80128ec:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80128f0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80128f4:	687a      	ldr	r2, [r7, #4]
 80128f6:	683b      	ldr	r3, [r7, #0]
 80128f8:	781b      	ldrb	r3, [r3, #0]
 80128fa:	009b      	lsls	r3, r3, #2
 80128fc:	441a      	add	r2, r3
 80128fe:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8012902:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012906:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801290a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801290e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012912:	b29b      	uxth	r3, r3
 8012914:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012916:	2300      	movs	r3, #0
}
 8012918:	4618      	mov	r0, r3
 801291a:	37b0      	adds	r7, #176	@ 0xb0
 801291c:	46bd      	mov	sp, r7
 801291e:	bd80      	pop	{r7, pc}

08012920 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8012920:	b480      	push	{r7}
 8012922:	b085      	sub	sp, #20
 8012924:	af00      	add	r7, sp, #0
 8012926:	6078      	str	r0, [r7, #4]
 8012928:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801292a:	683b      	ldr	r3, [r7, #0]
 801292c:	785b      	ldrb	r3, [r3, #1]
 801292e:	2b00      	cmp	r3, #0
 8012930:	d020      	beq.n	8012974 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8012932:	687a      	ldr	r2, [r7, #4]
 8012934:	683b      	ldr	r3, [r7, #0]
 8012936:	781b      	ldrb	r3, [r3, #0]
 8012938:	009b      	lsls	r3, r3, #2
 801293a:	4413      	add	r3, r2
 801293c:	881b      	ldrh	r3, [r3, #0]
 801293e:	b29b      	uxth	r3, r3
 8012940:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012948:	81bb      	strh	r3, [r7, #12]
 801294a:	89bb      	ldrh	r3, [r7, #12]
 801294c:	f083 0310 	eor.w	r3, r3, #16
 8012950:	81bb      	strh	r3, [r7, #12]
 8012952:	687a      	ldr	r2, [r7, #4]
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	781b      	ldrb	r3, [r3, #0]
 8012958:	009b      	lsls	r3, r3, #2
 801295a:	441a      	add	r2, r3
 801295c:	89bb      	ldrh	r3, [r7, #12]
 801295e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012962:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012966:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801296a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801296e:	b29b      	uxth	r3, r3
 8012970:	8013      	strh	r3, [r2, #0]
 8012972:	e01f      	b.n	80129b4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8012974:	687a      	ldr	r2, [r7, #4]
 8012976:	683b      	ldr	r3, [r7, #0]
 8012978:	781b      	ldrb	r3, [r3, #0]
 801297a:	009b      	lsls	r3, r3, #2
 801297c:	4413      	add	r3, r2
 801297e:	881b      	ldrh	r3, [r3, #0]
 8012980:	b29b      	uxth	r3, r3
 8012982:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801298a:	81fb      	strh	r3, [r7, #14]
 801298c:	89fb      	ldrh	r3, [r7, #14]
 801298e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012992:	81fb      	strh	r3, [r7, #14]
 8012994:	687a      	ldr	r2, [r7, #4]
 8012996:	683b      	ldr	r3, [r7, #0]
 8012998:	781b      	ldrb	r3, [r3, #0]
 801299a:	009b      	lsls	r3, r3, #2
 801299c:	441a      	add	r2, r3
 801299e:	89fb      	ldrh	r3, [r7, #14]
 80129a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80129a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80129a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80129ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80129b0:	b29b      	uxth	r3, r3
 80129b2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80129b4:	2300      	movs	r3, #0
}
 80129b6:	4618      	mov	r0, r3
 80129b8:	3714      	adds	r7, #20
 80129ba:	46bd      	mov	sp, r7
 80129bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c0:	4770      	bx	lr

080129c2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80129c2:	b480      	push	{r7}
 80129c4:	b087      	sub	sp, #28
 80129c6:	af00      	add	r7, sp, #0
 80129c8:	6078      	str	r0, [r7, #4]
 80129ca:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80129cc:	683b      	ldr	r3, [r7, #0]
 80129ce:	785b      	ldrb	r3, [r3, #1]
 80129d0:	2b00      	cmp	r3, #0
 80129d2:	d04c      	beq.n	8012a6e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80129d4:	687a      	ldr	r2, [r7, #4]
 80129d6:	683b      	ldr	r3, [r7, #0]
 80129d8:	781b      	ldrb	r3, [r3, #0]
 80129da:	009b      	lsls	r3, r3, #2
 80129dc:	4413      	add	r3, r2
 80129de:	881b      	ldrh	r3, [r3, #0]
 80129e0:	823b      	strh	r3, [r7, #16]
 80129e2:	8a3b      	ldrh	r3, [r7, #16]
 80129e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d01b      	beq.n	8012a24 <USB_EPClearStall+0x62>
 80129ec:	687a      	ldr	r2, [r7, #4]
 80129ee:	683b      	ldr	r3, [r7, #0]
 80129f0:	781b      	ldrb	r3, [r3, #0]
 80129f2:	009b      	lsls	r3, r3, #2
 80129f4:	4413      	add	r3, r2
 80129f6:	881b      	ldrh	r3, [r3, #0]
 80129f8:	b29b      	uxth	r3, r3
 80129fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80129fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a02:	81fb      	strh	r3, [r7, #14]
 8012a04:	687a      	ldr	r2, [r7, #4]
 8012a06:	683b      	ldr	r3, [r7, #0]
 8012a08:	781b      	ldrb	r3, [r3, #0]
 8012a0a:	009b      	lsls	r3, r3, #2
 8012a0c:	441a      	add	r2, r3
 8012a0e:	89fb      	ldrh	r3, [r7, #14]
 8012a10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a1c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8012a20:	b29b      	uxth	r3, r3
 8012a22:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8012a24:	683b      	ldr	r3, [r7, #0]
 8012a26:	78db      	ldrb	r3, [r3, #3]
 8012a28:	2b01      	cmp	r3, #1
 8012a2a:	d06c      	beq.n	8012b06 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8012a2c:	687a      	ldr	r2, [r7, #4]
 8012a2e:	683b      	ldr	r3, [r7, #0]
 8012a30:	781b      	ldrb	r3, [r3, #0]
 8012a32:	009b      	lsls	r3, r3, #2
 8012a34:	4413      	add	r3, r2
 8012a36:	881b      	ldrh	r3, [r3, #0]
 8012a38:	b29b      	uxth	r3, r3
 8012a3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012a3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012a42:	81bb      	strh	r3, [r7, #12]
 8012a44:	89bb      	ldrh	r3, [r7, #12]
 8012a46:	f083 0320 	eor.w	r3, r3, #32
 8012a4a:	81bb      	strh	r3, [r7, #12]
 8012a4c:	687a      	ldr	r2, [r7, #4]
 8012a4e:	683b      	ldr	r3, [r7, #0]
 8012a50:	781b      	ldrb	r3, [r3, #0]
 8012a52:	009b      	lsls	r3, r3, #2
 8012a54:	441a      	add	r2, r3
 8012a56:	89bb      	ldrh	r3, [r7, #12]
 8012a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a68:	b29b      	uxth	r3, r3
 8012a6a:	8013      	strh	r3, [r2, #0]
 8012a6c:	e04b      	b.n	8012b06 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8012a6e:	687a      	ldr	r2, [r7, #4]
 8012a70:	683b      	ldr	r3, [r7, #0]
 8012a72:	781b      	ldrb	r3, [r3, #0]
 8012a74:	009b      	lsls	r3, r3, #2
 8012a76:	4413      	add	r3, r2
 8012a78:	881b      	ldrh	r3, [r3, #0]
 8012a7a:	82fb      	strh	r3, [r7, #22]
 8012a7c:	8afb      	ldrh	r3, [r7, #22]
 8012a7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d01b      	beq.n	8012abe <USB_EPClearStall+0xfc>
 8012a86:	687a      	ldr	r2, [r7, #4]
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	781b      	ldrb	r3, [r3, #0]
 8012a8c:	009b      	lsls	r3, r3, #2
 8012a8e:	4413      	add	r3, r2
 8012a90:	881b      	ldrh	r3, [r3, #0]
 8012a92:	b29b      	uxth	r3, r3
 8012a94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8012a98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012a9c:	82bb      	strh	r3, [r7, #20]
 8012a9e:	687a      	ldr	r2, [r7, #4]
 8012aa0:	683b      	ldr	r3, [r7, #0]
 8012aa2:	781b      	ldrb	r3, [r3, #0]
 8012aa4:	009b      	lsls	r3, r3, #2
 8012aa6:	441a      	add	r2, r3
 8012aa8:	8abb      	ldrh	r3, [r7, #20]
 8012aaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012aae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012ab2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012ab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012aba:	b29b      	uxth	r3, r3
 8012abc:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8012abe:	687a      	ldr	r2, [r7, #4]
 8012ac0:	683b      	ldr	r3, [r7, #0]
 8012ac2:	781b      	ldrb	r3, [r3, #0]
 8012ac4:	009b      	lsls	r3, r3, #2
 8012ac6:	4413      	add	r3, r2
 8012ac8:	881b      	ldrh	r3, [r3, #0]
 8012aca:	b29b      	uxth	r3, r3
 8012acc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ad0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012ad4:	827b      	strh	r3, [r7, #18]
 8012ad6:	8a7b      	ldrh	r3, [r7, #18]
 8012ad8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8012adc:	827b      	strh	r3, [r7, #18]
 8012ade:	8a7b      	ldrh	r3, [r7, #18]
 8012ae0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8012ae4:	827b      	strh	r3, [r7, #18]
 8012ae6:	687a      	ldr	r2, [r7, #4]
 8012ae8:	683b      	ldr	r3, [r7, #0]
 8012aea:	781b      	ldrb	r3, [r3, #0]
 8012aec:	009b      	lsls	r3, r3, #2
 8012aee:	441a      	add	r2, r3
 8012af0:	8a7b      	ldrh	r3, [r7, #18]
 8012af2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8012af6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8012afa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b02:	b29b      	uxth	r3, r3
 8012b04:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8012b06:	2300      	movs	r3, #0
}
 8012b08:	4618      	mov	r0, r3
 8012b0a:	371c      	adds	r7, #28
 8012b0c:	46bd      	mov	sp, r7
 8012b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b12:	4770      	bx	lr

08012b14 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8012b14:	b480      	push	{r7}
 8012b16:	b083      	sub	sp, #12
 8012b18:	af00      	add	r7, sp, #0
 8012b1a:	6078      	str	r0, [r7, #4]
 8012b1c:	460b      	mov	r3, r1
 8012b1e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8012b20:	78fb      	ldrb	r3, [r7, #3]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d103      	bne.n	8012b2e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	2280      	movs	r2, #128	@ 0x80
 8012b2a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8012b2e:	2300      	movs	r3, #0
}
 8012b30:	4618      	mov	r0, r3
 8012b32:	370c      	adds	r7, #12
 8012b34:	46bd      	mov	sp, r7
 8012b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b3a:	4770      	bx	lr

08012b3c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8012b3c:	b480      	push	{r7}
 8012b3e:	b083      	sub	sp, #12
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8012b4a:	b29b      	uxth	r3, r3
 8012b4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8012b50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8012b54:	b29a      	uxth	r2, r3
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012b5c:	2300      	movs	r3, #0
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	370c      	adds	r7, #12
 8012b62:	46bd      	mov	sp, r7
 8012b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b68:	4770      	bx	lr

08012b6a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8012b6a:	b480      	push	{r7}
 8012b6c:	b085      	sub	sp, #20
 8012b6e:	af00      	add	r7, sp, #0
 8012b70:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8012b78:	b29b      	uxth	r3, r3
 8012b7a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8012b7c:	68fb      	ldr	r3, [r7, #12]
}
 8012b7e:	4618      	mov	r0, r3
 8012b80:	3714      	adds	r7, #20
 8012b82:	46bd      	mov	sp, r7
 8012b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b88:	4770      	bx	lr

08012b8a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012b8a:	b480      	push	{r7}
 8012b8c:	b08b      	sub	sp, #44	@ 0x2c
 8012b8e:	af00      	add	r7, sp, #0
 8012b90:	60f8      	str	r0, [r7, #12]
 8012b92:	60b9      	str	r1, [r7, #8]
 8012b94:	4611      	mov	r1, r2
 8012b96:	461a      	mov	r2, r3
 8012b98:	460b      	mov	r3, r1
 8012b9a:	80fb      	strh	r3, [r7, #6]
 8012b9c:	4613      	mov	r3, r2
 8012b9e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8012ba0:	88bb      	ldrh	r3, [r7, #4]
 8012ba2:	3301      	adds	r3, #1
 8012ba4:	085b      	lsrs	r3, r3, #1
 8012ba6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012ba8:	68fb      	ldr	r3, [r7, #12]
 8012baa:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012bac:	68bb      	ldr	r3, [r7, #8]
 8012bae:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012bb0:	88fa      	ldrh	r2, [r7, #6]
 8012bb2:	697b      	ldr	r3, [r7, #20]
 8012bb4:	4413      	add	r3, r2
 8012bb6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012bba:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012bbc:	69bb      	ldr	r3, [r7, #24]
 8012bbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8012bc0:	e01c      	b.n	8012bfc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8012bc2:	69fb      	ldr	r3, [r7, #28]
 8012bc4:	781b      	ldrb	r3, [r3, #0]
 8012bc6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8012bc8:	69fb      	ldr	r3, [r7, #28]
 8012bca:	3301      	adds	r3, #1
 8012bcc:	781b      	ldrb	r3, [r3, #0]
 8012bce:	b21b      	sxth	r3, r3
 8012bd0:	021b      	lsls	r3, r3, #8
 8012bd2:	b21a      	sxth	r2, r3
 8012bd4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012bd8:	4313      	orrs	r3, r2
 8012bda:	b21b      	sxth	r3, r3
 8012bdc:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8012bde:	6a3b      	ldr	r3, [r7, #32]
 8012be0:	8a7a      	ldrh	r2, [r7, #18]
 8012be2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8012be4:	6a3b      	ldr	r3, [r7, #32]
 8012be6:	3302      	adds	r3, #2
 8012be8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8012bea:	69fb      	ldr	r3, [r7, #28]
 8012bec:	3301      	adds	r3, #1
 8012bee:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8012bf0:	69fb      	ldr	r3, [r7, #28]
 8012bf2:	3301      	adds	r3, #1
 8012bf4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bf8:	3b01      	subs	r3, #1
 8012bfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8012bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d1df      	bne.n	8012bc2 <USB_WritePMA+0x38>
  }
}
 8012c02:	bf00      	nop
 8012c04:	bf00      	nop
 8012c06:	372c      	adds	r7, #44	@ 0x2c
 8012c08:	46bd      	mov	sp, r7
 8012c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c0e:	4770      	bx	lr

08012c10 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8012c10:	b480      	push	{r7}
 8012c12:	b08b      	sub	sp, #44	@ 0x2c
 8012c14:	af00      	add	r7, sp, #0
 8012c16:	60f8      	str	r0, [r7, #12]
 8012c18:	60b9      	str	r1, [r7, #8]
 8012c1a:	4611      	mov	r1, r2
 8012c1c:	461a      	mov	r2, r3
 8012c1e:	460b      	mov	r3, r1
 8012c20:	80fb      	strh	r3, [r7, #6]
 8012c22:	4613      	mov	r3, r2
 8012c24:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8012c26:	88bb      	ldrh	r3, [r7, #4]
 8012c28:	085b      	lsrs	r3, r3, #1
 8012c2a:	b29b      	uxth	r3, r3
 8012c2c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8012c32:	68bb      	ldr	r3, [r7, #8]
 8012c34:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8012c36:	88fa      	ldrh	r2, [r7, #6]
 8012c38:	697b      	ldr	r3, [r7, #20]
 8012c3a:	4413      	add	r3, r2
 8012c3c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8012c40:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8012c42:	69bb      	ldr	r3, [r7, #24]
 8012c44:	627b      	str	r3, [r7, #36]	@ 0x24
 8012c46:	e018      	b.n	8012c7a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8012c48:	6a3b      	ldr	r3, [r7, #32]
 8012c4a:	881b      	ldrh	r3, [r3, #0]
 8012c4c:	b29b      	uxth	r3, r3
 8012c4e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8012c50:	6a3b      	ldr	r3, [r7, #32]
 8012c52:	3302      	adds	r3, #2
 8012c54:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012c56:	693b      	ldr	r3, [r7, #16]
 8012c58:	b2da      	uxtb	r2, r3
 8012c5a:	69fb      	ldr	r3, [r7, #28]
 8012c5c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012c5e:	69fb      	ldr	r3, [r7, #28]
 8012c60:	3301      	adds	r3, #1
 8012c62:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8012c64:	693b      	ldr	r3, [r7, #16]
 8012c66:	0a1b      	lsrs	r3, r3, #8
 8012c68:	b2da      	uxtb	r2, r3
 8012c6a:	69fb      	ldr	r3, [r7, #28]
 8012c6c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8012c6e:	69fb      	ldr	r3, [r7, #28]
 8012c70:	3301      	adds	r3, #1
 8012c72:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8012c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c76:	3b01      	subs	r3, #1
 8012c78:	627b      	str	r3, [r7, #36]	@ 0x24
 8012c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d1e3      	bne.n	8012c48 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8012c80:	88bb      	ldrh	r3, [r7, #4]
 8012c82:	f003 0301 	and.w	r3, r3, #1
 8012c86:	b29b      	uxth	r3, r3
 8012c88:	2b00      	cmp	r3, #0
 8012c8a:	d007      	beq.n	8012c9c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8012c8c:	6a3b      	ldr	r3, [r7, #32]
 8012c8e:	881b      	ldrh	r3, [r3, #0]
 8012c90:	b29b      	uxth	r3, r3
 8012c92:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8012c94:	693b      	ldr	r3, [r7, #16]
 8012c96:	b2da      	uxtb	r2, r3
 8012c98:	69fb      	ldr	r3, [r7, #28]
 8012c9a:	701a      	strb	r2, [r3, #0]
  }
}
 8012c9c:	bf00      	nop
 8012c9e:	372c      	adds	r7, #44	@ 0x2c
 8012ca0:	46bd      	mov	sp, r7
 8012ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca6:	4770      	bx	lr

08012ca8 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8012ca8:	b580      	push	{r7, lr}
 8012caa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8012cac:	4907      	ldr	r1, [pc, #28]	@ (8012ccc <MX_FATFS_Init+0x24>)
 8012cae:	4808      	ldr	r0, [pc, #32]	@ (8012cd0 <MX_FATFS_Init+0x28>)
 8012cb0:	f004 fc44 	bl	801753c <FATFS_LinkDriver>
 8012cb4:	4603      	mov	r3, r0
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d002      	beq.n	8012cc0 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8012cba:	f04f 33ff 	mov.w	r3, #4294967295
 8012cbe:	e003      	b.n	8012cc8 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8012cc0:	4b04      	ldr	r3, [pc, #16]	@ (8012cd4 <MX_FATFS_Init+0x2c>)
 8012cc2:	2201      	movs	r2, #1
 8012cc4:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8012cc6:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8012cc8:	4618      	mov	r0, r3
 8012cca:	bd80      	pop	{r7, pc}
 8012ccc:	2000298c 	.word	0x2000298c
 8012cd0:	20000014 	.word	0x20000014
 8012cd4:	20002990 	.word	0x20002990

08012cd8 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012cd8:	b480      	push	{r7}
 8012cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8012cdc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8012cde:	4618      	mov	r0, r3
 8012ce0:	46bd      	mov	sp, r7
 8012ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce6:	4770      	bx	lr

08012ce8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8012ce8:	b580      	push	{r7, lr}
 8012cea:	b082      	sub	sp, #8
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	4603      	mov	r3, r0
 8012cf0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8012cf2:	79fb      	ldrb	r3, [r7, #7]
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	f7f5 f9bf 	bl	8008078 <USER_SPI_initialize>
 8012cfa:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8012cfc:	4618      	mov	r0, r3
 8012cfe:	3708      	adds	r7, #8
 8012d00:	46bd      	mov	sp, r7
 8012d02:	bd80      	pop	{r7, pc}

08012d04 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b082      	sub	sp, #8
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	4603      	mov	r3, r0
 8012d0c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 8012d0e:	79fb      	ldrb	r3, [r7, #7]
 8012d10:	4618      	mov	r0, r3
 8012d12:	f7f5 fa9d 	bl	8008250 <USER_SPI_status>
 8012d16:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8012d18:	4618      	mov	r0, r3
 8012d1a:	3708      	adds	r7, #8
 8012d1c:	46bd      	mov	sp, r7
 8012d1e:	bd80      	pop	{r7, pc}

08012d20 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8012d20:	b580      	push	{r7, lr}
 8012d22:	b084      	sub	sp, #16
 8012d24:	af00      	add	r7, sp, #0
 8012d26:	60b9      	str	r1, [r7, #8]
 8012d28:	607a      	str	r2, [r7, #4]
 8012d2a:	603b      	str	r3, [r7, #0]
 8012d2c:	4603      	mov	r3, r0
 8012d2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8012d30:	7bf8      	ldrb	r0, [r7, #15]
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	687a      	ldr	r2, [r7, #4]
 8012d36:	68b9      	ldr	r1, [r7, #8]
 8012d38:	f7f5 faa0 	bl	800827c <USER_SPI_read>
 8012d3c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8012d3e:	4618      	mov	r0, r3
 8012d40:	3710      	adds	r7, #16
 8012d42:	46bd      	mov	sp, r7
 8012d44:	bd80      	pop	{r7, pc}

08012d46 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8012d46:	b580      	push	{r7, lr}
 8012d48:	b084      	sub	sp, #16
 8012d4a:	af00      	add	r7, sp, #0
 8012d4c:	60b9      	str	r1, [r7, #8]
 8012d4e:	607a      	str	r2, [r7, #4]
 8012d50:	603b      	str	r3, [r7, #0]
 8012d52:	4603      	mov	r3, r0
 8012d54:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8012d56:	7bf8      	ldrb	r0, [r7, #15]
 8012d58:	683b      	ldr	r3, [r7, #0]
 8012d5a:	687a      	ldr	r2, [r7, #4]
 8012d5c:	68b9      	ldr	r1, [r7, #8]
 8012d5e:	f7f5 faf3 	bl	8008348 <USER_SPI_write>
 8012d62:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8012d64:	4618      	mov	r0, r3
 8012d66:	3710      	adds	r7, #16
 8012d68:	46bd      	mov	sp, r7
 8012d6a:	bd80      	pop	{r7, pc}

08012d6c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8012d6c:	b580      	push	{r7, lr}
 8012d6e:	b082      	sub	sp, #8
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	4603      	mov	r3, r0
 8012d74:	603a      	str	r2, [r7, #0]
 8012d76:	71fb      	strb	r3, [r7, #7]
 8012d78:	460b      	mov	r3, r1
 8012d7a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8012d7c:	79b9      	ldrb	r1, [r7, #6]
 8012d7e:	79fb      	ldrb	r3, [r7, #7]
 8012d80:	683a      	ldr	r2, [r7, #0]
 8012d82:	4618      	mov	r0, r3
 8012d84:	f7f5 fb5c 	bl	8008440 <USER_SPI_ioctl>
 8012d88:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	3708      	adds	r7, #8
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}

08012d92 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012d92:	b580      	push	{r7, lr}
 8012d94:	b084      	sub	sp, #16
 8012d96:	af00      	add	r7, sp, #0
 8012d98:	6078      	str	r0, [r7, #4]
 8012d9a:	460b      	mov	r3, r1
 8012d9c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012d9e:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012da2:	f005 f961 	bl	8018068 <USBD_static_malloc>
 8012da6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012da8:	68fb      	ldr	r3, [r7, #12]
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d105      	bne.n	8012dba <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	2200      	movs	r2, #0
 8012db2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8012db6:	2302      	movs	r3, #2
 8012db8:	e066      	b.n	8012e88 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	68fa      	ldr	r2, [r7, #12]
 8012dbe:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	7c1b      	ldrb	r3, [r3, #16]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d119      	bne.n	8012dfe <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012dca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012dce:	2202      	movs	r2, #2
 8012dd0:	2181      	movs	r1, #129	@ 0x81
 8012dd2:	6878      	ldr	r0, [r7, #4]
 8012dd4:	f004 ffef 	bl	8017db6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	2201      	movs	r2, #1
 8012ddc:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012dde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012de2:	2202      	movs	r2, #2
 8012de4:	2101      	movs	r1, #1
 8012de6:	6878      	ldr	r0, [r7, #4]
 8012de8:	f004 ffe5 	bl	8017db6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	2201      	movs	r2, #1
 8012df0:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2210      	movs	r2, #16
 8012df8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8012dfc:	e016      	b.n	8012e2c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012dfe:	2340      	movs	r3, #64	@ 0x40
 8012e00:	2202      	movs	r2, #2
 8012e02:	2181      	movs	r1, #129	@ 0x81
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f004 ffd6 	bl	8017db6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012e0a:	687b      	ldr	r3, [r7, #4]
 8012e0c:	2201      	movs	r2, #1
 8012e0e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012e10:	2340      	movs	r3, #64	@ 0x40
 8012e12:	2202      	movs	r2, #2
 8012e14:	2101      	movs	r1, #1
 8012e16:	6878      	ldr	r0, [r7, #4]
 8012e18:	f004 ffcd 	bl	8017db6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	2201      	movs	r2, #1
 8012e20:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	2210      	movs	r2, #16
 8012e28:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8012e2c:	2308      	movs	r3, #8
 8012e2e:	2203      	movs	r2, #3
 8012e30:	2182      	movs	r1, #130	@ 0x82
 8012e32:	6878      	ldr	r0, [r7, #4]
 8012e34:	f004 ffbf 	bl	8017db6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	2201      	movs	r2, #1
 8012e3c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012e46:	681b      	ldr	r3, [r3, #0]
 8012e48:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8012e4a:	68fb      	ldr	r3, [r7, #12]
 8012e4c:	2200      	movs	r2, #0
 8012e4e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	2200      	movs	r2, #0
 8012e56:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	7c1b      	ldrb	r3, [r3, #16]
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d109      	bne.n	8012e76 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012e62:	68fb      	ldr	r3, [r7, #12]
 8012e64:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012e68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012e6c:	2101      	movs	r1, #1
 8012e6e:	6878      	ldr	r0, [r7, #4]
 8012e70:	f005 f890 	bl	8017f94 <USBD_LL_PrepareReceive>
 8012e74:	e007      	b.n	8012e86 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012e7c:	2340      	movs	r3, #64	@ 0x40
 8012e7e:	2101      	movs	r1, #1
 8012e80:	6878      	ldr	r0, [r7, #4]
 8012e82:	f005 f887 	bl	8017f94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012e86:	2300      	movs	r3, #0
}
 8012e88:	4618      	mov	r0, r3
 8012e8a:	3710      	adds	r7, #16
 8012e8c:	46bd      	mov	sp, r7
 8012e8e:	bd80      	pop	{r7, pc}

08012e90 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012e90:	b580      	push	{r7, lr}
 8012e92:	b082      	sub	sp, #8
 8012e94:	af00      	add	r7, sp, #0
 8012e96:	6078      	str	r0, [r7, #4]
 8012e98:	460b      	mov	r3, r1
 8012e9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012e9c:	2181      	movs	r1, #129	@ 0x81
 8012e9e:	6878      	ldr	r0, [r7, #4]
 8012ea0:	f004 ffaf 	bl	8017e02 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	2200      	movs	r2, #0
 8012ea8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8012eaa:	2101      	movs	r1, #1
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f004 ffa8 	bl	8017e02 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	2200      	movs	r2, #0
 8012eb6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8012eba:	2182      	movs	r1, #130	@ 0x82
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f004 ffa0 	bl	8017e02 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	2200      	movs	r2, #0
 8012ec6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	2200      	movs	r2, #0
 8012ece:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d00e      	beq.n	8012efa <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012ee2:	685b      	ldr	r3, [r3, #4]
 8012ee4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012eec:	4618      	mov	r0, r3
 8012eee:	f005 f8c9 	bl	8018084 <USBD_static_free>
    pdev->pClassData = NULL;
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	2200      	movs	r2, #0
 8012ef6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8012efa:	2300      	movs	r3, #0
}
 8012efc:	4618      	mov	r0, r3
 8012efe:	3708      	adds	r7, #8
 8012f00:	46bd      	mov	sp, r7
 8012f02:	bd80      	pop	{r7, pc}

08012f04 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012f04:	b580      	push	{r7, lr}
 8012f06:	b086      	sub	sp, #24
 8012f08:	af00      	add	r7, sp, #0
 8012f0a:	6078      	str	r0, [r7, #4]
 8012f0c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012f14:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012f16:	2300      	movs	r3, #0
 8012f18:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8012f1a:	2300      	movs	r3, #0
 8012f1c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012f1e:	2300      	movs	r3, #0
 8012f20:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012f22:	693b      	ldr	r3, [r7, #16]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d101      	bne.n	8012f2c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8012f28:	2303      	movs	r3, #3
 8012f2a:	e0af      	b.n	801308c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	781b      	ldrb	r3, [r3, #0]
 8012f30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d03f      	beq.n	8012fb8 <USBD_CDC_Setup+0xb4>
 8012f38:	2b20      	cmp	r3, #32
 8012f3a:	f040 809f 	bne.w	801307c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8012f3e:	683b      	ldr	r3, [r7, #0]
 8012f40:	88db      	ldrh	r3, [r3, #6]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d02e      	beq.n	8012fa4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012f46:	683b      	ldr	r3, [r7, #0]
 8012f48:	781b      	ldrb	r3, [r3, #0]
 8012f4a:	b25b      	sxtb	r3, r3
 8012f4c:	2b00      	cmp	r3, #0
 8012f4e:	da16      	bge.n	8012f7e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012f56:	689b      	ldr	r3, [r3, #8]
 8012f58:	683a      	ldr	r2, [r7, #0]
 8012f5a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8012f5c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012f5e:	683a      	ldr	r2, [r7, #0]
 8012f60:	88d2      	ldrh	r2, [r2, #6]
 8012f62:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012f64:	683b      	ldr	r3, [r7, #0]
 8012f66:	88db      	ldrh	r3, [r3, #6]
 8012f68:	2b07      	cmp	r3, #7
 8012f6a:	bf28      	it	cs
 8012f6c:	2307      	movcs	r3, #7
 8012f6e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012f70:	693b      	ldr	r3, [r7, #16]
 8012f72:	89fa      	ldrh	r2, [r7, #14]
 8012f74:	4619      	mov	r1, r3
 8012f76:	6878      	ldr	r0, [r7, #4]
 8012f78:	f001 facf 	bl	801451a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8012f7c:	e085      	b.n	801308a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8012f7e:	683b      	ldr	r3, [r7, #0]
 8012f80:	785a      	ldrb	r2, [r3, #1]
 8012f82:	693b      	ldr	r3, [r7, #16]
 8012f84:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8012f88:	683b      	ldr	r3, [r7, #0]
 8012f8a:	88db      	ldrh	r3, [r3, #6]
 8012f8c:	b2da      	uxtb	r2, r3
 8012f8e:	693b      	ldr	r3, [r7, #16]
 8012f90:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012f94:	6939      	ldr	r1, [r7, #16]
 8012f96:	683b      	ldr	r3, [r7, #0]
 8012f98:	88db      	ldrh	r3, [r3, #6]
 8012f9a:	461a      	mov	r2, r3
 8012f9c:	6878      	ldr	r0, [r7, #4]
 8012f9e:	f001 fae8 	bl	8014572 <USBD_CtlPrepareRx>
      break;
 8012fa2:	e072      	b.n	801308a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012faa:	689b      	ldr	r3, [r3, #8]
 8012fac:	683a      	ldr	r2, [r7, #0]
 8012fae:	7850      	ldrb	r0, [r2, #1]
 8012fb0:	2200      	movs	r2, #0
 8012fb2:	6839      	ldr	r1, [r7, #0]
 8012fb4:	4798      	blx	r3
      break;
 8012fb6:	e068      	b.n	801308a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012fb8:	683b      	ldr	r3, [r7, #0]
 8012fba:	785b      	ldrb	r3, [r3, #1]
 8012fbc:	2b0b      	cmp	r3, #11
 8012fbe:	d852      	bhi.n	8013066 <USBD_CDC_Setup+0x162>
 8012fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8012fc8 <USBD_CDC_Setup+0xc4>)
 8012fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012fc6:	bf00      	nop
 8012fc8:	08012ff9 	.word	0x08012ff9
 8012fcc:	08013075 	.word	0x08013075
 8012fd0:	08013067 	.word	0x08013067
 8012fd4:	08013067 	.word	0x08013067
 8012fd8:	08013067 	.word	0x08013067
 8012fdc:	08013067 	.word	0x08013067
 8012fe0:	08013067 	.word	0x08013067
 8012fe4:	08013067 	.word	0x08013067
 8012fe8:	08013067 	.word	0x08013067
 8012fec:	08013067 	.word	0x08013067
 8012ff0:	08013023 	.word	0x08013023
 8012ff4:	0801304d 	.word	0x0801304d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ffe:	b2db      	uxtb	r3, r3
 8013000:	2b03      	cmp	r3, #3
 8013002:	d107      	bne.n	8013014 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8013004:	f107 030a 	add.w	r3, r7, #10
 8013008:	2202      	movs	r2, #2
 801300a:	4619      	mov	r1, r3
 801300c:	6878      	ldr	r0, [r7, #4]
 801300e:	f001 fa84 	bl	801451a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8013012:	e032      	b.n	801307a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8013014:	6839      	ldr	r1, [r7, #0]
 8013016:	6878      	ldr	r0, [r7, #4]
 8013018:	f001 fa0e 	bl	8014438 <USBD_CtlError>
            ret = USBD_FAIL;
 801301c:	2303      	movs	r3, #3
 801301e:	75fb      	strb	r3, [r7, #23]
          break;
 8013020:	e02b      	b.n	801307a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013028:	b2db      	uxtb	r3, r3
 801302a:	2b03      	cmp	r3, #3
 801302c:	d107      	bne.n	801303e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801302e:	f107 030d 	add.w	r3, r7, #13
 8013032:	2201      	movs	r2, #1
 8013034:	4619      	mov	r1, r3
 8013036:	6878      	ldr	r0, [r7, #4]
 8013038:	f001 fa6f 	bl	801451a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801303c:	e01d      	b.n	801307a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801303e:	6839      	ldr	r1, [r7, #0]
 8013040:	6878      	ldr	r0, [r7, #4]
 8013042:	f001 f9f9 	bl	8014438 <USBD_CtlError>
            ret = USBD_FAIL;
 8013046:	2303      	movs	r3, #3
 8013048:	75fb      	strb	r3, [r7, #23]
          break;
 801304a:	e016      	b.n	801307a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013052:	b2db      	uxtb	r3, r3
 8013054:	2b03      	cmp	r3, #3
 8013056:	d00f      	beq.n	8013078 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8013058:	6839      	ldr	r1, [r7, #0]
 801305a:	6878      	ldr	r0, [r7, #4]
 801305c:	f001 f9ec 	bl	8014438 <USBD_CtlError>
            ret = USBD_FAIL;
 8013060:	2303      	movs	r3, #3
 8013062:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8013064:	e008      	b.n	8013078 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8013066:	6839      	ldr	r1, [r7, #0]
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f001 f9e5 	bl	8014438 <USBD_CtlError>
          ret = USBD_FAIL;
 801306e:	2303      	movs	r3, #3
 8013070:	75fb      	strb	r3, [r7, #23]
          break;
 8013072:	e002      	b.n	801307a <USBD_CDC_Setup+0x176>
          break;
 8013074:	bf00      	nop
 8013076:	e008      	b.n	801308a <USBD_CDC_Setup+0x186>
          break;
 8013078:	bf00      	nop
      }
      break;
 801307a:	e006      	b.n	801308a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 801307c:	6839      	ldr	r1, [r7, #0]
 801307e:	6878      	ldr	r0, [r7, #4]
 8013080:	f001 f9da 	bl	8014438 <USBD_CtlError>
      ret = USBD_FAIL;
 8013084:	2303      	movs	r3, #3
 8013086:	75fb      	strb	r3, [r7, #23]
      break;
 8013088:	bf00      	nop
  }

  return (uint8_t)ret;
 801308a:	7dfb      	ldrb	r3, [r7, #23]
}
 801308c:	4618      	mov	r0, r3
 801308e:	3718      	adds	r7, #24
 8013090:	46bd      	mov	sp, r7
 8013092:	bd80      	pop	{r7, pc}

08013094 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b084      	sub	sp, #16
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]
 801309c:	460b      	mov	r3, r1
 801309e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80130a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d101      	bne.n	80130b6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80130b2:	2303      	movs	r3, #3
 80130b4:	e04f      	b.n	8013156 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80130bc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80130be:	78fa      	ldrb	r2, [r7, #3]
 80130c0:	6879      	ldr	r1, [r7, #4]
 80130c2:	4613      	mov	r3, r2
 80130c4:	009b      	lsls	r3, r3, #2
 80130c6:	4413      	add	r3, r2
 80130c8:	009b      	lsls	r3, r3, #2
 80130ca:	440b      	add	r3, r1
 80130cc:	3318      	adds	r3, #24
 80130ce:	681b      	ldr	r3, [r3, #0]
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d029      	beq.n	8013128 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80130d4:	78fa      	ldrb	r2, [r7, #3]
 80130d6:	6879      	ldr	r1, [r7, #4]
 80130d8:	4613      	mov	r3, r2
 80130da:	009b      	lsls	r3, r3, #2
 80130dc:	4413      	add	r3, r2
 80130de:	009b      	lsls	r3, r3, #2
 80130e0:	440b      	add	r3, r1
 80130e2:	3318      	adds	r3, #24
 80130e4:	681a      	ldr	r2, [r3, #0]
 80130e6:	78f9      	ldrb	r1, [r7, #3]
 80130e8:	68f8      	ldr	r0, [r7, #12]
 80130ea:	460b      	mov	r3, r1
 80130ec:	009b      	lsls	r3, r3, #2
 80130ee:	440b      	add	r3, r1
 80130f0:	00db      	lsls	r3, r3, #3
 80130f2:	4403      	add	r3, r0
 80130f4:	3320      	adds	r3, #32
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	fbb2 f1f3 	udiv	r1, r2, r3
 80130fc:	fb01 f303 	mul.w	r3, r1, r3
 8013100:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8013102:	2b00      	cmp	r3, #0
 8013104:	d110      	bne.n	8013128 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8013106:	78fa      	ldrb	r2, [r7, #3]
 8013108:	6879      	ldr	r1, [r7, #4]
 801310a:	4613      	mov	r3, r2
 801310c:	009b      	lsls	r3, r3, #2
 801310e:	4413      	add	r3, r2
 8013110:	009b      	lsls	r3, r3, #2
 8013112:	440b      	add	r3, r1
 8013114:	3318      	adds	r3, #24
 8013116:	2200      	movs	r2, #0
 8013118:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801311a:	78f9      	ldrb	r1, [r7, #3]
 801311c:	2300      	movs	r3, #0
 801311e:	2200      	movs	r2, #0
 8013120:	6878      	ldr	r0, [r7, #4]
 8013122:	f004 ff16 	bl	8017f52 <USBD_LL_Transmit>
 8013126:	e015      	b.n	8013154 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8013128:	68bb      	ldr	r3, [r7, #8]
 801312a:	2200      	movs	r2, #0
 801312c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013136:	691b      	ldr	r3, [r3, #16]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d00b      	beq.n	8013154 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013142:	691b      	ldr	r3, [r3, #16]
 8013144:	68ba      	ldr	r2, [r7, #8]
 8013146:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801314a:	68ba      	ldr	r2, [r7, #8]
 801314c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8013150:	78fa      	ldrb	r2, [r7, #3]
 8013152:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8013154:	2300      	movs	r3, #0
}
 8013156:	4618      	mov	r0, r3
 8013158:	3710      	adds	r7, #16
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}

0801315e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801315e:	b580      	push	{r7, lr}
 8013160:	b084      	sub	sp, #16
 8013162:	af00      	add	r7, sp, #0
 8013164:	6078      	str	r0, [r7, #4]
 8013166:	460b      	mov	r3, r1
 8013168:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013170:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013178:	2b00      	cmp	r3, #0
 801317a:	d101      	bne.n	8013180 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801317c:	2303      	movs	r3, #3
 801317e:	e015      	b.n	80131ac <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8013180:	78fb      	ldrb	r3, [r7, #3]
 8013182:	4619      	mov	r1, r3
 8013184:	6878      	ldr	r0, [r7, #4]
 8013186:	f004 ff26 	bl	8017fd6 <USBD_LL_GetRxDataSize>
 801318a:	4602      	mov	r2, r0
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8013198:	68db      	ldr	r3, [r3, #12]
 801319a:	68fa      	ldr	r2, [r7, #12]
 801319c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80131a0:	68fa      	ldr	r2, [r7, #12]
 80131a2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80131a6:	4611      	mov	r1, r2
 80131a8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80131aa:	2300      	movs	r3, #0
}
 80131ac:	4618      	mov	r0, r3
 80131ae:	3710      	adds	r7, #16
 80131b0:	46bd      	mov	sp, r7
 80131b2:	bd80      	pop	{r7, pc}

080131b4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80131b4:	b580      	push	{r7, lr}
 80131b6:	b084      	sub	sp, #16
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80131c2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80131c4:	68fb      	ldr	r3, [r7, #12]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d101      	bne.n	80131ce <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80131ca:	2303      	movs	r3, #3
 80131cc:	e01a      	b.n	8013204 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d014      	beq.n	8013202 <USBD_CDC_EP0_RxReady+0x4e>
 80131d8:	68fb      	ldr	r3, [r7, #12]
 80131da:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80131de:	2bff      	cmp	r3, #255	@ 0xff
 80131e0:	d00f      	beq.n	8013202 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80131e8:	689b      	ldr	r3, [r3, #8]
 80131ea:	68fa      	ldr	r2, [r7, #12]
 80131ec:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80131f0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80131f2:	68fa      	ldr	r2, [r7, #12]
 80131f4:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80131f8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	22ff      	movs	r2, #255	@ 0xff
 80131fe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8013202:	2300      	movs	r3, #0
}
 8013204:	4618      	mov	r0, r3
 8013206:	3710      	adds	r7, #16
 8013208:	46bd      	mov	sp, r7
 801320a:	bd80      	pop	{r7, pc}

0801320c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801320c:	b480      	push	{r7}
 801320e:	b083      	sub	sp, #12
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8013214:	687b      	ldr	r3, [r7, #4]
 8013216:	2243      	movs	r2, #67	@ 0x43
 8013218:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801321a:	4b03      	ldr	r3, [pc, #12]	@ (8013228 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801321c:	4618      	mov	r0, r3
 801321e:	370c      	adds	r7, #12
 8013220:	46bd      	mov	sp, r7
 8013222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013226:	4770      	bx	lr
 8013228:	200000b0 	.word	0x200000b0

0801322c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801322c:	b480      	push	{r7}
 801322e:	b083      	sub	sp, #12
 8013230:	af00      	add	r7, sp, #0
 8013232:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	2243      	movs	r2, #67	@ 0x43
 8013238:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801323a:	4b03      	ldr	r3, [pc, #12]	@ (8013248 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801323c:	4618      	mov	r0, r3
 801323e:	370c      	adds	r7, #12
 8013240:	46bd      	mov	sp, r7
 8013242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013246:	4770      	bx	lr
 8013248:	2000006c 	.word	0x2000006c

0801324c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801324c:	b480      	push	{r7}
 801324e:	b083      	sub	sp, #12
 8013250:	af00      	add	r7, sp, #0
 8013252:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	2243      	movs	r2, #67	@ 0x43
 8013258:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801325a:	4b03      	ldr	r3, [pc, #12]	@ (8013268 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801325c:	4618      	mov	r0, r3
 801325e:	370c      	adds	r7, #12
 8013260:	46bd      	mov	sp, r7
 8013262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013266:	4770      	bx	lr
 8013268:	200000f4 	.word	0x200000f4

0801326c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	220a      	movs	r2, #10
 8013278:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801327a:	4b03      	ldr	r3, [pc, #12]	@ (8013288 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801327c:	4618      	mov	r0, r3
 801327e:	370c      	adds	r7, #12
 8013280:	46bd      	mov	sp, r7
 8013282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013286:	4770      	bx	lr
 8013288:	20000028 	.word	0x20000028

0801328c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801328c:	b480      	push	{r7}
 801328e:	b083      	sub	sp, #12
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
 8013294:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8013296:	683b      	ldr	r3, [r7, #0]
 8013298:	2b00      	cmp	r3, #0
 801329a:	d101      	bne.n	80132a0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801329c:	2303      	movs	r3, #3
 801329e:	e004      	b.n	80132aa <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	683a      	ldr	r2, [r7, #0]
 80132a4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80132a8:	2300      	movs	r3, #0
}
 80132aa:	4618      	mov	r0, r3
 80132ac:	370c      	adds	r7, #12
 80132ae:	46bd      	mov	sp, r7
 80132b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b4:	4770      	bx	lr

080132b6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80132b6:	b480      	push	{r7}
 80132b8:	b087      	sub	sp, #28
 80132ba:	af00      	add	r7, sp, #0
 80132bc:	60f8      	str	r0, [r7, #12]
 80132be:	60b9      	str	r1, [r7, #8]
 80132c0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80132c8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80132ca:	697b      	ldr	r3, [r7, #20]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d101      	bne.n	80132d4 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80132d0:	2303      	movs	r3, #3
 80132d2:	e008      	b.n	80132e6 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80132d4:	697b      	ldr	r3, [r7, #20]
 80132d6:	68ba      	ldr	r2, [r7, #8]
 80132d8:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80132dc:	697b      	ldr	r3, [r7, #20]
 80132de:	687a      	ldr	r2, [r7, #4]
 80132e0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80132e4:	2300      	movs	r3, #0
}
 80132e6:	4618      	mov	r0, r3
 80132e8:	371c      	adds	r7, #28
 80132ea:	46bd      	mov	sp, r7
 80132ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f0:	4770      	bx	lr

080132f2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80132f2:	b480      	push	{r7}
 80132f4:	b085      	sub	sp, #20
 80132f6:	af00      	add	r7, sp, #0
 80132f8:	6078      	str	r0, [r7, #4]
 80132fa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013302:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	2b00      	cmp	r3, #0
 8013308:	d101      	bne.n	801330e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801330a:	2303      	movs	r3, #3
 801330c:	e004      	b.n	8013318 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801330e:	68fb      	ldr	r3, [r7, #12]
 8013310:	683a      	ldr	r2, [r7, #0]
 8013312:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8013316:	2300      	movs	r3, #0
}
 8013318:	4618      	mov	r0, r3
 801331a:	3714      	adds	r7, #20
 801331c:	46bd      	mov	sp, r7
 801331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013322:	4770      	bx	lr

08013324 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8013324:	b580      	push	{r7, lr}
 8013326:	b084      	sub	sp, #16
 8013328:	af00      	add	r7, sp, #0
 801332a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013332:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8013334:	2301      	movs	r3, #1
 8013336:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801333e:	2b00      	cmp	r3, #0
 8013340:	d101      	bne.n	8013346 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8013342:	2303      	movs	r3, #3
 8013344:	e01a      	b.n	801337c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8013346:	68bb      	ldr	r3, [r7, #8]
 8013348:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801334c:	2b00      	cmp	r3, #0
 801334e:	d114      	bne.n	801337a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8013350:	68bb      	ldr	r3, [r7, #8]
 8013352:	2201      	movs	r2, #1
 8013354:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8013358:	68bb      	ldr	r3, [r7, #8]
 801335a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8013362:	68bb      	ldr	r3, [r7, #8]
 8013364:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013368:	68bb      	ldr	r3, [r7, #8]
 801336a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801336e:	2181      	movs	r1, #129	@ 0x81
 8013370:	6878      	ldr	r0, [r7, #4]
 8013372:	f004 fdee 	bl	8017f52 <USBD_LL_Transmit>

    ret = USBD_OK;
 8013376:	2300      	movs	r3, #0
 8013378:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801337a:	7bfb      	ldrb	r3, [r7, #15]
}
 801337c:	4618      	mov	r0, r3
 801337e:	3710      	adds	r7, #16
 8013380:	46bd      	mov	sp, r7
 8013382:	bd80      	pop	{r7, pc}

08013384 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8013384:	b580      	push	{r7, lr}
 8013386:	b084      	sub	sp, #16
 8013388:	af00      	add	r7, sp, #0
 801338a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8013392:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801339a:	2b00      	cmp	r3, #0
 801339c:	d101      	bne.n	80133a2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801339e:	2303      	movs	r3, #3
 80133a0:	e016      	b.n	80133d0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	7c1b      	ldrb	r3, [r3, #16]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d109      	bne.n	80133be <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80133b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80133b4:	2101      	movs	r1, #1
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f004 fdec 	bl	8017f94 <USBD_LL_PrepareReceive>
 80133bc:	e007      	b.n	80133ce <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80133c4:	2340      	movs	r3, #64	@ 0x40
 80133c6:	2101      	movs	r1, #1
 80133c8:	6878      	ldr	r0, [r7, #4]
 80133ca:	f004 fde3 	bl	8017f94 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80133ce:	2300      	movs	r3, #0
}
 80133d0:	4618      	mov	r0, r3
 80133d2:	3710      	adds	r7, #16
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}

080133d8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b086      	sub	sp, #24
 80133dc:	af00      	add	r7, sp, #0
 80133de:	60f8      	str	r0, [r7, #12]
 80133e0:	60b9      	str	r1, [r7, #8]
 80133e2:	4613      	mov	r3, r2
 80133e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80133e6:	68fb      	ldr	r3, [r7, #12]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d101      	bne.n	80133f0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80133ec:	2303      	movs	r3, #3
 80133ee:	e01f      	b.n	8013430 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	2200      	movs	r2, #0
 80133f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	2200      	movs	r2, #0
 80133fc:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8013400:	68fb      	ldr	r3, [r7, #12]
 8013402:	2200      	movs	r2, #0
 8013404:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8013408:	68bb      	ldr	r3, [r7, #8]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d003      	beq.n	8013416 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	68ba      	ldr	r2, [r7, #8]
 8013412:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	2201      	movs	r2, #1
 801341a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	79fa      	ldrb	r2, [r7, #7]
 8013422:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8013424:	68f8      	ldr	r0, [r7, #12]
 8013426:	f004 fc4b 	bl	8017cc0 <USBD_LL_Init>
 801342a:	4603      	mov	r3, r0
 801342c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801342e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013430:	4618      	mov	r0, r3
 8013432:	3718      	adds	r7, #24
 8013434:	46bd      	mov	sp, r7
 8013436:	bd80      	pop	{r7, pc}

08013438 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8013438:	b580      	push	{r7, lr}
 801343a:	b084      	sub	sp, #16
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
 8013440:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013442:	2300      	movs	r3, #0
 8013444:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d101      	bne.n	8013450 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801344c:	2303      	movs	r3, #3
 801344e:	e016      	b.n	801347e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	683a      	ldr	r2, [r7, #0]
 8013454:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801345e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013460:	2b00      	cmp	r3, #0
 8013462:	d00b      	beq.n	801347c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801346a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801346c:	f107 020e 	add.w	r2, r7, #14
 8013470:	4610      	mov	r0, r2
 8013472:	4798      	blx	r3
 8013474:	4602      	mov	r2, r0
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 801347c:	2300      	movs	r3, #0
}
 801347e:	4618      	mov	r0, r3
 8013480:	3710      	adds	r7, #16
 8013482:	46bd      	mov	sp, r7
 8013484:	bd80      	pop	{r7, pc}

08013486 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8013486:	b580      	push	{r7, lr}
 8013488:	b082      	sub	sp, #8
 801348a:	af00      	add	r7, sp, #0
 801348c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801348e:	6878      	ldr	r0, [r7, #4]
 8013490:	f004 fc76 	bl	8017d80 <USBD_LL_Start>
 8013494:	4603      	mov	r3, r0
}
 8013496:	4618      	mov	r0, r3
 8013498:	3708      	adds	r7, #8
 801349a:	46bd      	mov	sp, r7
 801349c:	bd80      	pop	{r7, pc}

0801349e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801349e:	b480      	push	{r7}
 80134a0:	b083      	sub	sp, #12
 80134a2:	af00      	add	r7, sp, #0
 80134a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80134a6:	2300      	movs	r3, #0
}
 80134a8:	4618      	mov	r0, r3
 80134aa:	370c      	adds	r7, #12
 80134ac:	46bd      	mov	sp, r7
 80134ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134b2:	4770      	bx	lr

080134b4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80134b4:	b580      	push	{r7, lr}
 80134b6:	b084      	sub	sp, #16
 80134b8:	af00      	add	r7, sp, #0
 80134ba:	6078      	str	r0, [r7, #4]
 80134bc:	460b      	mov	r3, r1
 80134be:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80134c0:	2303      	movs	r3, #3
 80134c2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d009      	beq.n	80134e2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	78fa      	ldrb	r2, [r7, #3]
 80134d8:	4611      	mov	r1, r2
 80134da:	6878      	ldr	r0, [r7, #4]
 80134dc:	4798      	blx	r3
 80134de:	4603      	mov	r3, r0
 80134e0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80134e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80134e4:	4618      	mov	r0, r3
 80134e6:	3710      	adds	r7, #16
 80134e8:	46bd      	mov	sp, r7
 80134ea:	bd80      	pop	{r7, pc}

080134ec <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80134ec:	b580      	push	{r7, lr}
 80134ee:	b082      	sub	sp, #8
 80134f0:	af00      	add	r7, sp, #0
 80134f2:	6078      	str	r0, [r7, #4]
 80134f4:	460b      	mov	r3, r1
 80134f6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d007      	beq.n	8013512 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013508:	685b      	ldr	r3, [r3, #4]
 801350a:	78fa      	ldrb	r2, [r7, #3]
 801350c:	4611      	mov	r1, r2
 801350e:	6878      	ldr	r0, [r7, #4]
 8013510:	4798      	blx	r3
  }

  return USBD_OK;
 8013512:	2300      	movs	r3, #0
}
 8013514:	4618      	mov	r0, r3
 8013516:	3708      	adds	r7, #8
 8013518:	46bd      	mov	sp, r7
 801351a:	bd80      	pop	{r7, pc}

0801351c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b084      	sub	sp, #16
 8013520:	af00      	add	r7, sp, #0
 8013522:	6078      	str	r0, [r7, #4]
 8013524:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801352c:	6839      	ldr	r1, [r7, #0]
 801352e:	4618      	mov	r0, r3
 8013530:	f000 ff48 	bl	80143c4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	2201      	movs	r2, #1
 8013538:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8013542:	461a      	mov	r2, r3
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8013550:	f003 031f 	and.w	r3, r3, #31
 8013554:	2b02      	cmp	r3, #2
 8013556:	d01a      	beq.n	801358e <USBD_LL_SetupStage+0x72>
 8013558:	2b02      	cmp	r3, #2
 801355a:	d822      	bhi.n	80135a2 <USBD_LL_SetupStage+0x86>
 801355c:	2b00      	cmp	r3, #0
 801355e:	d002      	beq.n	8013566 <USBD_LL_SetupStage+0x4a>
 8013560:	2b01      	cmp	r3, #1
 8013562:	d00a      	beq.n	801357a <USBD_LL_SetupStage+0x5e>
 8013564:	e01d      	b.n	80135a2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801356c:	4619      	mov	r1, r3
 801356e:	6878      	ldr	r0, [r7, #4]
 8013570:	f000 f9f0 	bl	8013954 <USBD_StdDevReq>
 8013574:	4603      	mov	r3, r0
 8013576:	73fb      	strb	r3, [r7, #15]
      break;
 8013578:	e020      	b.n	80135bc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013580:	4619      	mov	r1, r3
 8013582:	6878      	ldr	r0, [r7, #4]
 8013584:	f000 fa54 	bl	8013a30 <USBD_StdItfReq>
 8013588:	4603      	mov	r3, r0
 801358a:	73fb      	strb	r3, [r7, #15]
      break;
 801358c:	e016      	b.n	80135bc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8013594:	4619      	mov	r1, r3
 8013596:	6878      	ldr	r0, [r7, #4]
 8013598:	f000 fa93 	bl	8013ac2 <USBD_StdEPReq>
 801359c:	4603      	mov	r3, r0
 801359e:	73fb      	strb	r3, [r7, #15]
      break;
 80135a0:	e00c      	b.n	80135bc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80135a8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80135ac:	b2db      	uxtb	r3, r3
 80135ae:	4619      	mov	r1, r3
 80135b0:	6878      	ldr	r0, [r7, #4]
 80135b2:	f004 fc45 	bl	8017e40 <USBD_LL_StallEP>
 80135b6:	4603      	mov	r3, r0
 80135b8:	73fb      	strb	r3, [r7, #15]
      break;
 80135ba:	bf00      	nop
  }

  return ret;
 80135bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80135be:	4618      	mov	r0, r3
 80135c0:	3710      	adds	r7, #16
 80135c2:	46bd      	mov	sp, r7
 80135c4:	bd80      	pop	{r7, pc}

080135c6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80135c6:	b580      	push	{r7, lr}
 80135c8:	b086      	sub	sp, #24
 80135ca:	af00      	add	r7, sp, #0
 80135cc:	60f8      	str	r0, [r7, #12]
 80135ce:	460b      	mov	r3, r1
 80135d0:	607a      	str	r2, [r7, #4]
 80135d2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80135d4:	7afb      	ldrb	r3, [r7, #11]
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d138      	bne.n	801364c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80135da:	68fb      	ldr	r3, [r7, #12]
 80135dc:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80135e0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80135e2:	68fb      	ldr	r3, [r7, #12]
 80135e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80135e8:	2b03      	cmp	r3, #3
 80135ea:	d14a      	bne.n	8013682 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80135ec:	693b      	ldr	r3, [r7, #16]
 80135ee:	689a      	ldr	r2, [r3, #8]
 80135f0:	693b      	ldr	r3, [r7, #16]
 80135f2:	68db      	ldr	r3, [r3, #12]
 80135f4:	429a      	cmp	r2, r3
 80135f6:	d913      	bls.n	8013620 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80135f8:	693b      	ldr	r3, [r7, #16]
 80135fa:	689a      	ldr	r2, [r3, #8]
 80135fc:	693b      	ldr	r3, [r7, #16]
 80135fe:	68db      	ldr	r3, [r3, #12]
 8013600:	1ad2      	subs	r2, r2, r3
 8013602:	693b      	ldr	r3, [r7, #16]
 8013604:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013606:	693b      	ldr	r3, [r7, #16]
 8013608:	68da      	ldr	r2, [r3, #12]
 801360a:	693b      	ldr	r3, [r7, #16]
 801360c:	689b      	ldr	r3, [r3, #8]
 801360e:	4293      	cmp	r3, r2
 8013610:	bf28      	it	cs
 8013612:	4613      	movcs	r3, r2
 8013614:	461a      	mov	r2, r3
 8013616:	6879      	ldr	r1, [r7, #4]
 8013618:	68f8      	ldr	r0, [r7, #12]
 801361a:	f000 ffc7 	bl	80145ac <USBD_CtlContinueRx>
 801361e:	e030      	b.n	8013682 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013620:	68fb      	ldr	r3, [r7, #12]
 8013622:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013626:	b2db      	uxtb	r3, r3
 8013628:	2b03      	cmp	r3, #3
 801362a:	d10b      	bne.n	8013644 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013632:	691b      	ldr	r3, [r3, #16]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d005      	beq.n	8013644 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801363e:	691b      	ldr	r3, [r3, #16]
 8013640:	68f8      	ldr	r0, [r7, #12]
 8013642:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013644:	68f8      	ldr	r0, [r7, #12]
 8013646:	f000 ffc2 	bl	80145ce <USBD_CtlSendStatus>
 801364a:	e01a      	b.n	8013682 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013652:	b2db      	uxtb	r3, r3
 8013654:	2b03      	cmp	r3, #3
 8013656:	d114      	bne.n	8013682 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8013658:	68fb      	ldr	r3, [r7, #12]
 801365a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801365e:	699b      	ldr	r3, [r3, #24]
 8013660:	2b00      	cmp	r3, #0
 8013662:	d00e      	beq.n	8013682 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8013664:	68fb      	ldr	r3, [r7, #12]
 8013666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801366a:	699b      	ldr	r3, [r3, #24]
 801366c:	7afa      	ldrb	r2, [r7, #11]
 801366e:	4611      	mov	r1, r2
 8013670:	68f8      	ldr	r0, [r7, #12]
 8013672:	4798      	blx	r3
 8013674:	4603      	mov	r3, r0
 8013676:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8013678:	7dfb      	ldrb	r3, [r7, #23]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d001      	beq.n	8013682 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 801367e:	7dfb      	ldrb	r3, [r7, #23]
 8013680:	e000      	b.n	8013684 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8013682:	2300      	movs	r3, #0
}
 8013684:	4618      	mov	r0, r3
 8013686:	3718      	adds	r7, #24
 8013688:	46bd      	mov	sp, r7
 801368a:	bd80      	pop	{r7, pc}

0801368c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801368c:	b580      	push	{r7, lr}
 801368e:	b086      	sub	sp, #24
 8013690:	af00      	add	r7, sp, #0
 8013692:	60f8      	str	r0, [r7, #12]
 8013694:	460b      	mov	r3, r1
 8013696:	607a      	str	r2, [r7, #4]
 8013698:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 801369a:	7afb      	ldrb	r3, [r7, #11]
 801369c:	2b00      	cmp	r3, #0
 801369e:	d16b      	bne.n	8013778 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80136a0:	68fb      	ldr	r3, [r7, #12]
 80136a2:	3314      	adds	r3, #20
 80136a4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80136ac:	2b02      	cmp	r3, #2
 80136ae:	d156      	bne.n	801375e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80136b0:	693b      	ldr	r3, [r7, #16]
 80136b2:	689a      	ldr	r2, [r3, #8]
 80136b4:	693b      	ldr	r3, [r7, #16]
 80136b6:	68db      	ldr	r3, [r3, #12]
 80136b8:	429a      	cmp	r2, r3
 80136ba:	d914      	bls.n	80136e6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80136bc:	693b      	ldr	r3, [r7, #16]
 80136be:	689a      	ldr	r2, [r3, #8]
 80136c0:	693b      	ldr	r3, [r7, #16]
 80136c2:	68db      	ldr	r3, [r3, #12]
 80136c4:	1ad2      	subs	r2, r2, r3
 80136c6:	693b      	ldr	r3, [r7, #16]
 80136c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80136ca:	693b      	ldr	r3, [r7, #16]
 80136cc:	689b      	ldr	r3, [r3, #8]
 80136ce:	461a      	mov	r2, r3
 80136d0:	6879      	ldr	r1, [r7, #4]
 80136d2:	68f8      	ldr	r0, [r7, #12]
 80136d4:	f000 ff3c 	bl	8014550 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80136d8:	2300      	movs	r3, #0
 80136da:	2200      	movs	r2, #0
 80136dc:	2100      	movs	r1, #0
 80136de:	68f8      	ldr	r0, [r7, #12]
 80136e0:	f004 fc58 	bl	8017f94 <USBD_LL_PrepareReceive>
 80136e4:	e03b      	b.n	801375e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80136e6:	693b      	ldr	r3, [r7, #16]
 80136e8:	68da      	ldr	r2, [r3, #12]
 80136ea:	693b      	ldr	r3, [r7, #16]
 80136ec:	689b      	ldr	r3, [r3, #8]
 80136ee:	429a      	cmp	r2, r3
 80136f0:	d11c      	bne.n	801372c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80136f2:	693b      	ldr	r3, [r7, #16]
 80136f4:	685a      	ldr	r2, [r3, #4]
 80136f6:	693b      	ldr	r3, [r7, #16]
 80136f8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80136fa:	429a      	cmp	r2, r3
 80136fc:	d316      	bcc.n	801372c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80136fe:	693b      	ldr	r3, [r7, #16]
 8013700:	685a      	ldr	r2, [r3, #4]
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8013708:	429a      	cmp	r2, r3
 801370a:	d20f      	bcs.n	801372c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801370c:	2200      	movs	r2, #0
 801370e:	2100      	movs	r1, #0
 8013710:	68f8      	ldr	r0, [r7, #12]
 8013712:	f000 ff1d 	bl	8014550 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	2200      	movs	r2, #0
 801371a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801371e:	2300      	movs	r3, #0
 8013720:	2200      	movs	r2, #0
 8013722:	2100      	movs	r1, #0
 8013724:	68f8      	ldr	r0, [r7, #12]
 8013726:	f004 fc35 	bl	8017f94 <USBD_LL_PrepareReceive>
 801372a:	e018      	b.n	801375e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013732:	b2db      	uxtb	r3, r3
 8013734:	2b03      	cmp	r3, #3
 8013736:	d10b      	bne.n	8013750 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801373e:	68db      	ldr	r3, [r3, #12]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d005      	beq.n	8013750 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8013744:	68fb      	ldr	r3, [r7, #12]
 8013746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801374a:	68db      	ldr	r3, [r3, #12]
 801374c:	68f8      	ldr	r0, [r7, #12]
 801374e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013750:	2180      	movs	r1, #128	@ 0x80
 8013752:	68f8      	ldr	r0, [r7, #12]
 8013754:	f004 fb74 	bl	8017e40 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8013758:	68f8      	ldr	r0, [r7, #12]
 801375a:	f000 ff4b 	bl	80145f4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 801375e:	68fb      	ldr	r3, [r7, #12]
 8013760:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8013764:	2b01      	cmp	r3, #1
 8013766:	d122      	bne.n	80137ae <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8013768:	68f8      	ldr	r0, [r7, #12]
 801376a:	f7ff fe98 	bl	801349e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	2200      	movs	r2, #0
 8013772:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8013776:	e01a      	b.n	80137ae <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801377e:	b2db      	uxtb	r3, r3
 8013780:	2b03      	cmp	r3, #3
 8013782:	d114      	bne.n	80137ae <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801378a:	695b      	ldr	r3, [r3, #20]
 801378c:	2b00      	cmp	r3, #0
 801378e:	d00e      	beq.n	80137ae <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8013790:	68fb      	ldr	r3, [r7, #12]
 8013792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013796:	695b      	ldr	r3, [r3, #20]
 8013798:	7afa      	ldrb	r2, [r7, #11]
 801379a:	4611      	mov	r1, r2
 801379c:	68f8      	ldr	r0, [r7, #12]
 801379e:	4798      	blx	r3
 80137a0:	4603      	mov	r3, r0
 80137a2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80137a4:	7dfb      	ldrb	r3, [r7, #23]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d001      	beq.n	80137ae <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80137aa:	7dfb      	ldrb	r3, [r7, #23]
 80137ac:	e000      	b.n	80137b0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80137ae:	2300      	movs	r3, #0
}
 80137b0:	4618      	mov	r0, r3
 80137b2:	3718      	adds	r7, #24
 80137b4:	46bd      	mov	sp, r7
 80137b6:	bd80      	pop	{r7, pc}

080137b8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80137b8:	b580      	push	{r7, lr}
 80137ba:	b082      	sub	sp, #8
 80137bc:	af00      	add	r7, sp, #0
 80137be:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	2201      	movs	r2, #1
 80137c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	2200      	movs	r2, #0
 80137cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	2200      	movs	r2, #0
 80137d4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	2200      	movs	r2, #0
 80137da:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d101      	bne.n	80137ec <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80137e8:	2303      	movs	r3, #3
 80137ea:	e02f      	b.n	801384c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d00f      	beq.n	8013816 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80137fc:	685b      	ldr	r3, [r3, #4]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d009      	beq.n	8013816 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013808:	685b      	ldr	r3, [r3, #4]
 801380a:	687a      	ldr	r2, [r7, #4]
 801380c:	6852      	ldr	r2, [r2, #4]
 801380e:	b2d2      	uxtb	r2, r2
 8013810:	4611      	mov	r1, r2
 8013812:	6878      	ldr	r0, [r7, #4]
 8013814:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013816:	2340      	movs	r3, #64	@ 0x40
 8013818:	2200      	movs	r2, #0
 801381a:	2100      	movs	r1, #0
 801381c:	6878      	ldr	r0, [r7, #4]
 801381e:	f004 faca 	bl	8017db6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	2201      	movs	r2, #1
 8013826:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	2240      	movs	r2, #64	@ 0x40
 801382e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013832:	2340      	movs	r3, #64	@ 0x40
 8013834:	2200      	movs	r2, #0
 8013836:	2180      	movs	r1, #128	@ 0x80
 8013838:	6878      	ldr	r0, [r7, #4]
 801383a:	f004 fabc 	bl	8017db6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	2201      	movs	r2, #1
 8013842:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	2240      	movs	r2, #64	@ 0x40
 8013848:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801384a:	2300      	movs	r3, #0
}
 801384c:	4618      	mov	r0, r3
 801384e:	3708      	adds	r7, #8
 8013850:	46bd      	mov	sp, r7
 8013852:	bd80      	pop	{r7, pc}

08013854 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013854:	b480      	push	{r7}
 8013856:	b083      	sub	sp, #12
 8013858:	af00      	add	r7, sp, #0
 801385a:	6078      	str	r0, [r7, #4]
 801385c:	460b      	mov	r3, r1
 801385e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	78fa      	ldrb	r2, [r7, #3]
 8013864:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013866:	2300      	movs	r3, #0
}
 8013868:	4618      	mov	r0, r3
 801386a:	370c      	adds	r7, #12
 801386c:	46bd      	mov	sp, r7
 801386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013872:	4770      	bx	lr

08013874 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013874:	b480      	push	{r7}
 8013876:	b083      	sub	sp, #12
 8013878:	af00      	add	r7, sp, #0
 801387a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013882:	b2da      	uxtb	r2, r3
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	2204      	movs	r2, #4
 801388e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8013892:	2300      	movs	r3, #0
}
 8013894:	4618      	mov	r0, r3
 8013896:	370c      	adds	r7, #12
 8013898:	46bd      	mov	sp, r7
 801389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801389e:	4770      	bx	lr

080138a0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80138a0:	b480      	push	{r7}
 80138a2:	b083      	sub	sp, #12
 80138a4:	af00      	add	r7, sp, #0
 80138a6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80138ae:	b2db      	uxtb	r3, r3
 80138b0:	2b04      	cmp	r3, #4
 80138b2:	d106      	bne.n	80138c2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80138ba:	b2da      	uxtb	r2, r3
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80138c2:	2300      	movs	r3, #0
}
 80138c4:	4618      	mov	r0, r3
 80138c6:	370c      	adds	r7, #12
 80138c8:	46bd      	mov	sp, r7
 80138ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ce:	4770      	bx	lr

080138d0 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80138d0:	b580      	push	{r7, lr}
 80138d2:	b082      	sub	sp, #8
 80138d4:	af00      	add	r7, sp, #0
 80138d6:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d101      	bne.n	80138e6 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80138e2:	2303      	movs	r3, #3
 80138e4:	e012      	b.n	801390c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80138ec:	b2db      	uxtb	r3, r3
 80138ee:	2b03      	cmp	r3, #3
 80138f0:	d10b      	bne.n	801390a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80138f8:	69db      	ldr	r3, [r3, #28]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d005      	beq.n	801390a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013904:	69db      	ldr	r3, [r3, #28]
 8013906:	6878      	ldr	r0, [r7, #4]
 8013908:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801390a:	2300      	movs	r3, #0
}
 801390c:	4618      	mov	r0, r3
 801390e:	3708      	adds	r7, #8
 8013910:	46bd      	mov	sp, r7
 8013912:	bd80      	pop	{r7, pc}

08013914 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8013914:	b480      	push	{r7}
 8013916:	b087      	sub	sp, #28
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013920:	697b      	ldr	r3, [r7, #20]
 8013922:	781b      	ldrb	r3, [r3, #0]
 8013924:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013926:	697b      	ldr	r3, [r7, #20]
 8013928:	3301      	adds	r3, #1
 801392a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801392c:	697b      	ldr	r3, [r7, #20]
 801392e:	781b      	ldrb	r3, [r3, #0]
 8013930:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013932:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013936:	021b      	lsls	r3, r3, #8
 8013938:	b21a      	sxth	r2, r3
 801393a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801393e:	4313      	orrs	r3, r2
 8013940:	b21b      	sxth	r3, r3
 8013942:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013944:	89fb      	ldrh	r3, [r7, #14]
}
 8013946:	4618      	mov	r0, r3
 8013948:	371c      	adds	r7, #28
 801394a:	46bd      	mov	sp, r7
 801394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013950:	4770      	bx	lr
	...

08013954 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b084      	sub	sp, #16
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
 801395c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801395e:	2300      	movs	r3, #0
 8013960:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013962:	683b      	ldr	r3, [r7, #0]
 8013964:	781b      	ldrb	r3, [r3, #0]
 8013966:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801396a:	2b40      	cmp	r3, #64	@ 0x40
 801396c:	d005      	beq.n	801397a <USBD_StdDevReq+0x26>
 801396e:	2b40      	cmp	r3, #64	@ 0x40
 8013970:	d853      	bhi.n	8013a1a <USBD_StdDevReq+0xc6>
 8013972:	2b00      	cmp	r3, #0
 8013974:	d00b      	beq.n	801398e <USBD_StdDevReq+0x3a>
 8013976:	2b20      	cmp	r3, #32
 8013978:	d14f      	bne.n	8013a1a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013980:	689b      	ldr	r3, [r3, #8]
 8013982:	6839      	ldr	r1, [r7, #0]
 8013984:	6878      	ldr	r0, [r7, #4]
 8013986:	4798      	blx	r3
 8013988:	4603      	mov	r3, r0
 801398a:	73fb      	strb	r3, [r7, #15]
      break;
 801398c:	e04a      	b.n	8013a24 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801398e:	683b      	ldr	r3, [r7, #0]
 8013990:	785b      	ldrb	r3, [r3, #1]
 8013992:	2b09      	cmp	r3, #9
 8013994:	d83b      	bhi.n	8013a0e <USBD_StdDevReq+0xba>
 8013996:	a201      	add	r2, pc, #4	@ (adr r2, 801399c <USBD_StdDevReq+0x48>)
 8013998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801399c:	080139f1 	.word	0x080139f1
 80139a0:	08013a05 	.word	0x08013a05
 80139a4:	08013a0f 	.word	0x08013a0f
 80139a8:	080139fb 	.word	0x080139fb
 80139ac:	08013a0f 	.word	0x08013a0f
 80139b0:	080139cf 	.word	0x080139cf
 80139b4:	080139c5 	.word	0x080139c5
 80139b8:	08013a0f 	.word	0x08013a0f
 80139bc:	080139e7 	.word	0x080139e7
 80139c0:	080139d9 	.word	0x080139d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80139c4:	6839      	ldr	r1, [r7, #0]
 80139c6:	6878      	ldr	r0, [r7, #4]
 80139c8:	f000 f9de 	bl	8013d88 <USBD_GetDescriptor>
          break;
 80139cc:	e024      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80139ce:	6839      	ldr	r1, [r7, #0]
 80139d0:	6878      	ldr	r0, [r7, #4]
 80139d2:	f000 fb6d 	bl	80140b0 <USBD_SetAddress>
          break;
 80139d6:	e01f      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80139d8:	6839      	ldr	r1, [r7, #0]
 80139da:	6878      	ldr	r0, [r7, #4]
 80139dc:	f000 fbac 	bl	8014138 <USBD_SetConfig>
 80139e0:	4603      	mov	r3, r0
 80139e2:	73fb      	strb	r3, [r7, #15]
          break;
 80139e4:	e018      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80139e6:	6839      	ldr	r1, [r7, #0]
 80139e8:	6878      	ldr	r0, [r7, #4]
 80139ea:	f000 fc4b 	bl	8014284 <USBD_GetConfig>
          break;
 80139ee:	e013      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80139f0:	6839      	ldr	r1, [r7, #0]
 80139f2:	6878      	ldr	r0, [r7, #4]
 80139f4:	f000 fc7c 	bl	80142f0 <USBD_GetStatus>
          break;
 80139f8:	e00e      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80139fa:	6839      	ldr	r1, [r7, #0]
 80139fc:	6878      	ldr	r0, [r7, #4]
 80139fe:	f000 fcab 	bl	8014358 <USBD_SetFeature>
          break;
 8013a02:	e009      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013a04:	6839      	ldr	r1, [r7, #0]
 8013a06:	6878      	ldr	r0, [r7, #4]
 8013a08:	f000 fcba 	bl	8014380 <USBD_ClrFeature>
          break;
 8013a0c:	e004      	b.n	8013a18 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013a0e:	6839      	ldr	r1, [r7, #0]
 8013a10:	6878      	ldr	r0, [r7, #4]
 8013a12:	f000 fd11 	bl	8014438 <USBD_CtlError>
          break;
 8013a16:	bf00      	nop
      }
      break;
 8013a18:	e004      	b.n	8013a24 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8013a1a:	6839      	ldr	r1, [r7, #0]
 8013a1c:	6878      	ldr	r0, [r7, #4]
 8013a1e:	f000 fd0b 	bl	8014438 <USBD_CtlError>
      break;
 8013a22:	bf00      	nop
  }

  return ret;
 8013a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a26:	4618      	mov	r0, r3
 8013a28:	3710      	adds	r7, #16
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	bd80      	pop	{r7, pc}
 8013a2e:	bf00      	nop

08013a30 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013a30:	b580      	push	{r7, lr}
 8013a32:	b084      	sub	sp, #16
 8013a34:	af00      	add	r7, sp, #0
 8013a36:	6078      	str	r0, [r7, #4]
 8013a38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013a3e:	683b      	ldr	r3, [r7, #0]
 8013a40:	781b      	ldrb	r3, [r3, #0]
 8013a42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013a46:	2b40      	cmp	r3, #64	@ 0x40
 8013a48:	d005      	beq.n	8013a56 <USBD_StdItfReq+0x26>
 8013a4a:	2b40      	cmp	r3, #64	@ 0x40
 8013a4c:	d82f      	bhi.n	8013aae <USBD_StdItfReq+0x7e>
 8013a4e:	2b00      	cmp	r3, #0
 8013a50:	d001      	beq.n	8013a56 <USBD_StdItfReq+0x26>
 8013a52:	2b20      	cmp	r3, #32
 8013a54:	d12b      	bne.n	8013aae <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013a5c:	b2db      	uxtb	r3, r3
 8013a5e:	3b01      	subs	r3, #1
 8013a60:	2b02      	cmp	r3, #2
 8013a62:	d81d      	bhi.n	8013aa0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013a64:	683b      	ldr	r3, [r7, #0]
 8013a66:	889b      	ldrh	r3, [r3, #4]
 8013a68:	b2db      	uxtb	r3, r3
 8013a6a:	2b01      	cmp	r3, #1
 8013a6c:	d813      	bhi.n	8013a96 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013a74:	689b      	ldr	r3, [r3, #8]
 8013a76:	6839      	ldr	r1, [r7, #0]
 8013a78:	6878      	ldr	r0, [r7, #4]
 8013a7a:	4798      	blx	r3
 8013a7c:	4603      	mov	r3, r0
 8013a7e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013a80:	683b      	ldr	r3, [r7, #0]
 8013a82:	88db      	ldrh	r3, [r3, #6]
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d110      	bne.n	8013aaa <USBD_StdItfReq+0x7a>
 8013a88:	7bfb      	ldrb	r3, [r7, #15]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d10d      	bne.n	8013aaa <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013a8e:	6878      	ldr	r0, [r7, #4]
 8013a90:	f000 fd9d 	bl	80145ce <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013a94:	e009      	b.n	8013aaa <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8013a96:	6839      	ldr	r1, [r7, #0]
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f000 fccd 	bl	8014438 <USBD_CtlError>
          break;
 8013a9e:	e004      	b.n	8013aaa <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8013aa0:	6839      	ldr	r1, [r7, #0]
 8013aa2:	6878      	ldr	r0, [r7, #4]
 8013aa4:	f000 fcc8 	bl	8014438 <USBD_CtlError>
          break;
 8013aa8:	e000      	b.n	8013aac <USBD_StdItfReq+0x7c>
          break;
 8013aaa:	bf00      	nop
      }
      break;
 8013aac:	e004      	b.n	8013ab8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8013aae:	6839      	ldr	r1, [r7, #0]
 8013ab0:	6878      	ldr	r0, [r7, #4]
 8013ab2:	f000 fcc1 	bl	8014438 <USBD_CtlError>
      break;
 8013ab6:	bf00      	nop
  }

  return ret;
 8013ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8013aba:	4618      	mov	r0, r3
 8013abc:	3710      	adds	r7, #16
 8013abe:	46bd      	mov	sp, r7
 8013ac0:	bd80      	pop	{r7, pc}

08013ac2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ac2:	b580      	push	{r7, lr}
 8013ac4:	b084      	sub	sp, #16
 8013ac6:	af00      	add	r7, sp, #0
 8013ac8:	6078      	str	r0, [r7, #4]
 8013aca:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8013acc:	2300      	movs	r3, #0
 8013ace:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8013ad0:	683b      	ldr	r3, [r7, #0]
 8013ad2:	889b      	ldrh	r3, [r3, #4]
 8013ad4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013ad6:	683b      	ldr	r3, [r7, #0]
 8013ad8:	781b      	ldrb	r3, [r3, #0]
 8013ada:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8013ade:	2b40      	cmp	r3, #64	@ 0x40
 8013ae0:	d007      	beq.n	8013af2 <USBD_StdEPReq+0x30>
 8013ae2:	2b40      	cmp	r3, #64	@ 0x40
 8013ae4:	f200 8145 	bhi.w	8013d72 <USBD_StdEPReq+0x2b0>
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d00c      	beq.n	8013b06 <USBD_StdEPReq+0x44>
 8013aec:	2b20      	cmp	r3, #32
 8013aee:	f040 8140 	bne.w	8013d72 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013af8:	689b      	ldr	r3, [r3, #8]
 8013afa:	6839      	ldr	r1, [r7, #0]
 8013afc:	6878      	ldr	r0, [r7, #4]
 8013afe:	4798      	blx	r3
 8013b00:	4603      	mov	r3, r0
 8013b02:	73fb      	strb	r3, [r7, #15]
      break;
 8013b04:	e13a      	b.n	8013d7c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013b06:	683b      	ldr	r3, [r7, #0]
 8013b08:	785b      	ldrb	r3, [r3, #1]
 8013b0a:	2b03      	cmp	r3, #3
 8013b0c:	d007      	beq.n	8013b1e <USBD_StdEPReq+0x5c>
 8013b0e:	2b03      	cmp	r3, #3
 8013b10:	f300 8129 	bgt.w	8013d66 <USBD_StdEPReq+0x2a4>
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d07f      	beq.n	8013c18 <USBD_StdEPReq+0x156>
 8013b18:	2b01      	cmp	r3, #1
 8013b1a:	d03c      	beq.n	8013b96 <USBD_StdEPReq+0xd4>
 8013b1c:	e123      	b.n	8013d66 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b24:	b2db      	uxtb	r3, r3
 8013b26:	2b02      	cmp	r3, #2
 8013b28:	d002      	beq.n	8013b30 <USBD_StdEPReq+0x6e>
 8013b2a:	2b03      	cmp	r3, #3
 8013b2c:	d016      	beq.n	8013b5c <USBD_StdEPReq+0x9a>
 8013b2e:	e02c      	b.n	8013b8a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013b30:	7bbb      	ldrb	r3, [r7, #14]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d00d      	beq.n	8013b52 <USBD_StdEPReq+0x90>
 8013b36:	7bbb      	ldrb	r3, [r7, #14]
 8013b38:	2b80      	cmp	r3, #128	@ 0x80
 8013b3a:	d00a      	beq.n	8013b52 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013b3c:	7bbb      	ldrb	r3, [r7, #14]
 8013b3e:	4619      	mov	r1, r3
 8013b40:	6878      	ldr	r0, [r7, #4]
 8013b42:	f004 f97d 	bl	8017e40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013b46:	2180      	movs	r1, #128	@ 0x80
 8013b48:	6878      	ldr	r0, [r7, #4]
 8013b4a:	f004 f979 	bl	8017e40 <USBD_LL_StallEP>
 8013b4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013b50:	e020      	b.n	8013b94 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8013b52:	6839      	ldr	r1, [r7, #0]
 8013b54:	6878      	ldr	r0, [r7, #4]
 8013b56:	f000 fc6f 	bl	8014438 <USBD_CtlError>
              break;
 8013b5a:	e01b      	b.n	8013b94 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013b5c:	683b      	ldr	r3, [r7, #0]
 8013b5e:	885b      	ldrh	r3, [r3, #2]
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d10e      	bne.n	8013b82 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013b64:	7bbb      	ldrb	r3, [r7, #14]
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d00b      	beq.n	8013b82 <USBD_StdEPReq+0xc0>
 8013b6a:	7bbb      	ldrb	r3, [r7, #14]
 8013b6c:	2b80      	cmp	r3, #128	@ 0x80
 8013b6e:	d008      	beq.n	8013b82 <USBD_StdEPReq+0xc0>
 8013b70:	683b      	ldr	r3, [r7, #0]
 8013b72:	88db      	ldrh	r3, [r3, #6]
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d104      	bne.n	8013b82 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8013b78:	7bbb      	ldrb	r3, [r7, #14]
 8013b7a:	4619      	mov	r1, r3
 8013b7c:	6878      	ldr	r0, [r7, #4]
 8013b7e:	f004 f95f 	bl	8017e40 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013b82:	6878      	ldr	r0, [r7, #4]
 8013b84:	f000 fd23 	bl	80145ce <USBD_CtlSendStatus>

              break;
 8013b88:	e004      	b.n	8013b94 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8013b8a:	6839      	ldr	r1, [r7, #0]
 8013b8c:	6878      	ldr	r0, [r7, #4]
 8013b8e:	f000 fc53 	bl	8014438 <USBD_CtlError>
              break;
 8013b92:	bf00      	nop
          }
          break;
 8013b94:	e0ec      	b.n	8013d70 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b9c:	b2db      	uxtb	r3, r3
 8013b9e:	2b02      	cmp	r3, #2
 8013ba0:	d002      	beq.n	8013ba8 <USBD_StdEPReq+0xe6>
 8013ba2:	2b03      	cmp	r3, #3
 8013ba4:	d016      	beq.n	8013bd4 <USBD_StdEPReq+0x112>
 8013ba6:	e030      	b.n	8013c0a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013ba8:	7bbb      	ldrb	r3, [r7, #14]
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d00d      	beq.n	8013bca <USBD_StdEPReq+0x108>
 8013bae:	7bbb      	ldrb	r3, [r7, #14]
 8013bb0:	2b80      	cmp	r3, #128	@ 0x80
 8013bb2:	d00a      	beq.n	8013bca <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013bb4:	7bbb      	ldrb	r3, [r7, #14]
 8013bb6:	4619      	mov	r1, r3
 8013bb8:	6878      	ldr	r0, [r7, #4]
 8013bba:	f004 f941 	bl	8017e40 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8013bbe:	2180      	movs	r1, #128	@ 0x80
 8013bc0:	6878      	ldr	r0, [r7, #4]
 8013bc2:	f004 f93d 	bl	8017e40 <USBD_LL_StallEP>
 8013bc6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013bc8:	e025      	b.n	8013c16 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8013bca:	6839      	ldr	r1, [r7, #0]
 8013bcc:	6878      	ldr	r0, [r7, #4]
 8013bce:	f000 fc33 	bl	8014438 <USBD_CtlError>
              break;
 8013bd2:	e020      	b.n	8013c16 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013bd4:	683b      	ldr	r3, [r7, #0]
 8013bd6:	885b      	ldrh	r3, [r3, #2]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d11b      	bne.n	8013c14 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013bdc:	7bbb      	ldrb	r3, [r7, #14]
 8013bde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d004      	beq.n	8013bf0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013be6:	7bbb      	ldrb	r3, [r7, #14]
 8013be8:	4619      	mov	r1, r3
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f004 f947 	bl	8017e7e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013bf0:	6878      	ldr	r0, [r7, #4]
 8013bf2:	f000 fcec 	bl	80145ce <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013bfc:	689b      	ldr	r3, [r3, #8]
 8013bfe:	6839      	ldr	r1, [r7, #0]
 8013c00:	6878      	ldr	r0, [r7, #4]
 8013c02:	4798      	blx	r3
 8013c04:	4603      	mov	r3, r0
 8013c06:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8013c08:	e004      	b.n	8013c14 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8013c0a:	6839      	ldr	r1, [r7, #0]
 8013c0c:	6878      	ldr	r0, [r7, #4]
 8013c0e:	f000 fc13 	bl	8014438 <USBD_CtlError>
              break;
 8013c12:	e000      	b.n	8013c16 <USBD_StdEPReq+0x154>
              break;
 8013c14:	bf00      	nop
          }
          break;
 8013c16:	e0ab      	b.n	8013d70 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c1e:	b2db      	uxtb	r3, r3
 8013c20:	2b02      	cmp	r3, #2
 8013c22:	d002      	beq.n	8013c2a <USBD_StdEPReq+0x168>
 8013c24:	2b03      	cmp	r3, #3
 8013c26:	d032      	beq.n	8013c8e <USBD_StdEPReq+0x1cc>
 8013c28:	e097      	b.n	8013d5a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013c2a:	7bbb      	ldrb	r3, [r7, #14]
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d007      	beq.n	8013c40 <USBD_StdEPReq+0x17e>
 8013c30:	7bbb      	ldrb	r3, [r7, #14]
 8013c32:	2b80      	cmp	r3, #128	@ 0x80
 8013c34:	d004      	beq.n	8013c40 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8013c36:	6839      	ldr	r1, [r7, #0]
 8013c38:	6878      	ldr	r0, [r7, #4]
 8013c3a:	f000 fbfd 	bl	8014438 <USBD_CtlError>
                break;
 8013c3e:	e091      	b.n	8013d64 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013c40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	da0b      	bge.n	8013c60 <USBD_StdEPReq+0x19e>
 8013c48:	7bbb      	ldrb	r3, [r7, #14]
 8013c4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013c4e:	4613      	mov	r3, r2
 8013c50:	009b      	lsls	r3, r3, #2
 8013c52:	4413      	add	r3, r2
 8013c54:	009b      	lsls	r3, r3, #2
 8013c56:	3310      	adds	r3, #16
 8013c58:	687a      	ldr	r2, [r7, #4]
 8013c5a:	4413      	add	r3, r2
 8013c5c:	3304      	adds	r3, #4
 8013c5e:	e00b      	b.n	8013c78 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013c60:	7bbb      	ldrb	r3, [r7, #14]
 8013c62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013c66:	4613      	mov	r3, r2
 8013c68:	009b      	lsls	r3, r3, #2
 8013c6a:	4413      	add	r3, r2
 8013c6c:	009b      	lsls	r3, r3, #2
 8013c6e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013c72:	687a      	ldr	r2, [r7, #4]
 8013c74:	4413      	add	r3, r2
 8013c76:	3304      	adds	r3, #4
 8013c78:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8013c7a:	68bb      	ldr	r3, [r7, #8]
 8013c7c:	2200      	movs	r2, #0
 8013c7e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013c80:	68bb      	ldr	r3, [r7, #8]
 8013c82:	2202      	movs	r2, #2
 8013c84:	4619      	mov	r1, r3
 8013c86:	6878      	ldr	r0, [r7, #4]
 8013c88:	f000 fc47 	bl	801451a <USBD_CtlSendData>
              break;
 8013c8c:	e06a      	b.n	8013d64 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013c8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	da11      	bge.n	8013cba <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013c96:	7bbb      	ldrb	r3, [r7, #14]
 8013c98:	f003 020f 	and.w	r2, r3, #15
 8013c9c:	6879      	ldr	r1, [r7, #4]
 8013c9e:	4613      	mov	r3, r2
 8013ca0:	009b      	lsls	r3, r3, #2
 8013ca2:	4413      	add	r3, r2
 8013ca4:	009b      	lsls	r3, r3, #2
 8013ca6:	440b      	add	r3, r1
 8013ca8:	3324      	adds	r3, #36	@ 0x24
 8013caa:	881b      	ldrh	r3, [r3, #0]
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	d117      	bne.n	8013ce0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013cb0:	6839      	ldr	r1, [r7, #0]
 8013cb2:	6878      	ldr	r0, [r7, #4]
 8013cb4:	f000 fbc0 	bl	8014438 <USBD_CtlError>
                  break;
 8013cb8:	e054      	b.n	8013d64 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013cba:	7bbb      	ldrb	r3, [r7, #14]
 8013cbc:	f003 020f 	and.w	r2, r3, #15
 8013cc0:	6879      	ldr	r1, [r7, #4]
 8013cc2:	4613      	mov	r3, r2
 8013cc4:	009b      	lsls	r3, r3, #2
 8013cc6:	4413      	add	r3, r2
 8013cc8:	009b      	lsls	r3, r3, #2
 8013cca:	440b      	add	r3, r1
 8013ccc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013cd0:	881b      	ldrh	r3, [r3, #0]
 8013cd2:	2b00      	cmp	r3, #0
 8013cd4:	d104      	bne.n	8013ce0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013cd6:	6839      	ldr	r1, [r7, #0]
 8013cd8:	6878      	ldr	r0, [r7, #4]
 8013cda:	f000 fbad 	bl	8014438 <USBD_CtlError>
                  break;
 8013cde:	e041      	b.n	8013d64 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013ce0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	da0b      	bge.n	8013d00 <USBD_StdEPReq+0x23e>
 8013ce8:	7bbb      	ldrb	r3, [r7, #14]
 8013cea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013cee:	4613      	mov	r3, r2
 8013cf0:	009b      	lsls	r3, r3, #2
 8013cf2:	4413      	add	r3, r2
 8013cf4:	009b      	lsls	r3, r3, #2
 8013cf6:	3310      	adds	r3, #16
 8013cf8:	687a      	ldr	r2, [r7, #4]
 8013cfa:	4413      	add	r3, r2
 8013cfc:	3304      	adds	r3, #4
 8013cfe:	e00b      	b.n	8013d18 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013d00:	7bbb      	ldrb	r3, [r7, #14]
 8013d02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013d06:	4613      	mov	r3, r2
 8013d08:	009b      	lsls	r3, r3, #2
 8013d0a:	4413      	add	r3, r2
 8013d0c:	009b      	lsls	r3, r3, #2
 8013d0e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013d12:	687a      	ldr	r2, [r7, #4]
 8013d14:	4413      	add	r3, r2
 8013d16:	3304      	adds	r3, #4
 8013d18:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013d1a:	7bbb      	ldrb	r3, [r7, #14]
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d002      	beq.n	8013d26 <USBD_StdEPReq+0x264>
 8013d20:	7bbb      	ldrb	r3, [r7, #14]
 8013d22:	2b80      	cmp	r3, #128	@ 0x80
 8013d24:	d103      	bne.n	8013d2e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8013d26:	68bb      	ldr	r3, [r7, #8]
 8013d28:	2200      	movs	r2, #0
 8013d2a:	601a      	str	r2, [r3, #0]
 8013d2c:	e00e      	b.n	8013d4c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013d2e:	7bbb      	ldrb	r3, [r7, #14]
 8013d30:	4619      	mov	r1, r3
 8013d32:	6878      	ldr	r0, [r7, #4]
 8013d34:	f004 f8c2 	bl	8017ebc <USBD_LL_IsStallEP>
 8013d38:	4603      	mov	r3, r0
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d003      	beq.n	8013d46 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8013d3e:	68bb      	ldr	r3, [r7, #8]
 8013d40:	2201      	movs	r2, #1
 8013d42:	601a      	str	r2, [r3, #0]
 8013d44:	e002      	b.n	8013d4c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8013d46:	68bb      	ldr	r3, [r7, #8]
 8013d48:	2200      	movs	r2, #0
 8013d4a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013d4c:	68bb      	ldr	r3, [r7, #8]
 8013d4e:	2202      	movs	r2, #2
 8013d50:	4619      	mov	r1, r3
 8013d52:	6878      	ldr	r0, [r7, #4]
 8013d54:	f000 fbe1 	bl	801451a <USBD_CtlSendData>
              break;
 8013d58:	e004      	b.n	8013d64 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8013d5a:	6839      	ldr	r1, [r7, #0]
 8013d5c:	6878      	ldr	r0, [r7, #4]
 8013d5e:	f000 fb6b 	bl	8014438 <USBD_CtlError>
              break;
 8013d62:	bf00      	nop
          }
          break;
 8013d64:	e004      	b.n	8013d70 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8013d66:	6839      	ldr	r1, [r7, #0]
 8013d68:	6878      	ldr	r0, [r7, #4]
 8013d6a:	f000 fb65 	bl	8014438 <USBD_CtlError>
          break;
 8013d6e:	bf00      	nop
      }
      break;
 8013d70:	e004      	b.n	8013d7c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8013d72:	6839      	ldr	r1, [r7, #0]
 8013d74:	6878      	ldr	r0, [r7, #4]
 8013d76:	f000 fb5f 	bl	8014438 <USBD_CtlError>
      break;
 8013d7a:	bf00      	nop
  }

  return ret;
 8013d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d7e:	4618      	mov	r0, r3
 8013d80:	3710      	adds	r7, #16
 8013d82:	46bd      	mov	sp, r7
 8013d84:	bd80      	pop	{r7, pc}
	...

08013d88 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d88:	b580      	push	{r7, lr}
 8013d8a:	b084      	sub	sp, #16
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	6078      	str	r0, [r7, #4]
 8013d90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013d92:	2300      	movs	r3, #0
 8013d94:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8013d96:	2300      	movs	r3, #0
 8013d98:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8013d9a:	2300      	movs	r3, #0
 8013d9c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013d9e:	683b      	ldr	r3, [r7, #0]
 8013da0:	885b      	ldrh	r3, [r3, #2]
 8013da2:	0a1b      	lsrs	r3, r3, #8
 8013da4:	b29b      	uxth	r3, r3
 8013da6:	3b01      	subs	r3, #1
 8013da8:	2b0e      	cmp	r3, #14
 8013daa:	f200 8152 	bhi.w	8014052 <USBD_GetDescriptor+0x2ca>
 8013dae:	a201      	add	r2, pc, #4	@ (adr r2, 8013db4 <USBD_GetDescriptor+0x2c>)
 8013db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013db4:	08013e25 	.word	0x08013e25
 8013db8:	08013e3d 	.word	0x08013e3d
 8013dbc:	08013e7d 	.word	0x08013e7d
 8013dc0:	08014053 	.word	0x08014053
 8013dc4:	08014053 	.word	0x08014053
 8013dc8:	08013ff3 	.word	0x08013ff3
 8013dcc:	0801401f 	.word	0x0801401f
 8013dd0:	08014053 	.word	0x08014053
 8013dd4:	08014053 	.word	0x08014053
 8013dd8:	08014053 	.word	0x08014053
 8013ddc:	08014053 	.word	0x08014053
 8013de0:	08014053 	.word	0x08014053
 8013de4:	08014053 	.word	0x08014053
 8013de8:	08014053 	.word	0x08014053
 8013dec:	08013df1 	.word	0x08013df1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013df6:	69db      	ldr	r3, [r3, #28]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d00b      	beq.n	8013e14 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013e02:	69db      	ldr	r3, [r3, #28]
 8013e04:	687a      	ldr	r2, [r7, #4]
 8013e06:	7c12      	ldrb	r2, [r2, #16]
 8013e08:	f107 0108 	add.w	r1, r7, #8
 8013e0c:	4610      	mov	r0, r2
 8013e0e:	4798      	blx	r3
 8013e10:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013e12:	e126      	b.n	8014062 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013e14:	6839      	ldr	r1, [r7, #0]
 8013e16:	6878      	ldr	r0, [r7, #4]
 8013e18:	f000 fb0e 	bl	8014438 <USBD_CtlError>
        err++;
 8013e1c:	7afb      	ldrb	r3, [r7, #11]
 8013e1e:	3301      	adds	r3, #1
 8013e20:	72fb      	strb	r3, [r7, #11]
      break;
 8013e22:	e11e      	b.n	8014062 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	687a      	ldr	r2, [r7, #4]
 8013e2e:	7c12      	ldrb	r2, [r2, #16]
 8013e30:	f107 0108 	add.w	r1, r7, #8
 8013e34:	4610      	mov	r0, r2
 8013e36:	4798      	blx	r3
 8013e38:	60f8      	str	r0, [r7, #12]
      break;
 8013e3a:	e112      	b.n	8014062 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	7c1b      	ldrb	r3, [r3, #16]
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d10d      	bne.n	8013e60 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013e4c:	f107 0208 	add.w	r2, r7, #8
 8013e50:	4610      	mov	r0, r2
 8013e52:	4798      	blx	r3
 8013e54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	3301      	adds	r3, #1
 8013e5a:	2202      	movs	r2, #2
 8013e5c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013e5e:	e100      	b.n	8014062 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e68:	f107 0208 	add.w	r2, r7, #8
 8013e6c:	4610      	mov	r0, r2
 8013e6e:	4798      	blx	r3
 8013e70:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013e72:	68fb      	ldr	r3, [r7, #12]
 8013e74:	3301      	adds	r3, #1
 8013e76:	2202      	movs	r2, #2
 8013e78:	701a      	strb	r2, [r3, #0]
      break;
 8013e7a:	e0f2      	b.n	8014062 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013e7c:	683b      	ldr	r3, [r7, #0]
 8013e7e:	885b      	ldrh	r3, [r3, #2]
 8013e80:	b2db      	uxtb	r3, r3
 8013e82:	2b05      	cmp	r3, #5
 8013e84:	f200 80ac 	bhi.w	8013fe0 <USBD_GetDescriptor+0x258>
 8013e88:	a201      	add	r2, pc, #4	@ (adr r2, 8013e90 <USBD_GetDescriptor+0x108>)
 8013e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013e8e:	bf00      	nop
 8013e90:	08013ea9 	.word	0x08013ea9
 8013e94:	08013edd 	.word	0x08013edd
 8013e98:	08013f11 	.word	0x08013f11
 8013e9c:	08013f45 	.word	0x08013f45
 8013ea0:	08013f79 	.word	0x08013f79
 8013ea4:	08013fad 	.word	0x08013fad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013eae:	685b      	ldr	r3, [r3, #4]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d00b      	beq.n	8013ecc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013eba:	685b      	ldr	r3, [r3, #4]
 8013ebc:	687a      	ldr	r2, [r7, #4]
 8013ebe:	7c12      	ldrb	r2, [r2, #16]
 8013ec0:	f107 0108 	add.w	r1, r7, #8
 8013ec4:	4610      	mov	r0, r2
 8013ec6:	4798      	blx	r3
 8013ec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013eca:	e091      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013ecc:	6839      	ldr	r1, [r7, #0]
 8013ece:	6878      	ldr	r0, [r7, #4]
 8013ed0:	f000 fab2 	bl	8014438 <USBD_CtlError>
            err++;
 8013ed4:	7afb      	ldrb	r3, [r7, #11]
 8013ed6:	3301      	adds	r3, #1
 8013ed8:	72fb      	strb	r3, [r7, #11]
          break;
 8013eda:	e089      	b.n	8013ff0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013ee2:	689b      	ldr	r3, [r3, #8]
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d00b      	beq.n	8013f00 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013eee:	689b      	ldr	r3, [r3, #8]
 8013ef0:	687a      	ldr	r2, [r7, #4]
 8013ef2:	7c12      	ldrb	r2, [r2, #16]
 8013ef4:	f107 0108 	add.w	r1, r7, #8
 8013ef8:	4610      	mov	r0, r2
 8013efa:	4798      	blx	r3
 8013efc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013efe:	e077      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013f00:	6839      	ldr	r1, [r7, #0]
 8013f02:	6878      	ldr	r0, [r7, #4]
 8013f04:	f000 fa98 	bl	8014438 <USBD_CtlError>
            err++;
 8013f08:	7afb      	ldrb	r3, [r7, #11]
 8013f0a:	3301      	adds	r3, #1
 8013f0c:	72fb      	strb	r3, [r7, #11]
          break;
 8013f0e:	e06f      	b.n	8013ff0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f16:	68db      	ldr	r3, [r3, #12]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d00b      	beq.n	8013f34 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f22:	68db      	ldr	r3, [r3, #12]
 8013f24:	687a      	ldr	r2, [r7, #4]
 8013f26:	7c12      	ldrb	r2, [r2, #16]
 8013f28:	f107 0108 	add.w	r1, r7, #8
 8013f2c:	4610      	mov	r0, r2
 8013f2e:	4798      	blx	r3
 8013f30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013f32:	e05d      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013f34:	6839      	ldr	r1, [r7, #0]
 8013f36:	6878      	ldr	r0, [r7, #4]
 8013f38:	f000 fa7e 	bl	8014438 <USBD_CtlError>
            err++;
 8013f3c:	7afb      	ldrb	r3, [r7, #11]
 8013f3e:	3301      	adds	r3, #1
 8013f40:	72fb      	strb	r3, [r7, #11]
          break;
 8013f42:	e055      	b.n	8013ff0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f4a:	691b      	ldr	r3, [r3, #16]
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d00b      	beq.n	8013f68 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f56:	691b      	ldr	r3, [r3, #16]
 8013f58:	687a      	ldr	r2, [r7, #4]
 8013f5a:	7c12      	ldrb	r2, [r2, #16]
 8013f5c:	f107 0108 	add.w	r1, r7, #8
 8013f60:	4610      	mov	r0, r2
 8013f62:	4798      	blx	r3
 8013f64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013f66:	e043      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013f68:	6839      	ldr	r1, [r7, #0]
 8013f6a:	6878      	ldr	r0, [r7, #4]
 8013f6c:	f000 fa64 	bl	8014438 <USBD_CtlError>
            err++;
 8013f70:	7afb      	ldrb	r3, [r7, #11]
 8013f72:	3301      	adds	r3, #1
 8013f74:	72fb      	strb	r3, [r7, #11]
          break;
 8013f76:	e03b      	b.n	8013ff0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f7e:	695b      	ldr	r3, [r3, #20]
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d00b      	beq.n	8013f9c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013f8a:	695b      	ldr	r3, [r3, #20]
 8013f8c:	687a      	ldr	r2, [r7, #4]
 8013f8e:	7c12      	ldrb	r2, [r2, #16]
 8013f90:	f107 0108 	add.w	r1, r7, #8
 8013f94:	4610      	mov	r0, r2
 8013f96:	4798      	blx	r3
 8013f98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013f9a:	e029      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013f9c:	6839      	ldr	r1, [r7, #0]
 8013f9e:	6878      	ldr	r0, [r7, #4]
 8013fa0:	f000 fa4a 	bl	8014438 <USBD_CtlError>
            err++;
 8013fa4:	7afb      	ldrb	r3, [r7, #11]
 8013fa6:	3301      	adds	r3, #1
 8013fa8:	72fb      	strb	r3, [r7, #11]
          break;
 8013faa:	e021      	b.n	8013ff0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013fb2:	699b      	ldr	r3, [r3, #24]
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d00b      	beq.n	8013fd0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013fbe:	699b      	ldr	r3, [r3, #24]
 8013fc0:	687a      	ldr	r2, [r7, #4]
 8013fc2:	7c12      	ldrb	r2, [r2, #16]
 8013fc4:	f107 0108 	add.w	r1, r7, #8
 8013fc8:	4610      	mov	r0, r2
 8013fca:	4798      	blx	r3
 8013fcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013fce:	e00f      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013fd0:	6839      	ldr	r1, [r7, #0]
 8013fd2:	6878      	ldr	r0, [r7, #4]
 8013fd4:	f000 fa30 	bl	8014438 <USBD_CtlError>
            err++;
 8013fd8:	7afb      	ldrb	r3, [r7, #11]
 8013fda:	3301      	adds	r3, #1
 8013fdc:	72fb      	strb	r3, [r7, #11]
          break;
 8013fde:	e007      	b.n	8013ff0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013fe0:	6839      	ldr	r1, [r7, #0]
 8013fe2:	6878      	ldr	r0, [r7, #4]
 8013fe4:	f000 fa28 	bl	8014438 <USBD_CtlError>
          err++;
 8013fe8:	7afb      	ldrb	r3, [r7, #11]
 8013fea:	3301      	adds	r3, #1
 8013fec:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013fee:	bf00      	nop
      }
      break;
 8013ff0:	e037      	b.n	8014062 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	7c1b      	ldrb	r3, [r3, #16]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d109      	bne.n	801400e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8014000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014002:	f107 0208 	add.w	r2, r7, #8
 8014006:	4610      	mov	r0, r2
 8014008:	4798      	blx	r3
 801400a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801400c:	e029      	b.n	8014062 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801400e:	6839      	ldr	r1, [r7, #0]
 8014010:	6878      	ldr	r0, [r7, #4]
 8014012:	f000 fa11 	bl	8014438 <USBD_CtlError>
        err++;
 8014016:	7afb      	ldrb	r3, [r7, #11]
 8014018:	3301      	adds	r3, #1
 801401a:	72fb      	strb	r3, [r7, #11]
      break;
 801401c:	e021      	b.n	8014062 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	7c1b      	ldrb	r3, [r3, #16]
 8014022:	2b00      	cmp	r3, #0
 8014024:	d10d      	bne.n	8014042 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801402e:	f107 0208 	add.w	r2, r7, #8
 8014032:	4610      	mov	r0, r2
 8014034:	4798      	blx	r3
 8014036:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	3301      	adds	r3, #1
 801403c:	2207      	movs	r2, #7
 801403e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8014040:	e00f      	b.n	8014062 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8014042:	6839      	ldr	r1, [r7, #0]
 8014044:	6878      	ldr	r0, [r7, #4]
 8014046:	f000 f9f7 	bl	8014438 <USBD_CtlError>
        err++;
 801404a:	7afb      	ldrb	r3, [r7, #11]
 801404c:	3301      	adds	r3, #1
 801404e:	72fb      	strb	r3, [r7, #11]
      break;
 8014050:	e007      	b.n	8014062 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8014052:	6839      	ldr	r1, [r7, #0]
 8014054:	6878      	ldr	r0, [r7, #4]
 8014056:	f000 f9ef 	bl	8014438 <USBD_CtlError>
      err++;
 801405a:	7afb      	ldrb	r3, [r7, #11]
 801405c:	3301      	adds	r3, #1
 801405e:	72fb      	strb	r3, [r7, #11]
      break;
 8014060:	bf00      	nop
  }

  if (err != 0U)
 8014062:	7afb      	ldrb	r3, [r7, #11]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d11e      	bne.n	80140a6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8014068:	683b      	ldr	r3, [r7, #0]
 801406a:	88db      	ldrh	r3, [r3, #6]
 801406c:	2b00      	cmp	r3, #0
 801406e:	d016      	beq.n	801409e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8014070:	893b      	ldrh	r3, [r7, #8]
 8014072:	2b00      	cmp	r3, #0
 8014074:	d00e      	beq.n	8014094 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8014076:	683b      	ldr	r3, [r7, #0]
 8014078:	88da      	ldrh	r2, [r3, #6]
 801407a:	893b      	ldrh	r3, [r7, #8]
 801407c:	4293      	cmp	r3, r2
 801407e:	bf28      	it	cs
 8014080:	4613      	movcs	r3, r2
 8014082:	b29b      	uxth	r3, r3
 8014084:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8014086:	893b      	ldrh	r3, [r7, #8]
 8014088:	461a      	mov	r2, r3
 801408a:	68f9      	ldr	r1, [r7, #12]
 801408c:	6878      	ldr	r0, [r7, #4]
 801408e:	f000 fa44 	bl	801451a <USBD_CtlSendData>
 8014092:	e009      	b.n	80140a8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8014094:	6839      	ldr	r1, [r7, #0]
 8014096:	6878      	ldr	r0, [r7, #4]
 8014098:	f000 f9ce 	bl	8014438 <USBD_CtlError>
 801409c:	e004      	b.n	80140a8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801409e:	6878      	ldr	r0, [r7, #4]
 80140a0:	f000 fa95 	bl	80145ce <USBD_CtlSendStatus>
 80140a4:	e000      	b.n	80140a8 <USBD_GetDescriptor+0x320>
    return;
 80140a6:	bf00      	nop
  }
}
 80140a8:	3710      	adds	r7, #16
 80140aa:	46bd      	mov	sp, r7
 80140ac:	bd80      	pop	{r7, pc}
 80140ae:	bf00      	nop

080140b0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b084      	sub	sp, #16
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	6078      	str	r0, [r7, #4]
 80140b8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80140ba:	683b      	ldr	r3, [r7, #0]
 80140bc:	889b      	ldrh	r3, [r3, #4]
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d131      	bne.n	8014126 <USBD_SetAddress+0x76>
 80140c2:	683b      	ldr	r3, [r7, #0]
 80140c4:	88db      	ldrh	r3, [r3, #6]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d12d      	bne.n	8014126 <USBD_SetAddress+0x76>
 80140ca:	683b      	ldr	r3, [r7, #0]
 80140cc:	885b      	ldrh	r3, [r3, #2]
 80140ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80140d0:	d829      	bhi.n	8014126 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80140d2:	683b      	ldr	r3, [r7, #0]
 80140d4:	885b      	ldrh	r3, [r3, #2]
 80140d6:	b2db      	uxtb	r3, r3
 80140d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80140dc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80140e4:	b2db      	uxtb	r3, r3
 80140e6:	2b03      	cmp	r3, #3
 80140e8:	d104      	bne.n	80140f4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80140ea:	6839      	ldr	r1, [r7, #0]
 80140ec:	6878      	ldr	r0, [r7, #4]
 80140ee:	f000 f9a3 	bl	8014438 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80140f2:	e01d      	b.n	8014130 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	7bfa      	ldrb	r2, [r7, #15]
 80140f8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80140fc:	7bfb      	ldrb	r3, [r7, #15]
 80140fe:	4619      	mov	r1, r3
 8014100:	6878      	ldr	r0, [r7, #4]
 8014102:	f003 ff07 	bl	8017f14 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8014106:	6878      	ldr	r0, [r7, #4]
 8014108:	f000 fa61 	bl	80145ce <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801410c:	7bfb      	ldrb	r3, [r7, #15]
 801410e:	2b00      	cmp	r3, #0
 8014110:	d004      	beq.n	801411c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	2202      	movs	r2, #2
 8014116:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801411a:	e009      	b.n	8014130 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	2201      	movs	r2, #1
 8014120:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014124:	e004      	b.n	8014130 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8014126:	6839      	ldr	r1, [r7, #0]
 8014128:	6878      	ldr	r0, [r7, #4]
 801412a:	f000 f985 	bl	8014438 <USBD_CtlError>
  }
}
 801412e:	bf00      	nop
 8014130:	bf00      	nop
 8014132:	3710      	adds	r7, #16
 8014134:	46bd      	mov	sp, r7
 8014136:	bd80      	pop	{r7, pc}

08014138 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b084      	sub	sp, #16
 801413c:	af00      	add	r7, sp, #0
 801413e:	6078      	str	r0, [r7, #4]
 8014140:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8014142:	2300      	movs	r3, #0
 8014144:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8014146:	683b      	ldr	r3, [r7, #0]
 8014148:	885b      	ldrh	r3, [r3, #2]
 801414a:	b2da      	uxtb	r2, r3
 801414c:	4b4c      	ldr	r3, [pc, #304]	@ (8014280 <USBD_SetConfig+0x148>)
 801414e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8014150:	4b4b      	ldr	r3, [pc, #300]	@ (8014280 <USBD_SetConfig+0x148>)
 8014152:	781b      	ldrb	r3, [r3, #0]
 8014154:	2b01      	cmp	r3, #1
 8014156:	d905      	bls.n	8014164 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8014158:	6839      	ldr	r1, [r7, #0]
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f000 f96c 	bl	8014438 <USBD_CtlError>
    return USBD_FAIL;
 8014160:	2303      	movs	r3, #3
 8014162:	e088      	b.n	8014276 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801416a:	b2db      	uxtb	r3, r3
 801416c:	2b02      	cmp	r3, #2
 801416e:	d002      	beq.n	8014176 <USBD_SetConfig+0x3e>
 8014170:	2b03      	cmp	r3, #3
 8014172:	d025      	beq.n	80141c0 <USBD_SetConfig+0x88>
 8014174:	e071      	b.n	801425a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8014176:	4b42      	ldr	r3, [pc, #264]	@ (8014280 <USBD_SetConfig+0x148>)
 8014178:	781b      	ldrb	r3, [r3, #0]
 801417a:	2b00      	cmp	r3, #0
 801417c:	d01c      	beq.n	80141b8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801417e:	4b40      	ldr	r3, [pc, #256]	@ (8014280 <USBD_SetConfig+0x148>)
 8014180:	781b      	ldrb	r3, [r3, #0]
 8014182:	461a      	mov	r2, r3
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014188:	4b3d      	ldr	r3, [pc, #244]	@ (8014280 <USBD_SetConfig+0x148>)
 801418a:	781b      	ldrb	r3, [r3, #0]
 801418c:	4619      	mov	r1, r3
 801418e:	6878      	ldr	r0, [r7, #4]
 8014190:	f7ff f990 	bl	80134b4 <USBD_SetClassConfig>
 8014194:	4603      	mov	r3, r0
 8014196:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8014198:	7bfb      	ldrb	r3, [r7, #15]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d004      	beq.n	80141a8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801419e:	6839      	ldr	r1, [r7, #0]
 80141a0:	6878      	ldr	r0, [r7, #4]
 80141a2:	f000 f949 	bl	8014438 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80141a6:	e065      	b.n	8014274 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80141a8:	6878      	ldr	r0, [r7, #4]
 80141aa:	f000 fa10 	bl	80145ce <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	2203      	movs	r2, #3
 80141b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80141b6:	e05d      	b.n	8014274 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80141b8:	6878      	ldr	r0, [r7, #4]
 80141ba:	f000 fa08 	bl	80145ce <USBD_CtlSendStatus>
      break;
 80141be:	e059      	b.n	8014274 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80141c0:	4b2f      	ldr	r3, [pc, #188]	@ (8014280 <USBD_SetConfig+0x148>)
 80141c2:	781b      	ldrb	r3, [r3, #0]
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d112      	bne.n	80141ee <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2202      	movs	r2, #2
 80141cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80141d0:	4b2b      	ldr	r3, [pc, #172]	@ (8014280 <USBD_SetConfig+0x148>)
 80141d2:	781b      	ldrb	r3, [r3, #0]
 80141d4:	461a      	mov	r2, r3
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80141da:	4b29      	ldr	r3, [pc, #164]	@ (8014280 <USBD_SetConfig+0x148>)
 80141dc:	781b      	ldrb	r3, [r3, #0]
 80141de:	4619      	mov	r1, r3
 80141e0:	6878      	ldr	r0, [r7, #4]
 80141e2:	f7ff f983 	bl	80134ec <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80141e6:	6878      	ldr	r0, [r7, #4]
 80141e8:	f000 f9f1 	bl	80145ce <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80141ec:	e042      	b.n	8014274 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80141ee:	4b24      	ldr	r3, [pc, #144]	@ (8014280 <USBD_SetConfig+0x148>)
 80141f0:	781b      	ldrb	r3, [r3, #0]
 80141f2:	461a      	mov	r2, r3
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	685b      	ldr	r3, [r3, #4]
 80141f8:	429a      	cmp	r2, r3
 80141fa:	d02a      	beq.n	8014252 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	685b      	ldr	r3, [r3, #4]
 8014200:	b2db      	uxtb	r3, r3
 8014202:	4619      	mov	r1, r3
 8014204:	6878      	ldr	r0, [r7, #4]
 8014206:	f7ff f971 	bl	80134ec <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801420a:	4b1d      	ldr	r3, [pc, #116]	@ (8014280 <USBD_SetConfig+0x148>)
 801420c:	781b      	ldrb	r3, [r3, #0]
 801420e:	461a      	mov	r2, r3
 8014210:	687b      	ldr	r3, [r7, #4]
 8014212:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8014214:	4b1a      	ldr	r3, [pc, #104]	@ (8014280 <USBD_SetConfig+0x148>)
 8014216:	781b      	ldrb	r3, [r3, #0]
 8014218:	4619      	mov	r1, r3
 801421a:	6878      	ldr	r0, [r7, #4]
 801421c:	f7ff f94a 	bl	80134b4 <USBD_SetClassConfig>
 8014220:	4603      	mov	r3, r0
 8014222:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8014224:	7bfb      	ldrb	r3, [r7, #15]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d00f      	beq.n	801424a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801422a:	6839      	ldr	r1, [r7, #0]
 801422c:	6878      	ldr	r0, [r7, #4]
 801422e:	f000 f903 	bl	8014438 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	685b      	ldr	r3, [r3, #4]
 8014236:	b2db      	uxtb	r3, r3
 8014238:	4619      	mov	r1, r3
 801423a:	6878      	ldr	r0, [r7, #4]
 801423c:	f7ff f956 	bl	80134ec <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	2202      	movs	r2, #2
 8014244:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8014248:	e014      	b.n	8014274 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801424a:	6878      	ldr	r0, [r7, #4]
 801424c:	f000 f9bf 	bl	80145ce <USBD_CtlSendStatus>
      break;
 8014250:	e010      	b.n	8014274 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8014252:	6878      	ldr	r0, [r7, #4]
 8014254:	f000 f9bb 	bl	80145ce <USBD_CtlSendStatus>
      break;
 8014258:	e00c      	b.n	8014274 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801425a:	6839      	ldr	r1, [r7, #0]
 801425c:	6878      	ldr	r0, [r7, #4]
 801425e:	f000 f8eb 	bl	8014438 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8014262:	4b07      	ldr	r3, [pc, #28]	@ (8014280 <USBD_SetConfig+0x148>)
 8014264:	781b      	ldrb	r3, [r3, #0]
 8014266:	4619      	mov	r1, r3
 8014268:	6878      	ldr	r0, [r7, #4]
 801426a:	f7ff f93f 	bl	80134ec <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801426e:	2303      	movs	r3, #3
 8014270:	73fb      	strb	r3, [r7, #15]
      break;
 8014272:	bf00      	nop
  }

  return ret;
 8014274:	7bfb      	ldrb	r3, [r7, #15]
}
 8014276:	4618      	mov	r0, r3
 8014278:	3710      	adds	r7, #16
 801427a:	46bd      	mov	sp, r7
 801427c:	bd80      	pop	{r7, pc}
 801427e:	bf00      	nop
 8014280:	20002991 	.word	0x20002991

08014284 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b082      	sub	sp, #8
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
 801428c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801428e:	683b      	ldr	r3, [r7, #0]
 8014290:	88db      	ldrh	r3, [r3, #6]
 8014292:	2b01      	cmp	r3, #1
 8014294:	d004      	beq.n	80142a0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8014296:	6839      	ldr	r1, [r7, #0]
 8014298:	6878      	ldr	r0, [r7, #4]
 801429a:	f000 f8cd 	bl	8014438 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801429e:	e023      	b.n	80142e8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80142a6:	b2db      	uxtb	r3, r3
 80142a8:	2b02      	cmp	r3, #2
 80142aa:	dc02      	bgt.n	80142b2 <USBD_GetConfig+0x2e>
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	dc03      	bgt.n	80142b8 <USBD_GetConfig+0x34>
 80142b0:	e015      	b.n	80142de <USBD_GetConfig+0x5a>
 80142b2:	2b03      	cmp	r3, #3
 80142b4:	d00b      	beq.n	80142ce <USBD_GetConfig+0x4a>
 80142b6:	e012      	b.n	80142de <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	2200      	movs	r2, #0
 80142bc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	3308      	adds	r3, #8
 80142c2:	2201      	movs	r2, #1
 80142c4:	4619      	mov	r1, r3
 80142c6:	6878      	ldr	r0, [r7, #4]
 80142c8:	f000 f927 	bl	801451a <USBD_CtlSendData>
        break;
 80142cc:	e00c      	b.n	80142e8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	3304      	adds	r3, #4
 80142d2:	2201      	movs	r2, #1
 80142d4:	4619      	mov	r1, r3
 80142d6:	6878      	ldr	r0, [r7, #4]
 80142d8:	f000 f91f 	bl	801451a <USBD_CtlSendData>
        break;
 80142dc:	e004      	b.n	80142e8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80142de:	6839      	ldr	r1, [r7, #0]
 80142e0:	6878      	ldr	r0, [r7, #4]
 80142e2:	f000 f8a9 	bl	8014438 <USBD_CtlError>
        break;
 80142e6:	bf00      	nop
}
 80142e8:	bf00      	nop
 80142ea:	3708      	adds	r7, #8
 80142ec:	46bd      	mov	sp, r7
 80142ee:	bd80      	pop	{r7, pc}

080142f0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b082      	sub	sp, #8
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
 80142f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014300:	b2db      	uxtb	r3, r3
 8014302:	3b01      	subs	r3, #1
 8014304:	2b02      	cmp	r3, #2
 8014306:	d81e      	bhi.n	8014346 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8014308:	683b      	ldr	r3, [r7, #0]
 801430a:	88db      	ldrh	r3, [r3, #6]
 801430c:	2b02      	cmp	r3, #2
 801430e:	d004      	beq.n	801431a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8014310:	6839      	ldr	r1, [r7, #0]
 8014312:	6878      	ldr	r0, [r7, #4]
 8014314:	f000 f890 	bl	8014438 <USBD_CtlError>
        break;
 8014318:	e01a      	b.n	8014350 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	2201      	movs	r2, #1
 801431e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8014326:	2b00      	cmp	r3, #0
 8014328:	d005      	beq.n	8014336 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	68db      	ldr	r3, [r3, #12]
 801432e:	f043 0202 	orr.w	r2, r3, #2
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	330c      	adds	r3, #12
 801433a:	2202      	movs	r2, #2
 801433c:	4619      	mov	r1, r3
 801433e:	6878      	ldr	r0, [r7, #4]
 8014340:	f000 f8eb 	bl	801451a <USBD_CtlSendData>
      break;
 8014344:	e004      	b.n	8014350 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8014346:	6839      	ldr	r1, [r7, #0]
 8014348:	6878      	ldr	r0, [r7, #4]
 801434a:	f000 f875 	bl	8014438 <USBD_CtlError>
      break;
 801434e:	bf00      	nop
  }
}
 8014350:	bf00      	nop
 8014352:	3708      	adds	r7, #8
 8014354:	46bd      	mov	sp, r7
 8014356:	bd80      	pop	{r7, pc}

08014358 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
 801435e:	6078      	str	r0, [r7, #4]
 8014360:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014362:	683b      	ldr	r3, [r7, #0]
 8014364:	885b      	ldrh	r3, [r3, #2]
 8014366:	2b01      	cmp	r3, #1
 8014368:	d106      	bne.n	8014378 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	2201      	movs	r2, #1
 801436e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f000 f92b 	bl	80145ce <USBD_CtlSendStatus>
  }
}
 8014378:	bf00      	nop
 801437a:	3708      	adds	r7, #8
 801437c:	46bd      	mov	sp, r7
 801437e:	bd80      	pop	{r7, pc}

08014380 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b082      	sub	sp, #8
 8014384:	af00      	add	r7, sp, #0
 8014386:	6078      	str	r0, [r7, #4]
 8014388:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8014390:	b2db      	uxtb	r3, r3
 8014392:	3b01      	subs	r3, #1
 8014394:	2b02      	cmp	r3, #2
 8014396:	d80b      	bhi.n	80143b0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014398:	683b      	ldr	r3, [r7, #0]
 801439a:	885b      	ldrh	r3, [r3, #2]
 801439c:	2b01      	cmp	r3, #1
 801439e:	d10c      	bne.n	80143ba <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	2200      	movs	r2, #0
 80143a4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80143a8:	6878      	ldr	r0, [r7, #4]
 80143aa:	f000 f910 	bl	80145ce <USBD_CtlSendStatus>
      }
      break;
 80143ae:	e004      	b.n	80143ba <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80143b0:	6839      	ldr	r1, [r7, #0]
 80143b2:	6878      	ldr	r0, [r7, #4]
 80143b4:	f000 f840 	bl	8014438 <USBD_CtlError>
      break;
 80143b8:	e000      	b.n	80143bc <USBD_ClrFeature+0x3c>
      break;
 80143ba:	bf00      	nop
  }
}
 80143bc:	bf00      	nop
 80143be:	3708      	adds	r7, #8
 80143c0:	46bd      	mov	sp, r7
 80143c2:	bd80      	pop	{r7, pc}

080143c4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80143c4:	b580      	push	{r7, lr}
 80143c6:	b084      	sub	sp, #16
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	6078      	str	r0, [r7, #4]
 80143cc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80143ce:	683b      	ldr	r3, [r7, #0]
 80143d0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	781a      	ldrb	r2, [r3, #0]
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	3301      	adds	r3, #1
 80143de:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	781a      	ldrb	r2, [r3, #0]
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	3301      	adds	r3, #1
 80143ec:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80143ee:	68f8      	ldr	r0, [r7, #12]
 80143f0:	f7ff fa90 	bl	8013914 <SWAPBYTE>
 80143f4:	4603      	mov	r3, r0
 80143f6:	461a      	mov	r2, r3
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	3301      	adds	r3, #1
 8014400:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	3301      	adds	r3, #1
 8014406:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8014408:	68f8      	ldr	r0, [r7, #12]
 801440a:	f7ff fa83 	bl	8013914 <SWAPBYTE>
 801440e:	4603      	mov	r3, r0
 8014410:	461a      	mov	r2, r3
 8014412:	687b      	ldr	r3, [r7, #4]
 8014414:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8014416:	68fb      	ldr	r3, [r7, #12]
 8014418:	3301      	adds	r3, #1
 801441a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801441c:	68fb      	ldr	r3, [r7, #12]
 801441e:	3301      	adds	r3, #1
 8014420:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8014422:	68f8      	ldr	r0, [r7, #12]
 8014424:	f7ff fa76 	bl	8013914 <SWAPBYTE>
 8014428:	4603      	mov	r3, r0
 801442a:	461a      	mov	r2, r3
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	80da      	strh	r2, [r3, #6]
}
 8014430:	bf00      	nop
 8014432:	3710      	adds	r7, #16
 8014434:	46bd      	mov	sp, r7
 8014436:	bd80      	pop	{r7, pc}

08014438 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b082      	sub	sp, #8
 801443c:	af00      	add	r7, sp, #0
 801443e:	6078      	str	r0, [r7, #4]
 8014440:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8014442:	2180      	movs	r1, #128	@ 0x80
 8014444:	6878      	ldr	r0, [r7, #4]
 8014446:	f003 fcfb 	bl	8017e40 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801444a:	2100      	movs	r1, #0
 801444c:	6878      	ldr	r0, [r7, #4]
 801444e:	f003 fcf7 	bl	8017e40 <USBD_LL_StallEP>
}
 8014452:	bf00      	nop
 8014454:	3708      	adds	r7, #8
 8014456:	46bd      	mov	sp, r7
 8014458:	bd80      	pop	{r7, pc}

0801445a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801445a:	b580      	push	{r7, lr}
 801445c:	b086      	sub	sp, #24
 801445e:	af00      	add	r7, sp, #0
 8014460:	60f8      	str	r0, [r7, #12]
 8014462:	60b9      	str	r1, [r7, #8]
 8014464:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8014466:	2300      	movs	r3, #0
 8014468:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	2b00      	cmp	r3, #0
 801446e:	d036      	beq.n	80144de <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8014474:	6938      	ldr	r0, [r7, #16]
 8014476:	f000 f836 	bl	80144e6 <USBD_GetLen>
 801447a:	4603      	mov	r3, r0
 801447c:	3301      	adds	r3, #1
 801447e:	b29b      	uxth	r3, r3
 8014480:	005b      	lsls	r3, r3, #1
 8014482:	b29a      	uxth	r2, r3
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8014488:	7dfb      	ldrb	r3, [r7, #23]
 801448a:	68ba      	ldr	r2, [r7, #8]
 801448c:	4413      	add	r3, r2
 801448e:	687a      	ldr	r2, [r7, #4]
 8014490:	7812      	ldrb	r2, [r2, #0]
 8014492:	701a      	strb	r2, [r3, #0]
  idx++;
 8014494:	7dfb      	ldrb	r3, [r7, #23]
 8014496:	3301      	adds	r3, #1
 8014498:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801449a:	7dfb      	ldrb	r3, [r7, #23]
 801449c:	68ba      	ldr	r2, [r7, #8]
 801449e:	4413      	add	r3, r2
 80144a0:	2203      	movs	r2, #3
 80144a2:	701a      	strb	r2, [r3, #0]
  idx++;
 80144a4:	7dfb      	ldrb	r3, [r7, #23]
 80144a6:	3301      	adds	r3, #1
 80144a8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80144aa:	e013      	b.n	80144d4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80144ac:	7dfb      	ldrb	r3, [r7, #23]
 80144ae:	68ba      	ldr	r2, [r7, #8]
 80144b0:	4413      	add	r3, r2
 80144b2:	693a      	ldr	r2, [r7, #16]
 80144b4:	7812      	ldrb	r2, [r2, #0]
 80144b6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80144b8:	693b      	ldr	r3, [r7, #16]
 80144ba:	3301      	adds	r3, #1
 80144bc:	613b      	str	r3, [r7, #16]
    idx++;
 80144be:	7dfb      	ldrb	r3, [r7, #23]
 80144c0:	3301      	adds	r3, #1
 80144c2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80144c4:	7dfb      	ldrb	r3, [r7, #23]
 80144c6:	68ba      	ldr	r2, [r7, #8]
 80144c8:	4413      	add	r3, r2
 80144ca:	2200      	movs	r2, #0
 80144cc:	701a      	strb	r2, [r3, #0]
    idx++;
 80144ce:	7dfb      	ldrb	r3, [r7, #23]
 80144d0:	3301      	adds	r3, #1
 80144d2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80144d4:	693b      	ldr	r3, [r7, #16]
 80144d6:	781b      	ldrb	r3, [r3, #0]
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d1e7      	bne.n	80144ac <USBD_GetString+0x52>
 80144dc:	e000      	b.n	80144e0 <USBD_GetString+0x86>
    return;
 80144de:	bf00      	nop
  }
}
 80144e0:	3718      	adds	r7, #24
 80144e2:	46bd      	mov	sp, r7
 80144e4:	bd80      	pop	{r7, pc}

080144e6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80144e6:	b480      	push	{r7}
 80144e8:	b085      	sub	sp, #20
 80144ea:	af00      	add	r7, sp, #0
 80144ec:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80144ee:	2300      	movs	r3, #0
 80144f0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80144f6:	e005      	b.n	8014504 <USBD_GetLen+0x1e>
  {
    len++;
 80144f8:	7bfb      	ldrb	r3, [r7, #15]
 80144fa:	3301      	adds	r3, #1
 80144fc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80144fe:	68bb      	ldr	r3, [r7, #8]
 8014500:	3301      	adds	r3, #1
 8014502:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8014504:	68bb      	ldr	r3, [r7, #8]
 8014506:	781b      	ldrb	r3, [r3, #0]
 8014508:	2b00      	cmp	r3, #0
 801450a:	d1f5      	bne.n	80144f8 <USBD_GetLen+0x12>
  }

  return len;
 801450c:	7bfb      	ldrb	r3, [r7, #15]
}
 801450e:	4618      	mov	r0, r3
 8014510:	3714      	adds	r7, #20
 8014512:	46bd      	mov	sp, r7
 8014514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014518:	4770      	bx	lr

0801451a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801451a:	b580      	push	{r7, lr}
 801451c:	b084      	sub	sp, #16
 801451e:	af00      	add	r7, sp, #0
 8014520:	60f8      	str	r0, [r7, #12]
 8014522:	60b9      	str	r1, [r7, #8]
 8014524:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	2202      	movs	r2, #2
 801452a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801452e:	68fb      	ldr	r3, [r7, #12]
 8014530:	687a      	ldr	r2, [r7, #4]
 8014532:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	687a      	ldr	r2, [r7, #4]
 8014538:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	68ba      	ldr	r2, [r7, #8]
 801453e:	2100      	movs	r1, #0
 8014540:	68f8      	ldr	r0, [r7, #12]
 8014542:	f003 fd06 	bl	8017f52 <USBD_LL_Transmit>

  return USBD_OK;
 8014546:	2300      	movs	r3, #0
}
 8014548:	4618      	mov	r0, r3
 801454a:	3710      	adds	r7, #16
 801454c:	46bd      	mov	sp, r7
 801454e:	bd80      	pop	{r7, pc}

08014550 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014550:	b580      	push	{r7, lr}
 8014552:	b084      	sub	sp, #16
 8014554:	af00      	add	r7, sp, #0
 8014556:	60f8      	str	r0, [r7, #12]
 8014558:	60b9      	str	r1, [r7, #8]
 801455a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	68ba      	ldr	r2, [r7, #8]
 8014560:	2100      	movs	r1, #0
 8014562:	68f8      	ldr	r0, [r7, #12]
 8014564:	f003 fcf5 	bl	8017f52 <USBD_LL_Transmit>

  return USBD_OK;
 8014568:	2300      	movs	r3, #0
}
 801456a:	4618      	mov	r0, r3
 801456c:	3710      	adds	r7, #16
 801456e:	46bd      	mov	sp, r7
 8014570:	bd80      	pop	{r7, pc}

08014572 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014572:	b580      	push	{r7, lr}
 8014574:	b084      	sub	sp, #16
 8014576:	af00      	add	r7, sp, #0
 8014578:	60f8      	str	r0, [r7, #12]
 801457a:	60b9      	str	r1, [r7, #8]
 801457c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801457e:	68fb      	ldr	r3, [r7, #12]
 8014580:	2203      	movs	r2, #3
 8014582:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	687a      	ldr	r2, [r7, #4]
 801458a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801458e:	68fb      	ldr	r3, [r7, #12]
 8014590:	687a      	ldr	r2, [r7, #4]
 8014592:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	68ba      	ldr	r2, [r7, #8]
 801459a:	2100      	movs	r1, #0
 801459c:	68f8      	ldr	r0, [r7, #12]
 801459e:	f003 fcf9 	bl	8017f94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80145a2:	2300      	movs	r3, #0
}
 80145a4:	4618      	mov	r0, r3
 80145a6:	3710      	adds	r7, #16
 80145a8:	46bd      	mov	sp, r7
 80145aa:	bd80      	pop	{r7, pc}

080145ac <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80145ac:	b580      	push	{r7, lr}
 80145ae:	b084      	sub	sp, #16
 80145b0:	af00      	add	r7, sp, #0
 80145b2:	60f8      	str	r0, [r7, #12]
 80145b4:	60b9      	str	r1, [r7, #8]
 80145b6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	68ba      	ldr	r2, [r7, #8]
 80145bc:	2100      	movs	r1, #0
 80145be:	68f8      	ldr	r0, [r7, #12]
 80145c0:	f003 fce8 	bl	8017f94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80145c4:	2300      	movs	r3, #0
}
 80145c6:	4618      	mov	r0, r3
 80145c8:	3710      	adds	r7, #16
 80145ca:	46bd      	mov	sp, r7
 80145cc:	bd80      	pop	{r7, pc}

080145ce <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80145ce:	b580      	push	{r7, lr}
 80145d0:	b082      	sub	sp, #8
 80145d2:	af00      	add	r7, sp, #0
 80145d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	2204      	movs	r2, #4
 80145da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80145de:	2300      	movs	r3, #0
 80145e0:	2200      	movs	r2, #0
 80145e2:	2100      	movs	r1, #0
 80145e4:	6878      	ldr	r0, [r7, #4]
 80145e6:	f003 fcb4 	bl	8017f52 <USBD_LL_Transmit>

  return USBD_OK;
 80145ea:	2300      	movs	r3, #0
}
 80145ec:	4618      	mov	r0, r3
 80145ee:	3708      	adds	r7, #8
 80145f0:	46bd      	mov	sp, r7
 80145f2:	bd80      	pop	{r7, pc}

080145f4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80145f4:	b580      	push	{r7, lr}
 80145f6:	b082      	sub	sp, #8
 80145f8:	af00      	add	r7, sp, #0
 80145fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	2205      	movs	r2, #5
 8014600:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8014604:	2300      	movs	r3, #0
 8014606:	2200      	movs	r2, #0
 8014608:	2100      	movs	r1, #0
 801460a:	6878      	ldr	r0, [r7, #4]
 801460c:	f003 fcc2 	bl	8017f94 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014610:	2300      	movs	r3, #0
}
 8014612:	4618      	mov	r0, r3
 8014614:	3708      	adds	r7, #8
 8014616:	46bd      	mov	sp, r7
 8014618:	bd80      	pop	{r7, pc}
	...

0801461c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801461c:	b580      	push	{r7, lr}
 801461e:	b084      	sub	sp, #16
 8014620:	af00      	add	r7, sp, #0
 8014622:	4603      	mov	r3, r0
 8014624:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8014626:	79fb      	ldrb	r3, [r7, #7]
 8014628:	4a08      	ldr	r2, [pc, #32]	@ (801464c <disk_status+0x30>)
 801462a:	009b      	lsls	r3, r3, #2
 801462c:	4413      	add	r3, r2
 801462e:	685b      	ldr	r3, [r3, #4]
 8014630:	685b      	ldr	r3, [r3, #4]
 8014632:	79fa      	ldrb	r2, [r7, #7]
 8014634:	4905      	ldr	r1, [pc, #20]	@ (801464c <disk_status+0x30>)
 8014636:	440a      	add	r2, r1
 8014638:	7a12      	ldrb	r2, [r2, #8]
 801463a:	4610      	mov	r0, r2
 801463c:	4798      	blx	r3
 801463e:	4603      	mov	r3, r0
 8014640:	73fb      	strb	r3, [r7, #15]
  return stat;
 8014642:	7bfb      	ldrb	r3, [r7, #15]
}
 8014644:	4618      	mov	r0, r3
 8014646:	3710      	adds	r7, #16
 8014648:	46bd      	mov	sp, r7
 801464a:	bd80      	pop	{r7, pc}
 801464c:	20002bbc 	.word	0x20002bbc

08014650 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8014650:	b580      	push	{r7, lr}
 8014652:	b084      	sub	sp, #16
 8014654:	af00      	add	r7, sp, #0
 8014656:	4603      	mov	r3, r0
 8014658:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801465a:	2300      	movs	r3, #0
 801465c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801465e:	79fb      	ldrb	r3, [r7, #7]
 8014660:	4a0d      	ldr	r2, [pc, #52]	@ (8014698 <disk_initialize+0x48>)
 8014662:	5cd3      	ldrb	r3, [r2, r3]
 8014664:	2b00      	cmp	r3, #0
 8014666:	d111      	bne.n	801468c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8014668:	79fb      	ldrb	r3, [r7, #7]
 801466a:	4a0b      	ldr	r2, [pc, #44]	@ (8014698 <disk_initialize+0x48>)
 801466c:	2101      	movs	r1, #1
 801466e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8014670:	79fb      	ldrb	r3, [r7, #7]
 8014672:	4a09      	ldr	r2, [pc, #36]	@ (8014698 <disk_initialize+0x48>)
 8014674:	009b      	lsls	r3, r3, #2
 8014676:	4413      	add	r3, r2
 8014678:	685b      	ldr	r3, [r3, #4]
 801467a:	681b      	ldr	r3, [r3, #0]
 801467c:	79fa      	ldrb	r2, [r7, #7]
 801467e:	4906      	ldr	r1, [pc, #24]	@ (8014698 <disk_initialize+0x48>)
 8014680:	440a      	add	r2, r1
 8014682:	7a12      	ldrb	r2, [r2, #8]
 8014684:	4610      	mov	r0, r2
 8014686:	4798      	blx	r3
 8014688:	4603      	mov	r3, r0
 801468a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801468c:	7bfb      	ldrb	r3, [r7, #15]
}
 801468e:	4618      	mov	r0, r3
 8014690:	3710      	adds	r7, #16
 8014692:	46bd      	mov	sp, r7
 8014694:	bd80      	pop	{r7, pc}
 8014696:	bf00      	nop
 8014698:	20002bbc 	.word	0x20002bbc

0801469c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801469c:	b590      	push	{r4, r7, lr}
 801469e:	b087      	sub	sp, #28
 80146a0:	af00      	add	r7, sp, #0
 80146a2:	60b9      	str	r1, [r7, #8]
 80146a4:	607a      	str	r2, [r7, #4]
 80146a6:	603b      	str	r3, [r7, #0]
 80146a8:	4603      	mov	r3, r0
 80146aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80146ac:	7bfb      	ldrb	r3, [r7, #15]
 80146ae:	4a0a      	ldr	r2, [pc, #40]	@ (80146d8 <disk_read+0x3c>)
 80146b0:	009b      	lsls	r3, r3, #2
 80146b2:	4413      	add	r3, r2
 80146b4:	685b      	ldr	r3, [r3, #4]
 80146b6:	689c      	ldr	r4, [r3, #8]
 80146b8:	7bfb      	ldrb	r3, [r7, #15]
 80146ba:	4a07      	ldr	r2, [pc, #28]	@ (80146d8 <disk_read+0x3c>)
 80146bc:	4413      	add	r3, r2
 80146be:	7a18      	ldrb	r0, [r3, #8]
 80146c0:	683b      	ldr	r3, [r7, #0]
 80146c2:	687a      	ldr	r2, [r7, #4]
 80146c4:	68b9      	ldr	r1, [r7, #8]
 80146c6:	47a0      	blx	r4
 80146c8:	4603      	mov	r3, r0
 80146ca:	75fb      	strb	r3, [r7, #23]
  return res;
 80146cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80146ce:	4618      	mov	r0, r3
 80146d0:	371c      	adds	r7, #28
 80146d2:	46bd      	mov	sp, r7
 80146d4:	bd90      	pop	{r4, r7, pc}
 80146d6:	bf00      	nop
 80146d8:	20002bbc 	.word	0x20002bbc

080146dc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80146dc:	b590      	push	{r4, r7, lr}
 80146de:	b087      	sub	sp, #28
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	60b9      	str	r1, [r7, #8]
 80146e4:	607a      	str	r2, [r7, #4]
 80146e6:	603b      	str	r3, [r7, #0]
 80146e8:	4603      	mov	r3, r0
 80146ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80146ec:	7bfb      	ldrb	r3, [r7, #15]
 80146ee:	4a0a      	ldr	r2, [pc, #40]	@ (8014718 <disk_write+0x3c>)
 80146f0:	009b      	lsls	r3, r3, #2
 80146f2:	4413      	add	r3, r2
 80146f4:	685b      	ldr	r3, [r3, #4]
 80146f6:	68dc      	ldr	r4, [r3, #12]
 80146f8:	7bfb      	ldrb	r3, [r7, #15]
 80146fa:	4a07      	ldr	r2, [pc, #28]	@ (8014718 <disk_write+0x3c>)
 80146fc:	4413      	add	r3, r2
 80146fe:	7a18      	ldrb	r0, [r3, #8]
 8014700:	683b      	ldr	r3, [r7, #0]
 8014702:	687a      	ldr	r2, [r7, #4]
 8014704:	68b9      	ldr	r1, [r7, #8]
 8014706:	47a0      	blx	r4
 8014708:	4603      	mov	r3, r0
 801470a:	75fb      	strb	r3, [r7, #23]
  return res;
 801470c:	7dfb      	ldrb	r3, [r7, #23]
}
 801470e:	4618      	mov	r0, r3
 8014710:	371c      	adds	r7, #28
 8014712:	46bd      	mov	sp, r7
 8014714:	bd90      	pop	{r4, r7, pc}
 8014716:	bf00      	nop
 8014718:	20002bbc 	.word	0x20002bbc

0801471c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b084      	sub	sp, #16
 8014720:	af00      	add	r7, sp, #0
 8014722:	4603      	mov	r3, r0
 8014724:	603a      	str	r2, [r7, #0]
 8014726:	71fb      	strb	r3, [r7, #7]
 8014728:	460b      	mov	r3, r1
 801472a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 801472c:	79fb      	ldrb	r3, [r7, #7]
 801472e:	4a09      	ldr	r2, [pc, #36]	@ (8014754 <disk_ioctl+0x38>)
 8014730:	009b      	lsls	r3, r3, #2
 8014732:	4413      	add	r3, r2
 8014734:	685b      	ldr	r3, [r3, #4]
 8014736:	691b      	ldr	r3, [r3, #16]
 8014738:	79fa      	ldrb	r2, [r7, #7]
 801473a:	4906      	ldr	r1, [pc, #24]	@ (8014754 <disk_ioctl+0x38>)
 801473c:	440a      	add	r2, r1
 801473e:	7a10      	ldrb	r0, [r2, #8]
 8014740:	79b9      	ldrb	r1, [r7, #6]
 8014742:	683a      	ldr	r2, [r7, #0]
 8014744:	4798      	blx	r3
 8014746:	4603      	mov	r3, r0
 8014748:	73fb      	strb	r3, [r7, #15]
  return res;
 801474a:	7bfb      	ldrb	r3, [r7, #15]
}
 801474c:	4618      	mov	r0, r3
 801474e:	3710      	adds	r7, #16
 8014750:	46bd      	mov	sp, r7
 8014752:	bd80      	pop	{r7, pc}
 8014754:	20002bbc 	.word	0x20002bbc

08014758 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8014758:	b480      	push	{r7}
 801475a:	b085      	sub	sp, #20
 801475c:	af00      	add	r7, sp, #0
 801475e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8014760:	687b      	ldr	r3, [r7, #4]
 8014762:	3301      	adds	r3, #1
 8014764:	781b      	ldrb	r3, [r3, #0]
 8014766:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8014768:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801476c:	021b      	lsls	r3, r3, #8
 801476e:	b21a      	sxth	r2, r3
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	781b      	ldrb	r3, [r3, #0]
 8014774:	b21b      	sxth	r3, r3
 8014776:	4313      	orrs	r3, r2
 8014778:	b21b      	sxth	r3, r3
 801477a:	81fb      	strh	r3, [r7, #14]
	return rv;
 801477c:	89fb      	ldrh	r3, [r7, #14]
}
 801477e:	4618      	mov	r0, r3
 8014780:	3714      	adds	r7, #20
 8014782:	46bd      	mov	sp, r7
 8014784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014788:	4770      	bx	lr

0801478a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801478a:	b480      	push	{r7}
 801478c:	b085      	sub	sp, #20
 801478e:	af00      	add	r7, sp, #0
 8014790:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	3303      	adds	r3, #3
 8014796:	781b      	ldrb	r3, [r3, #0]
 8014798:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	021b      	lsls	r3, r3, #8
 801479e:	687a      	ldr	r2, [r7, #4]
 80147a0:	3202      	adds	r2, #2
 80147a2:	7812      	ldrb	r2, [r2, #0]
 80147a4:	4313      	orrs	r3, r2
 80147a6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	021b      	lsls	r3, r3, #8
 80147ac:	687a      	ldr	r2, [r7, #4]
 80147ae:	3201      	adds	r2, #1
 80147b0:	7812      	ldrb	r2, [r2, #0]
 80147b2:	4313      	orrs	r3, r2
 80147b4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80147b6:	68fb      	ldr	r3, [r7, #12]
 80147b8:	021b      	lsls	r3, r3, #8
 80147ba:	687a      	ldr	r2, [r7, #4]
 80147bc:	7812      	ldrb	r2, [r2, #0]
 80147be:	4313      	orrs	r3, r2
 80147c0:	60fb      	str	r3, [r7, #12]
	return rv;
 80147c2:	68fb      	ldr	r3, [r7, #12]
}
 80147c4:	4618      	mov	r0, r3
 80147c6:	3714      	adds	r7, #20
 80147c8:	46bd      	mov	sp, r7
 80147ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ce:	4770      	bx	lr

080147d0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80147d0:	b480      	push	{r7}
 80147d2:	b083      	sub	sp, #12
 80147d4:	af00      	add	r7, sp, #0
 80147d6:	6078      	str	r0, [r7, #4]
 80147d8:	460b      	mov	r3, r1
 80147da:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	1c5a      	adds	r2, r3, #1
 80147e0:	607a      	str	r2, [r7, #4]
 80147e2:	887a      	ldrh	r2, [r7, #2]
 80147e4:	b2d2      	uxtb	r2, r2
 80147e6:	701a      	strb	r2, [r3, #0]
 80147e8:	887b      	ldrh	r3, [r7, #2]
 80147ea:	0a1b      	lsrs	r3, r3, #8
 80147ec:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	1c5a      	adds	r2, r3, #1
 80147f2:	607a      	str	r2, [r7, #4]
 80147f4:	887a      	ldrh	r2, [r7, #2]
 80147f6:	b2d2      	uxtb	r2, r2
 80147f8:	701a      	strb	r2, [r3, #0]
}
 80147fa:	bf00      	nop
 80147fc:	370c      	adds	r7, #12
 80147fe:	46bd      	mov	sp, r7
 8014800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014804:	4770      	bx	lr

08014806 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8014806:	b480      	push	{r7}
 8014808:	b083      	sub	sp, #12
 801480a:	af00      	add	r7, sp, #0
 801480c:	6078      	str	r0, [r7, #4]
 801480e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	1c5a      	adds	r2, r3, #1
 8014814:	607a      	str	r2, [r7, #4]
 8014816:	683a      	ldr	r2, [r7, #0]
 8014818:	b2d2      	uxtb	r2, r2
 801481a:	701a      	strb	r2, [r3, #0]
 801481c:	683b      	ldr	r3, [r7, #0]
 801481e:	0a1b      	lsrs	r3, r3, #8
 8014820:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	1c5a      	adds	r2, r3, #1
 8014826:	607a      	str	r2, [r7, #4]
 8014828:	683a      	ldr	r2, [r7, #0]
 801482a:	b2d2      	uxtb	r2, r2
 801482c:	701a      	strb	r2, [r3, #0]
 801482e:	683b      	ldr	r3, [r7, #0]
 8014830:	0a1b      	lsrs	r3, r3, #8
 8014832:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	1c5a      	adds	r2, r3, #1
 8014838:	607a      	str	r2, [r7, #4]
 801483a:	683a      	ldr	r2, [r7, #0]
 801483c:	b2d2      	uxtb	r2, r2
 801483e:	701a      	strb	r2, [r3, #0]
 8014840:	683b      	ldr	r3, [r7, #0]
 8014842:	0a1b      	lsrs	r3, r3, #8
 8014844:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	1c5a      	adds	r2, r3, #1
 801484a:	607a      	str	r2, [r7, #4]
 801484c:	683a      	ldr	r2, [r7, #0]
 801484e:	b2d2      	uxtb	r2, r2
 8014850:	701a      	strb	r2, [r3, #0]
}
 8014852:	bf00      	nop
 8014854:	370c      	adds	r7, #12
 8014856:	46bd      	mov	sp, r7
 8014858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801485c:	4770      	bx	lr

0801485e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801485e:	b480      	push	{r7}
 8014860:	b087      	sub	sp, #28
 8014862:	af00      	add	r7, sp, #0
 8014864:	60f8      	str	r0, [r7, #12]
 8014866:	60b9      	str	r1, [r7, #8]
 8014868:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801486e:	68bb      	ldr	r3, [r7, #8]
 8014870:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	2b00      	cmp	r3, #0
 8014876:	d00d      	beq.n	8014894 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014878:	693a      	ldr	r2, [r7, #16]
 801487a:	1c53      	adds	r3, r2, #1
 801487c:	613b      	str	r3, [r7, #16]
 801487e:	697b      	ldr	r3, [r7, #20]
 8014880:	1c59      	adds	r1, r3, #1
 8014882:	6179      	str	r1, [r7, #20]
 8014884:	7812      	ldrb	r2, [r2, #0]
 8014886:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	3b01      	subs	r3, #1
 801488c:	607b      	str	r3, [r7, #4]
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	2b00      	cmp	r3, #0
 8014892:	d1f1      	bne.n	8014878 <mem_cpy+0x1a>
	}
}
 8014894:	bf00      	nop
 8014896:	371c      	adds	r7, #28
 8014898:	46bd      	mov	sp, r7
 801489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801489e:	4770      	bx	lr

080148a0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80148a0:	b480      	push	{r7}
 80148a2:	b087      	sub	sp, #28
 80148a4:	af00      	add	r7, sp, #0
 80148a6:	60f8      	str	r0, [r7, #12]
 80148a8:	60b9      	str	r1, [r7, #8]
 80148aa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80148ac:	68fb      	ldr	r3, [r7, #12]
 80148ae:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80148b0:	697b      	ldr	r3, [r7, #20]
 80148b2:	1c5a      	adds	r2, r3, #1
 80148b4:	617a      	str	r2, [r7, #20]
 80148b6:	68ba      	ldr	r2, [r7, #8]
 80148b8:	b2d2      	uxtb	r2, r2
 80148ba:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	3b01      	subs	r3, #1
 80148c0:	607b      	str	r3, [r7, #4]
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d1f3      	bne.n	80148b0 <mem_set+0x10>
}
 80148c8:	bf00      	nop
 80148ca:	bf00      	nop
 80148cc:	371c      	adds	r7, #28
 80148ce:	46bd      	mov	sp, r7
 80148d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148d4:	4770      	bx	lr

080148d6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80148d6:	b480      	push	{r7}
 80148d8:	b089      	sub	sp, #36	@ 0x24
 80148da:	af00      	add	r7, sp, #0
 80148dc:	60f8      	str	r0, [r7, #12]
 80148de:	60b9      	str	r1, [r7, #8]
 80148e0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80148e2:	68fb      	ldr	r3, [r7, #12]
 80148e4:	61fb      	str	r3, [r7, #28]
 80148e6:	68bb      	ldr	r3, [r7, #8]
 80148e8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80148ea:	2300      	movs	r3, #0
 80148ec:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80148ee:	69fb      	ldr	r3, [r7, #28]
 80148f0:	1c5a      	adds	r2, r3, #1
 80148f2:	61fa      	str	r2, [r7, #28]
 80148f4:	781b      	ldrb	r3, [r3, #0]
 80148f6:	4619      	mov	r1, r3
 80148f8:	69bb      	ldr	r3, [r7, #24]
 80148fa:	1c5a      	adds	r2, r3, #1
 80148fc:	61ba      	str	r2, [r7, #24]
 80148fe:	781b      	ldrb	r3, [r3, #0]
 8014900:	1acb      	subs	r3, r1, r3
 8014902:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	3b01      	subs	r3, #1
 8014908:	607b      	str	r3, [r7, #4]
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	2b00      	cmp	r3, #0
 801490e:	d002      	beq.n	8014916 <mem_cmp+0x40>
 8014910:	697b      	ldr	r3, [r7, #20]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d0eb      	beq.n	80148ee <mem_cmp+0x18>

	return r;
 8014916:	697b      	ldr	r3, [r7, #20]
}
 8014918:	4618      	mov	r0, r3
 801491a:	3724      	adds	r7, #36	@ 0x24
 801491c:	46bd      	mov	sp, r7
 801491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014922:	4770      	bx	lr

08014924 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8014924:	b480      	push	{r7}
 8014926:	b083      	sub	sp, #12
 8014928:	af00      	add	r7, sp, #0
 801492a:	6078      	str	r0, [r7, #4]
 801492c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801492e:	e002      	b.n	8014936 <chk_chr+0x12>
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	3301      	adds	r3, #1
 8014934:	607b      	str	r3, [r7, #4]
 8014936:	687b      	ldr	r3, [r7, #4]
 8014938:	781b      	ldrb	r3, [r3, #0]
 801493a:	2b00      	cmp	r3, #0
 801493c:	d005      	beq.n	801494a <chk_chr+0x26>
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	781b      	ldrb	r3, [r3, #0]
 8014942:	461a      	mov	r2, r3
 8014944:	683b      	ldr	r3, [r7, #0]
 8014946:	4293      	cmp	r3, r2
 8014948:	d1f2      	bne.n	8014930 <chk_chr+0xc>
	return *str;
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	781b      	ldrb	r3, [r3, #0]
}
 801494e:	4618      	mov	r0, r3
 8014950:	370c      	adds	r7, #12
 8014952:	46bd      	mov	sp, r7
 8014954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014958:	4770      	bx	lr
	...

0801495c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801495c:	b480      	push	{r7}
 801495e:	b085      	sub	sp, #20
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
 8014964:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014966:	2300      	movs	r3, #0
 8014968:	60bb      	str	r3, [r7, #8]
 801496a:	68bb      	ldr	r3, [r7, #8]
 801496c:	60fb      	str	r3, [r7, #12]
 801496e:	e029      	b.n	80149c4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8014970:	4a27      	ldr	r2, [pc, #156]	@ (8014a10 <chk_lock+0xb4>)
 8014972:	68fb      	ldr	r3, [r7, #12]
 8014974:	011b      	lsls	r3, r3, #4
 8014976:	4413      	add	r3, r2
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	2b00      	cmp	r3, #0
 801497c:	d01d      	beq.n	80149ba <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801497e:	4a24      	ldr	r2, [pc, #144]	@ (8014a10 <chk_lock+0xb4>)
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	011b      	lsls	r3, r3, #4
 8014984:	4413      	add	r3, r2
 8014986:	681a      	ldr	r2, [r3, #0]
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	681b      	ldr	r3, [r3, #0]
 801498c:	429a      	cmp	r2, r3
 801498e:	d116      	bne.n	80149be <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8014990:	4a1f      	ldr	r2, [pc, #124]	@ (8014a10 <chk_lock+0xb4>)
 8014992:	68fb      	ldr	r3, [r7, #12]
 8014994:	011b      	lsls	r3, r3, #4
 8014996:	4413      	add	r3, r2
 8014998:	3304      	adds	r3, #4
 801499a:	681a      	ldr	r2, [r3, #0]
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80149a0:	429a      	cmp	r2, r3
 80149a2:	d10c      	bne.n	80149be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80149a4:	4a1a      	ldr	r2, [pc, #104]	@ (8014a10 <chk_lock+0xb4>)
 80149a6:	68fb      	ldr	r3, [r7, #12]
 80149a8:	011b      	lsls	r3, r3, #4
 80149aa:	4413      	add	r3, r2
 80149ac:	3308      	adds	r3, #8
 80149ae:	681a      	ldr	r2, [r3, #0]
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80149b4:	429a      	cmp	r2, r3
 80149b6:	d102      	bne.n	80149be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80149b8:	e007      	b.n	80149ca <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80149ba:	2301      	movs	r3, #1
 80149bc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	3301      	adds	r3, #1
 80149c2:	60fb      	str	r3, [r7, #12]
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	2b01      	cmp	r3, #1
 80149c8:	d9d2      	bls.n	8014970 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80149ca:	68fb      	ldr	r3, [r7, #12]
 80149cc:	2b02      	cmp	r3, #2
 80149ce:	d109      	bne.n	80149e4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80149d0:	68bb      	ldr	r3, [r7, #8]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d102      	bne.n	80149dc <chk_lock+0x80>
 80149d6:	683b      	ldr	r3, [r7, #0]
 80149d8:	2b02      	cmp	r3, #2
 80149da:	d101      	bne.n	80149e0 <chk_lock+0x84>
 80149dc:	2300      	movs	r3, #0
 80149de:	e010      	b.n	8014a02 <chk_lock+0xa6>
 80149e0:	2312      	movs	r3, #18
 80149e2:	e00e      	b.n	8014a02 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80149e4:	683b      	ldr	r3, [r7, #0]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	d108      	bne.n	80149fc <chk_lock+0xa0>
 80149ea:	4a09      	ldr	r2, [pc, #36]	@ (8014a10 <chk_lock+0xb4>)
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	011b      	lsls	r3, r3, #4
 80149f0:	4413      	add	r3, r2
 80149f2:	330c      	adds	r3, #12
 80149f4:	881b      	ldrh	r3, [r3, #0]
 80149f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80149fa:	d101      	bne.n	8014a00 <chk_lock+0xa4>
 80149fc:	2310      	movs	r3, #16
 80149fe:	e000      	b.n	8014a02 <chk_lock+0xa6>
 8014a00:	2300      	movs	r3, #0
}
 8014a02:	4618      	mov	r0, r3
 8014a04:	3714      	adds	r7, #20
 8014a06:	46bd      	mov	sp, r7
 8014a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a0c:	4770      	bx	lr
 8014a0e:	bf00      	nop
 8014a10:	2000299c 	.word	0x2000299c

08014a14 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8014a14:	b480      	push	{r7}
 8014a16:	b083      	sub	sp, #12
 8014a18:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014a1a:	2300      	movs	r3, #0
 8014a1c:	607b      	str	r3, [r7, #4]
 8014a1e:	e002      	b.n	8014a26 <enq_lock+0x12>
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	3301      	adds	r3, #1
 8014a24:	607b      	str	r3, [r7, #4]
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	2b01      	cmp	r3, #1
 8014a2a:	d806      	bhi.n	8014a3a <enq_lock+0x26>
 8014a2c:	4a09      	ldr	r2, [pc, #36]	@ (8014a54 <enq_lock+0x40>)
 8014a2e:	687b      	ldr	r3, [r7, #4]
 8014a30:	011b      	lsls	r3, r3, #4
 8014a32:	4413      	add	r3, r2
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d1f2      	bne.n	8014a20 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	2b02      	cmp	r3, #2
 8014a3e:	bf14      	ite	ne
 8014a40:	2301      	movne	r3, #1
 8014a42:	2300      	moveq	r3, #0
 8014a44:	b2db      	uxtb	r3, r3
}
 8014a46:	4618      	mov	r0, r3
 8014a48:	370c      	adds	r7, #12
 8014a4a:	46bd      	mov	sp, r7
 8014a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a50:	4770      	bx	lr
 8014a52:	bf00      	nop
 8014a54:	2000299c 	.word	0x2000299c

08014a58 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8014a58:	b480      	push	{r7}
 8014a5a:	b085      	sub	sp, #20
 8014a5c:	af00      	add	r7, sp, #0
 8014a5e:	6078      	str	r0, [r7, #4]
 8014a60:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014a62:	2300      	movs	r3, #0
 8014a64:	60fb      	str	r3, [r7, #12]
 8014a66:	e01f      	b.n	8014aa8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014a68:	4a41      	ldr	r2, [pc, #260]	@ (8014b70 <inc_lock+0x118>)
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	011b      	lsls	r3, r3, #4
 8014a6e:	4413      	add	r3, r2
 8014a70:	681a      	ldr	r2, [r3, #0]
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	681b      	ldr	r3, [r3, #0]
 8014a76:	429a      	cmp	r2, r3
 8014a78:	d113      	bne.n	8014aa2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014a7a:	4a3d      	ldr	r2, [pc, #244]	@ (8014b70 <inc_lock+0x118>)
 8014a7c:	68fb      	ldr	r3, [r7, #12]
 8014a7e:	011b      	lsls	r3, r3, #4
 8014a80:	4413      	add	r3, r2
 8014a82:	3304      	adds	r3, #4
 8014a84:	681a      	ldr	r2, [r3, #0]
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014a8a:	429a      	cmp	r2, r3
 8014a8c:	d109      	bne.n	8014aa2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8014a8e:	4a38      	ldr	r2, [pc, #224]	@ (8014b70 <inc_lock+0x118>)
 8014a90:	68fb      	ldr	r3, [r7, #12]
 8014a92:	011b      	lsls	r3, r3, #4
 8014a94:	4413      	add	r3, r2
 8014a96:	3308      	adds	r3, #8
 8014a98:	681a      	ldr	r2, [r3, #0]
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8014a9e:	429a      	cmp	r2, r3
 8014aa0:	d006      	beq.n	8014ab0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8014aa2:	68fb      	ldr	r3, [r7, #12]
 8014aa4:	3301      	adds	r3, #1
 8014aa6:	60fb      	str	r3, [r7, #12]
 8014aa8:	68fb      	ldr	r3, [r7, #12]
 8014aaa:	2b01      	cmp	r3, #1
 8014aac:	d9dc      	bls.n	8014a68 <inc_lock+0x10>
 8014aae:	e000      	b.n	8014ab2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8014ab0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8014ab2:	68fb      	ldr	r3, [r7, #12]
 8014ab4:	2b02      	cmp	r3, #2
 8014ab6:	d132      	bne.n	8014b1e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014ab8:	2300      	movs	r3, #0
 8014aba:	60fb      	str	r3, [r7, #12]
 8014abc:	e002      	b.n	8014ac4 <inc_lock+0x6c>
 8014abe:	68fb      	ldr	r3, [r7, #12]
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	60fb      	str	r3, [r7, #12]
 8014ac4:	68fb      	ldr	r3, [r7, #12]
 8014ac6:	2b01      	cmp	r3, #1
 8014ac8:	d806      	bhi.n	8014ad8 <inc_lock+0x80>
 8014aca:	4a29      	ldr	r2, [pc, #164]	@ (8014b70 <inc_lock+0x118>)
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	011b      	lsls	r3, r3, #4
 8014ad0:	4413      	add	r3, r2
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	2b00      	cmp	r3, #0
 8014ad6:	d1f2      	bne.n	8014abe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014ad8:	68fb      	ldr	r3, [r7, #12]
 8014ada:	2b02      	cmp	r3, #2
 8014adc:	d101      	bne.n	8014ae2 <inc_lock+0x8a>
 8014ade:	2300      	movs	r3, #0
 8014ae0:	e040      	b.n	8014b64 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	681a      	ldr	r2, [r3, #0]
 8014ae6:	4922      	ldr	r1, [pc, #136]	@ (8014b70 <inc_lock+0x118>)
 8014ae8:	68fb      	ldr	r3, [r7, #12]
 8014aea:	011b      	lsls	r3, r3, #4
 8014aec:	440b      	add	r3, r1
 8014aee:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	689a      	ldr	r2, [r3, #8]
 8014af4:	491e      	ldr	r1, [pc, #120]	@ (8014b70 <inc_lock+0x118>)
 8014af6:	68fb      	ldr	r3, [r7, #12]
 8014af8:	011b      	lsls	r3, r3, #4
 8014afa:	440b      	add	r3, r1
 8014afc:	3304      	adds	r3, #4
 8014afe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	695a      	ldr	r2, [r3, #20]
 8014b04:	491a      	ldr	r1, [pc, #104]	@ (8014b70 <inc_lock+0x118>)
 8014b06:	68fb      	ldr	r3, [r7, #12]
 8014b08:	011b      	lsls	r3, r3, #4
 8014b0a:	440b      	add	r3, r1
 8014b0c:	3308      	adds	r3, #8
 8014b0e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8014b10:	4a17      	ldr	r2, [pc, #92]	@ (8014b70 <inc_lock+0x118>)
 8014b12:	68fb      	ldr	r3, [r7, #12]
 8014b14:	011b      	lsls	r3, r3, #4
 8014b16:	4413      	add	r3, r2
 8014b18:	330c      	adds	r3, #12
 8014b1a:	2200      	movs	r2, #0
 8014b1c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8014b1e:	683b      	ldr	r3, [r7, #0]
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	d009      	beq.n	8014b38 <inc_lock+0xe0>
 8014b24:	4a12      	ldr	r2, [pc, #72]	@ (8014b70 <inc_lock+0x118>)
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	011b      	lsls	r3, r3, #4
 8014b2a:	4413      	add	r3, r2
 8014b2c:	330c      	adds	r3, #12
 8014b2e:	881b      	ldrh	r3, [r3, #0]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d001      	beq.n	8014b38 <inc_lock+0xe0>
 8014b34:	2300      	movs	r3, #0
 8014b36:	e015      	b.n	8014b64 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8014b38:	683b      	ldr	r3, [r7, #0]
 8014b3a:	2b00      	cmp	r3, #0
 8014b3c:	d108      	bne.n	8014b50 <inc_lock+0xf8>
 8014b3e:	4a0c      	ldr	r2, [pc, #48]	@ (8014b70 <inc_lock+0x118>)
 8014b40:	68fb      	ldr	r3, [r7, #12]
 8014b42:	011b      	lsls	r3, r3, #4
 8014b44:	4413      	add	r3, r2
 8014b46:	330c      	adds	r3, #12
 8014b48:	881b      	ldrh	r3, [r3, #0]
 8014b4a:	3301      	adds	r3, #1
 8014b4c:	b29a      	uxth	r2, r3
 8014b4e:	e001      	b.n	8014b54 <inc_lock+0xfc>
 8014b50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014b54:	4906      	ldr	r1, [pc, #24]	@ (8014b70 <inc_lock+0x118>)
 8014b56:	68fb      	ldr	r3, [r7, #12]
 8014b58:	011b      	lsls	r3, r3, #4
 8014b5a:	440b      	add	r3, r1
 8014b5c:	330c      	adds	r3, #12
 8014b5e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8014b60:	68fb      	ldr	r3, [r7, #12]
 8014b62:	3301      	adds	r3, #1
}
 8014b64:	4618      	mov	r0, r3
 8014b66:	3714      	adds	r7, #20
 8014b68:	46bd      	mov	sp, r7
 8014b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b6e:	4770      	bx	lr
 8014b70:	2000299c 	.word	0x2000299c

08014b74 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014b74:	b480      	push	{r7}
 8014b76:	b085      	sub	sp, #20
 8014b78:	af00      	add	r7, sp, #0
 8014b7a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	3b01      	subs	r3, #1
 8014b80:	607b      	str	r3, [r7, #4]
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	2b01      	cmp	r3, #1
 8014b86:	d825      	bhi.n	8014bd4 <dec_lock+0x60>
		n = Files[i].ctr;
 8014b88:	4a17      	ldr	r2, [pc, #92]	@ (8014be8 <dec_lock+0x74>)
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	011b      	lsls	r3, r3, #4
 8014b8e:	4413      	add	r3, r2
 8014b90:	330c      	adds	r3, #12
 8014b92:	881b      	ldrh	r3, [r3, #0]
 8014b94:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8014b96:	89fb      	ldrh	r3, [r7, #14]
 8014b98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014b9c:	d101      	bne.n	8014ba2 <dec_lock+0x2e>
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8014ba2:	89fb      	ldrh	r3, [r7, #14]
 8014ba4:	2b00      	cmp	r3, #0
 8014ba6:	d002      	beq.n	8014bae <dec_lock+0x3a>
 8014ba8:	89fb      	ldrh	r3, [r7, #14]
 8014baa:	3b01      	subs	r3, #1
 8014bac:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8014bae:	4a0e      	ldr	r2, [pc, #56]	@ (8014be8 <dec_lock+0x74>)
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	011b      	lsls	r3, r3, #4
 8014bb4:	4413      	add	r3, r2
 8014bb6:	330c      	adds	r3, #12
 8014bb8:	89fa      	ldrh	r2, [r7, #14]
 8014bba:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014bbc:	89fb      	ldrh	r3, [r7, #14]
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d105      	bne.n	8014bce <dec_lock+0x5a>
 8014bc2:	4a09      	ldr	r2, [pc, #36]	@ (8014be8 <dec_lock+0x74>)
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	011b      	lsls	r3, r3, #4
 8014bc8:	4413      	add	r3, r2
 8014bca:	2200      	movs	r2, #0
 8014bcc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8014bce:	2300      	movs	r3, #0
 8014bd0:	737b      	strb	r3, [r7, #13]
 8014bd2:	e001      	b.n	8014bd8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014bd4:	2302      	movs	r3, #2
 8014bd6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014bd8:	7b7b      	ldrb	r3, [r7, #13]
}
 8014bda:	4618      	mov	r0, r3
 8014bdc:	3714      	adds	r7, #20
 8014bde:	46bd      	mov	sp, r7
 8014be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014be4:	4770      	bx	lr
 8014be6:	bf00      	nop
 8014be8:	2000299c 	.word	0x2000299c

08014bec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014bec:	b480      	push	{r7}
 8014bee:	b085      	sub	sp, #20
 8014bf0:	af00      	add	r7, sp, #0
 8014bf2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014bf4:	2300      	movs	r3, #0
 8014bf6:	60fb      	str	r3, [r7, #12]
 8014bf8:	e010      	b.n	8014c1c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8014bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8014c30 <clear_lock+0x44>)
 8014bfc:	68fb      	ldr	r3, [r7, #12]
 8014bfe:	011b      	lsls	r3, r3, #4
 8014c00:	4413      	add	r3, r2
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	687a      	ldr	r2, [r7, #4]
 8014c06:	429a      	cmp	r2, r3
 8014c08:	d105      	bne.n	8014c16 <clear_lock+0x2a>
 8014c0a:	4a09      	ldr	r2, [pc, #36]	@ (8014c30 <clear_lock+0x44>)
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	011b      	lsls	r3, r3, #4
 8014c10:	4413      	add	r3, r2
 8014c12:	2200      	movs	r2, #0
 8014c14:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8014c16:	68fb      	ldr	r3, [r7, #12]
 8014c18:	3301      	adds	r3, #1
 8014c1a:	60fb      	str	r3, [r7, #12]
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	2b01      	cmp	r3, #1
 8014c20:	d9eb      	bls.n	8014bfa <clear_lock+0xe>
	}
}
 8014c22:	bf00      	nop
 8014c24:	bf00      	nop
 8014c26:	3714      	adds	r7, #20
 8014c28:	46bd      	mov	sp, r7
 8014c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c2e:	4770      	bx	lr
 8014c30:	2000299c 	.word	0x2000299c

08014c34 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8014c34:	b580      	push	{r7, lr}
 8014c36:	b086      	sub	sp, #24
 8014c38:	af00      	add	r7, sp, #0
 8014c3a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	78db      	ldrb	r3, [r3, #3]
 8014c44:	2b00      	cmp	r3, #0
 8014c46:	d034      	beq.n	8014cb2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014c4c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	7858      	ldrb	r0, [r3, #1]
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014c58:	2301      	movs	r3, #1
 8014c5a:	697a      	ldr	r2, [r7, #20]
 8014c5c:	f7ff fd3e 	bl	80146dc <disk_write>
 8014c60:	4603      	mov	r3, r0
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	d002      	beq.n	8014c6c <sync_window+0x38>
			res = FR_DISK_ERR;
 8014c66:	2301      	movs	r3, #1
 8014c68:	73fb      	strb	r3, [r7, #15]
 8014c6a:	e022      	b.n	8014cb2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	2200      	movs	r2, #0
 8014c70:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8014c72:	687b      	ldr	r3, [r7, #4]
 8014c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014c76:	697a      	ldr	r2, [r7, #20]
 8014c78:	1ad2      	subs	r2, r2, r3
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	69db      	ldr	r3, [r3, #28]
 8014c7e:	429a      	cmp	r2, r3
 8014c80:	d217      	bcs.n	8014cb2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	789b      	ldrb	r3, [r3, #2]
 8014c86:	613b      	str	r3, [r7, #16]
 8014c88:	e010      	b.n	8014cac <sync_window+0x78>
					wsect += fs->fsize;
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	69db      	ldr	r3, [r3, #28]
 8014c8e:	697a      	ldr	r2, [r7, #20]
 8014c90:	4413      	add	r3, r2
 8014c92:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	7858      	ldrb	r0, [r3, #1]
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014c9e:	2301      	movs	r3, #1
 8014ca0:	697a      	ldr	r2, [r7, #20]
 8014ca2:	f7ff fd1b 	bl	80146dc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014ca6:	693b      	ldr	r3, [r7, #16]
 8014ca8:	3b01      	subs	r3, #1
 8014caa:	613b      	str	r3, [r7, #16]
 8014cac:	693b      	ldr	r3, [r7, #16]
 8014cae:	2b01      	cmp	r3, #1
 8014cb0:	d8eb      	bhi.n	8014c8a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8014cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8014cb4:	4618      	mov	r0, r3
 8014cb6:	3718      	adds	r7, #24
 8014cb8:	46bd      	mov	sp, r7
 8014cba:	bd80      	pop	{r7, pc}

08014cbc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014cbc:	b580      	push	{r7, lr}
 8014cbe:	b084      	sub	sp, #16
 8014cc0:	af00      	add	r7, sp, #0
 8014cc2:	6078      	str	r0, [r7, #4]
 8014cc4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014cc6:	2300      	movs	r3, #0
 8014cc8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014cce:	683a      	ldr	r2, [r7, #0]
 8014cd0:	429a      	cmp	r2, r3
 8014cd2:	d01b      	beq.n	8014d0c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014cd4:	6878      	ldr	r0, [r7, #4]
 8014cd6:	f7ff ffad 	bl	8014c34 <sync_window>
 8014cda:	4603      	mov	r3, r0
 8014cdc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8014cde:	7bfb      	ldrb	r3, [r7, #15]
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d113      	bne.n	8014d0c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	7858      	ldrb	r0, [r3, #1]
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014cee:	2301      	movs	r3, #1
 8014cf0:	683a      	ldr	r2, [r7, #0]
 8014cf2:	f7ff fcd3 	bl	801469c <disk_read>
 8014cf6:	4603      	mov	r3, r0
 8014cf8:	2b00      	cmp	r3, #0
 8014cfa:	d004      	beq.n	8014d06 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8014d00:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014d02:	2301      	movs	r3, #1
 8014d04:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	683a      	ldr	r2, [r7, #0]
 8014d0a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8014d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d0e:	4618      	mov	r0, r3
 8014d10:	3710      	adds	r7, #16
 8014d12:	46bd      	mov	sp, r7
 8014d14:	bd80      	pop	{r7, pc}
	...

08014d18 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014d18:	b580      	push	{r7, lr}
 8014d1a:	b084      	sub	sp, #16
 8014d1c:	af00      	add	r7, sp, #0
 8014d1e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014d20:	6878      	ldr	r0, [r7, #4]
 8014d22:	f7ff ff87 	bl	8014c34 <sync_window>
 8014d26:	4603      	mov	r3, r0
 8014d28:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8014d2a:	7bfb      	ldrb	r3, [r7, #15]
 8014d2c:	2b00      	cmp	r3, #0
 8014d2e:	d158      	bne.n	8014de2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	781b      	ldrb	r3, [r3, #0]
 8014d34:	2b03      	cmp	r3, #3
 8014d36:	d148      	bne.n	8014dca <sync_fs+0xb2>
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	791b      	ldrb	r3, [r3, #4]
 8014d3c:	2b01      	cmp	r3, #1
 8014d3e:	d144      	bne.n	8014dca <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	3334      	adds	r3, #52	@ 0x34
 8014d44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014d48:	2100      	movs	r1, #0
 8014d4a:	4618      	mov	r0, r3
 8014d4c:	f7ff fda8 	bl	80148a0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	3334      	adds	r3, #52	@ 0x34
 8014d54:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014d58:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	f7ff fd37 	bl	80147d0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	3334      	adds	r3, #52	@ 0x34
 8014d66:	4921      	ldr	r1, [pc, #132]	@ (8014dec <sync_fs+0xd4>)
 8014d68:	4618      	mov	r0, r3
 8014d6a:	f7ff fd4c 	bl	8014806 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	3334      	adds	r3, #52	@ 0x34
 8014d72:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014d76:	491e      	ldr	r1, [pc, #120]	@ (8014df0 <sync_fs+0xd8>)
 8014d78:	4618      	mov	r0, r3
 8014d7a:	f7ff fd44 	bl	8014806 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	3334      	adds	r3, #52	@ 0x34
 8014d82:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	695b      	ldr	r3, [r3, #20]
 8014d8a:	4619      	mov	r1, r3
 8014d8c:	4610      	mov	r0, r2
 8014d8e:	f7ff fd3a 	bl	8014806 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	3334      	adds	r3, #52	@ 0x34
 8014d96:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	691b      	ldr	r3, [r3, #16]
 8014d9e:	4619      	mov	r1, r3
 8014da0:	4610      	mov	r0, r2
 8014da2:	f7ff fd30 	bl	8014806 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	6a1b      	ldr	r3, [r3, #32]
 8014daa:	1c5a      	adds	r2, r3, #1
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	7858      	ldrb	r0, [r3, #1]
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014dbe:	2301      	movs	r3, #1
 8014dc0:	f7ff fc8c 	bl	80146dc <disk_write>
			fs->fsi_flag = 0;
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	785b      	ldrb	r3, [r3, #1]
 8014dce:	2200      	movs	r2, #0
 8014dd0:	2100      	movs	r1, #0
 8014dd2:	4618      	mov	r0, r3
 8014dd4:	f7ff fca2 	bl	801471c <disk_ioctl>
 8014dd8:	4603      	mov	r3, r0
 8014dda:	2b00      	cmp	r3, #0
 8014ddc:	d001      	beq.n	8014de2 <sync_fs+0xca>
 8014dde:	2301      	movs	r3, #1
 8014de0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8014de4:	4618      	mov	r0, r3
 8014de6:	3710      	adds	r7, #16
 8014de8:	46bd      	mov	sp, r7
 8014dea:	bd80      	pop	{r7, pc}
 8014dec:	41615252 	.word	0x41615252
 8014df0:	61417272 	.word	0x61417272

08014df4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014df4:	b480      	push	{r7}
 8014df6:	b083      	sub	sp, #12
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
 8014dfc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8014dfe:	683b      	ldr	r3, [r7, #0]
 8014e00:	3b02      	subs	r3, #2
 8014e02:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	699b      	ldr	r3, [r3, #24]
 8014e08:	3b02      	subs	r3, #2
 8014e0a:	683a      	ldr	r2, [r7, #0]
 8014e0c:	429a      	cmp	r2, r3
 8014e0e:	d301      	bcc.n	8014e14 <clust2sect+0x20>
 8014e10:	2300      	movs	r3, #0
 8014e12:	e008      	b.n	8014e26 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	895b      	ldrh	r3, [r3, #10]
 8014e18:	461a      	mov	r2, r3
 8014e1a:	683b      	ldr	r3, [r7, #0]
 8014e1c:	fb03 f202 	mul.w	r2, r3, r2
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e24:	4413      	add	r3, r2
}
 8014e26:	4618      	mov	r0, r3
 8014e28:	370c      	adds	r7, #12
 8014e2a:	46bd      	mov	sp, r7
 8014e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e30:	4770      	bx	lr

08014e32 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8014e32:	b580      	push	{r7, lr}
 8014e34:	b086      	sub	sp, #24
 8014e36:	af00      	add	r7, sp, #0
 8014e38:	6078      	str	r0, [r7, #4]
 8014e3a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8014e42:	683b      	ldr	r3, [r7, #0]
 8014e44:	2b01      	cmp	r3, #1
 8014e46:	d904      	bls.n	8014e52 <get_fat+0x20>
 8014e48:	693b      	ldr	r3, [r7, #16]
 8014e4a:	699b      	ldr	r3, [r3, #24]
 8014e4c:	683a      	ldr	r2, [r7, #0]
 8014e4e:	429a      	cmp	r2, r3
 8014e50:	d302      	bcc.n	8014e58 <get_fat+0x26>
		val = 1;	/* Internal error */
 8014e52:	2301      	movs	r3, #1
 8014e54:	617b      	str	r3, [r7, #20]
 8014e56:	e08e      	b.n	8014f76 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014e58:	f04f 33ff 	mov.w	r3, #4294967295
 8014e5c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8014e5e:	693b      	ldr	r3, [r7, #16]
 8014e60:	781b      	ldrb	r3, [r3, #0]
 8014e62:	2b03      	cmp	r3, #3
 8014e64:	d061      	beq.n	8014f2a <get_fat+0xf8>
 8014e66:	2b03      	cmp	r3, #3
 8014e68:	dc7b      	bgt.n	8014f62 <get_fat+0x130>
 8014e6a:	2b01      	cmp	r3, #1
 8014e6c:	d002      	beq.n	8014e74 <get_fat+0x42>
 8014e6e:	2b02      	cmp	r3, #2
 8014e70:	d041      	beq.n	8014ef6 <get_fat+0xc4>
 8014e72:	e076      	b.n	8014f62 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014e74:	683b      	ldr	r3, [r7, #0]
 8014e76:	60fb      	str	r3, [r7, #12]
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	085b      	lsrs	r3, r3, #1
 8014e7c:	68fa      	ldr	r2, [r7, #12]
 8014e7e:	4413      	add	r3, r2
 8014e80:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014e82:	693b      	ldr	r3, [r7, #16]
 8014e84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014e86:	68fb      	ldr	r3, [r7, #12]
 8014e88:	0a5b      	lsrs	r3, r3, #9
 8014e8a:	4413      	add	r3, r2
 8014e8c:	4619      	mov	r1, r3
 8014e8e:	6938      	ldr	r0, [r7, #16]
 8014e90:	f7ff ff14 	bl	8014cbc <move_window>
 8014e94:	4603      	mov	r3, r0
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d166      	bne.n	8014f68 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	1c5a      	adds	r2, r3, #1
 8014e9e:	60fa      	str	r2, [r7, #12]
 8014ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ea4:	693a      	ldr	r2, [r7, #16]
 8014ea6:	4413      	add	r3, r2
 8014ea8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014eac:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014eae:	693b      	ldr	r3, [r7, #16]
 8014eb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014eb2:	68fb      	ldr	r3, [r7, #12]
 8014eb4:	0a5b      	lsrs	r3, r3, #9
 8014eb6:	4413      	add	r3, r2
 8014eb8:	4619      	mov	r1, r3
 8014eba:	6938      	ldr	r0, [r7, #16]
 8014ebc:	f7ff fefe 	bl	8014cbc <move_window>
 8014ec0:	4603      	mov	r3, r0
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d152      	bne.n	8014f6c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ecc:	693a      	ldr	r2, [r7, #16]
 8014ece:	4413      	add	r3, r2
 8014ed0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014ed4:	021b      	lsls	r3, r3, #8
 8014ed6:	68ba      	ldr	r2, [r7, #8]
 8014ed8:	4313      	orrs	r3, r2
 8014eda:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8014edc:	683b      	ldr	r3, [r7, #0]
 8014ede:	f003 0301 	and.w	r3, r3, #1
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d002      	beq.n	8014eec <get_fat+0xba>
 8014ee6:	68bb      	ldr	r3, [r7, #8]
 8014ee8:	091b      	lsrs	r3, r3, #4
 8014eea:	e002      	b.n	8014ef2 <get_fat+0xc0>
 8014eec:	68bb      	ldr	r3, [r7, #8]
 8014eee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014ef2:	617b      	str	r3, [r7, #20]
			break;
 8014ef4:	e03f      	b.n	8014f76 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014ef6:	693b      	ldr	r3, [r7, #16]
 8014ef8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014efa:	683b      	ldr	r3, [r7, #0]
 8014efc:	0a1b      	lsrs	r3, r3, #8
 8014efe:	4413      	add	r3, r2
 8014f00:	4619      	mov	r1, r3
 8014f02:	6938      	ldr	r0, [r7, #16]
 8014f04:	f7ff feda 	bl	8014cbc <move_window>
 8014f08:	4603      	mov	r3, r0
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d130      	bne.n	8014f70 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8014f0e:	693b      	ldr	r3, [r7, #16]
 8014f10:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014f14:	683b      	ldr	r3, [r7, #0]
 8014f16:	005b      	lsls	r3, r3, #1
 8014f18:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8014f1c:	4413      	add	r3, r2
 8014f1e:	4618      	mov	r0, r3
 8014f20:	f7ff fc1a 	bl	8014758 <ld_word>
 8014f24:	4603      	mov	r3, r0
 8014f26:	617b      	str	r3, [r7, #20]
			break;
 8014f28:	e025      	b.n	8014f76 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014f2a:	693b      	ldr	r3, [r7, #16]
 8014f2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014f2e:	683b      	ldr	r3, [r7, #0]
 8014f30:	09db      	lsrs	r3, r3, #7
 8014f32:	4413      	add	r3, r2
 8014f34:	4619      	mov	r1, r3
 8014f36:	6938      	ldr	r0, [r7, #16]
 8014f38:	f7ff fec0 	bl	8014cbc <move_window>
 8014f3c:	4603      	mov	r3, r0
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d118      	bne.n	8014f74 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014f42:	693b      	ldr	r3, [r7, #16]
 8014f44:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	009b      	lsls	r3, r3, #2
 8014f4c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014f50:	4413      	add	r3, r2
 8014f52:	4618      	mov	r0, r3
 8014f54:	f7ff fc19 	bl	801478a <ld_dword>
 8014f58:	4603      	mov	r3, r0
 8014f5a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014f5e:	617b      	str	r3, [r7, #20]
			break;
 8014f60:	e009      	b.n	8014f76 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8014f62:	2301      	movs	r3, #1
 8014f64:	617b      	str	r3, [r7, #20]
 8014f66:	e006      	b.n	8014f76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014f68:	bf00      	nop
 8014f6a:	e004      	b.n	8014f76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014f6c:	bf00      	nop
 8014f6e:	e002      	b.n	8014f76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014f70:	bf00      	nop
 8014f72:	e000      	b.n	8014f76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8014f74:	bf00      	nop
		}
	}

	return val;
 8014f76:	697b      	ldr	r3, [r7, #20]
}
 8014f78:	4618      	mov	r0, r3
 8014f7a:	3718      	adds	r7, #24
 8014f7c:	46bd      	mov	sp, r7
 8014f7e:	bd80      	pop	{r7, pc}

08014f80 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014f80:	b590      	push	{r4, r7, lr}
 8014f82:	b089      	sub	sp, #36	@ 0x24
 8014f84:	af00      	add	r7, sp, #0
 8014f86:	60f8      	str	r0, [r7, #12]
 8014f88:	60b9      	str	r1, [r7, #8]
 8014f8a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014f8c:	2302      	movs	r3, #2
 8014f8e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014f90:	68bb      	ldr	r3, [r7, #8]
 8014f92:	2b01      	cmp	r3, #1
 8014f94:	f240 80d9 	bls.w	801514a <put_fat+0x1ca>
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	699b      	ldr	r3, [r3, #24]
 8014f9c:	68ba      	ldr	r2, [r7, #8]
 8014f9e:	429a      	cmp	r2, r3
 8014fa0:	f080 80d3 	bcs.w	801514a <put_fat+0x1ca>
		switch (fs->fs_type) {
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	781b      	ldrb	r3, [r3, #0]
 8014fa8:	2b03      	cmp	r3, #3
 8014faa:	f000 8096 	beq.w	80150da <put_fat+0x15a>
 8014fae:	2b03      	cmp	r3, #3
 8014fb0:	f300 80cb 	bgt.w	801514a <put_fat+0x1ca>
 8014fb4:	2b01      	cmp	r3, #1
 8014fb6:	d002      	beq.n	8014fbe <put_fat+0x3e>
 8014fb8:	2b02      	cmp	r3, #2
 8014fba:	d06e      	beq.n	801509a <put_fat+0x11a>
 8014fbc:	e0c5      	b.n	801514a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8014fbe:	68bb      	ldr	r3, [r7, #8]
 8014fc0:	61bb      	str	r3, [r7, #24]
 8014fc2:	69bb      	ldr	r3, [r7, #24]
 8014fc4:	085b      	lsrs	r3, r3, #1
 8014fc6:	69ba      	ldr	r2, [r7, #24]
 8014fc8:	4413      	add	r3, r2
 8014fca:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014fd0:	69bb      	ldr	r3, [r7, #24]
 8014fd2:	0a5b      	lsrs	r3, r3, #9
 8014fd4:	4413      	add	r3, r2
 8014fd6:	4619      	mov	r1, r3
 8014fd8:	68f8      	ldr	r0, [r7, #12]
 8014fda:	f7ff fe6f 	bl	8014cbc <move_window>
 8014fde:	4603      	mov	r3, r0
 8014fe0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014fe2:	7ffb      	ldrb	r3, [r7, #31]
 8014fe4:	2b00      	cmp	r3, #0
 8014fe6:	f040 80a9 	bne.w	801513c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014ff0:	69bb      	ldr	r3, [r7, #24]
 8014ff2:	1c59      	adds	r1, r3, #1
 8014ff4:	61b9      	str	r1, [r7, #24]
 8014ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ffa:	4413      	add	r3, r2
 8014ffc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8014ffe:	68bb      	ldr	r3, [r7, #8]
 8015000:	f003 0301 	and.w	r3, r3, #1
 8015004:	2b00      	cmp	r3, #0
 8015006:	d00d      	beq.n	8015024 <put_fat+0xa4>
 8015008:	697b      	ldr	r3, [r7, #20]
 801500a:	781b      	ldrb	r3, [r3, #0]
 801500c:	b25b      	sxtb	r3, r3
 801500e:	f003 030f 	and.w	r3, r3, #15
 8015012:	b25a      	sxtb	r2, r3
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	b25b      	sxtb	r3, r3
 8015018:	011b      	lsls	r3, r3, #4
 801501a:	b25b      	sxtb	r3, r3
 801501c:	4313      	orrs	r3, r2
 801501e:	b25b      	sxtb	r3, r3
 8015020:	b2db      	uxtb	r3, r3
 8015022:	e001      	b.n	8015028 <put_fat+0xa8>
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	b2db      	uxtb	r3, r3
 8015028:	697a      	ldr	r2, [r7, #20]
 801502a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801502c:	68fb      	ldr	r3, [r7, #12]
 801502e:	2201      	movs	r2, #1
 8015030:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015036:	69bb      	ldr	r3, [r7, #24]
 8015038:	0a5b      	lsrs	r3, r3, #9
 801503a:	4413      	add	r3, r2
 801503c:	4619      	mov	r1, r3
 801503e:	68f8      	ldr	r0, [r7, #12]
 8015040:	f7ff fe3c 	bl	8014cbc <move_window>
 8015044:	4603      	mov	r3, r0
 8015046:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8015048:	7ffb      	ldrb	r3, [r7, #31]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d178      	bne.n	8015140 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015054:	69bb      	ldr	r3, [r7, #24]
 8015056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801505a:	4413      	add	r3, r2
 801505c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801505e:	68bb      	ldr	r3, [r7, #8]
 8015060:	f003 0301 	and.w	r3, r3, #1
 8015064:	2b00      	cmp	r3, #0
 8015066:	d003      	beq.n	8015070 <put_fat+0xf0>
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	091b      	lsrs	r3, r3, #4
 801506c:	b2db      	uxtb	r3, r3
 801506e:	e00e      	b.n	801508e <put_fat+0x10e>
 8015070:	697b      	ldr	r3, [r7, #20]
 8015072:	781b      	ldrb	r3, [r3, #0]
 8015074:	b25b      	sxtb	r3, r3
 8015076:	f023 030f 	bic.w	r3, r3, #15
 801507a:	b25a      	sxtb	r2, r3
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	0a1b      	lsrs	r3, r3, #8
 8015080:	b25b      	sxtb	r3, r3
 8015082:	f003 030f 	and.w	r3, r3, #15
 8015086:	b25b      	sxtb	r3, r3
 8015088:	4313      	orrs	r3, r2
 801508a:	b25b      	sxtb	r3, r3
 801508c:	b2db      	uxtb	r3, r3
 801508e:	697a      	ldr	r2, [r7, #20]
 8015090:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	2201      	movs	r2, #1
 8015096:	70da      	strb	r2, [r3, #3]
			break;
 8015098:	e057      	b.n	801514a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801509e:	68bb      	ldr	r3, [r7, #8]
 80150a0:	0a1b      	lsrs	r3, r3, #8
 80150a2:	4413      	add	r3, r2
 80150a4:	4619      	mov	r1, r3
 80150a6:	68f8      	ldr	r0, [r7, #12]
 80150a8:	f7ff fe08 	bl	8014cbc <move_window>
 80150ac:	4603      	mov	r3, r0
 80150ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80150b0:	7ffb      	ldrb	r3, [r7, #31]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d146      	bne.n	8015144 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80150b6:	68fb      	ldr	r3, [r7, #12]
 80150b8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80150bc:	68bb      	ldr	r3, [r7, #8]
 80150be:	005b      	lsls	r3, r3, #1
 80150c0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80150c4:	4413      	add	r3, r2
 80150c6:	687a      	ldr	r2, [r7, #4]
 80150c8:	b292      	uxth	r2, r2
 80150ca:	4611      	mov	r1, r2
 80150cc:	4618      	mov	r0, r3
 80150ce:	f7ff fb7f 	bl	80147d0 <st_word>
			fs->wflag = 1;
 80150d2:	68fb      	ldr	r3, [r7, #12]
 80150d4:	2201      	movs	r2, #1
 80150d6:	70da      	strb	r2, [r3, #3]
			break;
 80150d8:	e037      	b.n	801514a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80150de:	68bb      	ldr	r3, [r7, #8]
 80150e0:	09db      	lsrs	r3, r3, #7
 80150e2:	4413      	add	r3, r2
 80150e4:	4619      	mov	r1, r3
 80150e6:	68f8      	ldr	r0, [r7, #12]
 80150e8:	f7ff fde8 	bl	8014cbc <move_window>
 80150ec:	4603      	mov	r3, r0
 80150ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80150f0:	7ffb      	ldrb	r3, [r7, #31]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d128      	bne.n	8015148 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80150f6:	687b      	ldr	r3, [r7, #4]
 80150f8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015102:	68bb      	ldr	r3, [r7, #8]
 8015104:	009b      	lsls	r3, r3, #2
 8015106:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801510a:	4413      	add	r3, r2
 801510c:	4618      	mov	r0, r3
 801510e:	f7ff fb3c 	bl	801478a <ld_dword>
 8015112:	4603      	mov	r3, r0
 8015114:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8015118:	4323      	orrs	r3, r4
 801511a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801511c:	68fb      	ldr	r3, [r7, #12]
 801511e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015122:	68bb      	ldr	r3, [r7, #8]
 8015124:	009b      	lsls	r3, r3, #2
 8015126:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801512a:	4413      	add	r3, r2
 801512c:	6879      	ldr	r1, [r7, #4]
 801512e:	4618      	mov	r0, r3
 8015130:	f7ff fb69 	bl	8014806 <st_dword>
			fs->wflag = 1;
 8015134:	68fb      	ldr	r3, [r7, #12]
 8015136:	2201      	movs	r2, #1
 8015138:	70da      	strb	r2, [r3, #3]
			break;
 801513a:	e006      	b.n	801514a <put_fat+0x1ca>
			if (res != FR_OK) break;
 801513c:	bf00      	nop
 801513e:	e004      	b.n	801514a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015140:	bf00      	nop
 8015142:	e002      	b.n	801514a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015144:	bf00      	nop
 8015146:	e000      	b.n	801514a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8015148:	bf00      	nop
		}
	}
	return res;
 801514a:	7ffb      	ldrb	r3, [r7, #31]
}
 801514c:	4618      	mov	r0, r3
 801514e:	3724      	adds	r7, #36	@ 0x24
 8015150:	46bd      	mov	sp, r7
 8015152:	bd90      	pop	{r4, r7, pc}

08015154 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8015154:	b580      	push	{r7, lr}
 8015156:	b088      	sub	sp, #32
 8015158:	af00      	add	r7, sp, #0
 801515a:	60f8      	str	r0, [r7, #12]
 801515c:	60b9      	str	r1, [r7, #8]
 801515e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8015160:	2300      	movs	r3, #0
 8015162:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8015164:	68fb      	ldr	r3, [r7, #12]
 8015166:	681b      	ldr	r3, [r3, #0]
 8015168:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801516a:	68bb      	ldr	r3, [r7, #8]
 801516c:	2b01      	cmp	r3, #1
 801516e:	d904      	bls.n	801517a <remove_chain+0x26>
 8015170:	69bb      	ldr	r3, [r7, #24]
 8015172:	699b      	ldr	r3, [r3, #24]
 8015174:	68ba      	ldr	r2, [r7, #8]
 8015176:	429a      	cmp	r2, r3
 8015178:	d301      	bcc.n	801517e <remove_chain+0x2a>
 801517a:	2302      	movs	r3, #2
 801517c:	e04b      	b.n	8015216 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d00c      	beq.n	801519e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8015184:	f04f 32ff 	mov.w	r2, #4294967295
 8015188:	6879      	ldr	r1, [r7, #4]
 801518a:	69b8      	ldr	r0, [r7, #24]
 801518c:	f7ff fef8 	bl	8014f80 <put_fat>
 8015190:	4603      	mov	r3, r0
 8015192:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8015194:	7ffb      	ldrb	r3, [r7, #31]
 8015196:	2b00      	cmp	r3, #0
 8015198:	d001      	beq.n	801519e <remove_chain+0x4a>
 801519a:	7ffb      	ldrb	r3, [r7, #31]
 801519c:	e03b      	b.n	8015216 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 801519e:	68b9      	ldr	r1, [r7, #8]
 80151a0:	68f8      	ldr	r0, [r7, #12]
 80151a2:	f7ff fe46 	bl	8014e32 <get_fat>
 80151a6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80151a8:	697b      	ldr	r3, [r7, #20]
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d031      	beq.n	8015212 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80151ae:	697b      	ldr	r3, [r7, #20]
 80151b0:	2b01      	cmp	r3, #1
 80151b2:	d101      	bne.n	80151b8 <remove_chain+0x64>
 80151b4:	2302      	movs	r3, #2
 80151b6:	e02e      	b.n	8015216 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80151b8:	697b      	ldr	r3, [r7, #20]
 80151ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80151be:	d101      	bne.n	80151c4 <remove_chain+0x70>
 80151c0:	2301      	movs	r3, #1
 80151c2:	e028      	b.n	8015216 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80151c4:	2200      	movs	r2, #0
 80151c6:	68b9      	ldr	r1, [r7, #8]
 80151c8:	69b8      	ldr	r0, [r7, #24]
 80151ca:	f7ff fed9 	bl	8014f80 <put_fat>
 80151ce:	4603      	mov	r3, r0
 80151d0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80151d2:	7ffb      	ldrb	r3, [r7, #31]
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d001      	beq.n	80151dc <remove_chain+0x88>
 80151d8:	7ffb      	ldrb	r3, [r7, #31]
 80151da:	e01c      	b.n	8015216 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80151dc:	69bb      	ldr	r3, [r7, #24]
 80151de:	695a      	ldr	r2, [r3, #20]
 80151e0:	69bb      	ldr	r3, [r7, #24]
 80151e2:	699b      	ldr	r3, [r3, #24]
 80151e4:	3b02      	subs	r3, #2
 80151e6:	429a      	cmp	r2, r3
 80151e8:	d20b      	bcs.n	8015202 <remove_chain+0xae>
			fs->free_clst++;
 80151ea:	69bb      	ldr	r3, [r7, #24]
 80151ec:	695b      	ldr	r3, [r3, #20]
 80151ee:	1c5a      	adds	r2, r3, #1
 80151f0:	69bb      	ldr	r3, [r7, #24]
 80151f2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80151f4:	69bb      	ldr	r3, [r7, #24]
 80151f6:	791b      	ldrb	r3, [r3, #4]
 80151f8:	f043 0301 	orr.w	r3, r3, #1
 80151fc:	b2da      	uxtb	r2, r3
 80151fe:	69bb      	ldr	r3, [r7, #24]
 8015200:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8015202:	697b      	ldr	r3, [r7, #20]
 8015204:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8015206:	69bb      	ldr	r3, [r7, #24]
 8015208:	699b      	ldr	r3, [r3, #24]
 801520a:	68ba      	ldr	r2, [r7, #8]
 801520c:	429a      	cmp	r2, r3
 801520e:	d3c6      	bcc.n	801519e <remove_chain+0x4a>
 8015210:	e000      	b.n	8015214 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8015212:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8015214:	2300      	movs	r3, #0
}
 8015216:	4618      	mov	r0, r3
 8015218:	3720      	adds	r7, #32
 801521a:	46bd      	mov	sp, r7
 801521c:	bd80      	pop	{r7, pc}

0801521e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801521e:	b580      	push	{r7, lr}
 8015220:	b088      	sub	sp, #32
 8015222:	af00      	add	r7, sp, #0
 8015224:	6078      	str	r0, [r7, #4]
 8015226:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801522e:	683b      	ldr	r3, [r7, #0]
 8015230:	2b00      	cmp	r3, #0
 8015232:	d10d      	bne.n	8015250 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8015234:	693b      	ldr	r3, [r7, #16]
 8015236:	691b      	ldr	r3, [r3, #16]
 8015238:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801523a:	69bb      	ldr	r3, [r7, #24]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d004      	beq.n	801524a <create_chain+0x2c>
 8015240:	693b      	ldr	r3, [r7, #16]
 8015242:	699b      	ldr	r3, [r3, #24]
 8015244:	69ba      	ldr	r2, [r7, #24]
 8015246:	429a      	cmp	r2, r3
 8015248:	d31b      	bcc.n	8015282 <create_chain+0x64>
 801524a:	2301      	movs	r3, #1
 801524c:	61bb      	str	r3, [r7, #24]
 801524e:	e018      	b.n	8015282 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8015250:	6839      	ldr	r1, [r7, #0]
 8015252:	6878      	ldr	r0, [r7, #4]
 8015254:	f7ff fded 	bl	8014e32 <get_fat>
 8015258:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801525a:	68fb      	ldr	r3, [r7, #12]
 801525c:	2b01      	cmp	r3, #1
 801525e:	d801      	bhi.n	8015264 <create_chain+0x46>
 8015260:	2301      	movs	r3, #1
 8015262:	e070      	b.n	8015346 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8015264:	68fb      	ldr	r3, [r7, #12]
 8015266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801526a:	d101      	bne.n	8015270 <create_chain+0x52>
 801526c:	68fb      	ldr	r3, [r7, #12]
 801526e:	e06a      	b.n	8015346 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8015270:	693b      	ldr	r3, [r7, #16]
 8015272:	699b      	ldr	r3, [r3, #24]
 8015274:	68fa      	ldr	r2, [r7, #12]
 8015276:	429a      	cmp	r2, r3
 8015278:	d201      	bcs.n	801527e <create_chain+0x60>
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	e063      	b.n	8015346 <create_chain+0x128>
		scl = clst;
 801527e:	683b      	ldr	r3, [r7, #0]
 8015280:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8015282:	69bb      	ldr	r3, [r7, #24]
 8015284:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8015286:	69fb      	ldr	r3, [r7, #28]
 8015288:	3301      	adds	r3, #1
 801528a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801528c:	693b      	ldr	r3, [r7, #16]
 801528e:	699b      	ldr	r3, [r3, #24]
 8015290:	69fa      	ldr	r2, [r7, #28]
 8015292:	429a      	cmp	r2, r3
 8015294:	d307      	bcc.n	80152a6 <create_chain+0x88>
				ncl = 2;
 8015296:	2302      	movs	r3, #2
 8015298:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801529a:	69fa      	ldr	r2, [r7, #28]
 801529c:	69bb      	ldr	r3, [r7, #24]
 801529e:	429a      	cmp	r2, r3
 80152a0:	d901      	bls.n	80152a6 <create_chain+0x88>
 80152a2:	2300      	movs	r3, #0
 80152a4:	e04f      	b.n	8015346 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80152a6:	69f9      	ldr	r1, [r7, #28]
 80152a8:	6878      	ldr	r0, [r7, #4]
 80152aa:	f7ff fdc2 	bl	8014e32 <get_fat>
 80152ae:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80152b0:	68fb      	ldr	r3, [r7, #12]
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	d00e      	beq.n	80152d4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80152b6:	68fb      	ldr	r3, [r7, #12]
 80152b8:	2b01      	cmp	r3, #1
 80152ba:	d003      	beq.n	80152c4 <create_chain+0xa6>
 80152bc:	68fb      	ldr	r3, [r7, #12]
 80152be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152c2:	d101      	bne.n	80152c8 <create_chain+0xaa>
 80152c4:	68fb      	ldr	r3, [r7, #12]
 80152c6:	e03e      	b.n	8015346 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80152c8:	69fa      	ldr	r2, [r7, #28]
 80152ca:	69bb      	ldr	r3, [r7, #24]
 80152cc:	429a      	cmp	r2, r3
 80152ce:	d1da      	bne.n	8015286 <create_chain+0x68>
 80152d0:	2300      	movs	r3, #0
 80152d2:	e038      	b.n	8015346 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80152d4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80152d6:	f04f 32ff 	mov.w	r2, #4294967295
 80152da:	69f9      	ldr	r1, [r7, #28]
 80152dc:	6938      	ldr	r0, [r7, #16]
 80152de:	f7ff fe4f 	bl	8014f80 <put_fat>
 80152e2:	4603      	mov	r3, r0
 80152e4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80152e6:	7dfb      	ldrb	r3, [r7, #23]
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d109      	bne.n	8015300 <create_chain+0xe2>
 80152ec:	683b      	ldr	r3, [r7, #0]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d006      	beq.n	8015300 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80152f2:	69fa      	ldr	r2, [r7, #28]
 80152f4:	6839      	ldr	r1, [r7, #0]
 80152f6:	6938      	ldr	r0, [r7, #16]
 80152f8:	f7ff fe42 	bl	8014f80 <put_fat>
 80152fc:	4603      	mov	r3, r0
 80152fe:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8015300:	7dfb      	ldrb	r3, [r7, #23]
 8015302:	2b00      	cmp	r3, #0
 8015304:	d116      	bne.n	8015334 <create_chain+0x116>
		fs->last_clst = ncl;
 8015306:	693b      	ldr	r3, [r7, #16]
 8015308:	69fa      	ldr	r2, [r7, #28]
 801530a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	695a      	ldr	r2, [r3, #20]
 8015310:	693b      	ldr	r3, [r7, #16]
 8015312:	699b      	ldr	r3, [r3, #24]
 8015314:	3b02      	subs	r3, #2
 8015316:	429a      	cmp	r2, r3
 8015318:	d804      	bhi.n	8015324 <create_chain+0x106>
 801531a:	693b      	ldr	r3, [r7, #16]
 801531c:	695b      	ldr	r3, [r3, #20]
 801531e:	1e5a      	subs	r2, r3, #1
 8015320:	693b      	ldr	r3, [r7, #16]
 8015322:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8015324:	693b      	ldr	r3, [r7, #16]
 8015326:	791b      	ldrb	r3, [r3, #4]
 8015328:	f043 0301 	orr.w	r3, r3, #1
 801532c:	b2da      	uxtb	r2, r3
 801532e:	693b      	ldr	r3, [r7, #16]
 8015330:	711a      	strb	r2, [r3, #4]
 8015332:	e007      	b.n	8015344 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8015334:	7dfb      	ldrb	r3, [r7, #23]
 8015336:	2b01      	cmp	r3, #1
 8015338:	d102      	bne.n	8015340 <create_chain+0x122>
 801533a:	f04f 33ff 	mov.w	r3, #4294967295
 801533e:	e000      	b.n	8015342 <create_chain+0x124>
 8015340:	2301      	movs	r3, #1
 8015342:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8015344:	69fb      	ldr	r3, [r7, #28]
}
 8015346:	4618      	mov	r0, r3
 8015348:	3720      	adds	r7, #32
 801534a:	46bd      	mov	sp, r7
 801534c:	bd80      	pop	{r7, pc}

0801534e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801534e:	b480      	push	{r7}
 8015350:	b087      	sub	sp, #28
 8015352:	af00      	add	r7, sp, #0
 8015354:	6078      	str	r0, [r7, #4]
 8015356:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8015358:	687b      	ldr	r3, [r7, #4]
 801535a:	681b      	ldr	r3, [r3, #0]
 801535c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015362:	3304      	adds	r3, #4
 8015364:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8015366:	683b      	ldr	r3, [r7, #0]
 8015368:	0a5b      	lsrs	r3, r3, #9
 801536a:	68fa      	ldr	r2, [r7, #12]
 801536c:	8952      	ldrh	r2, [r2, #10]
 801536e:	fbb3 f3f2 	udiv	r3, r3, r2
 8015372:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8015374:	693b      	ldr	r3, [r7, #16]
 8015376:	1d1a      	adds	r2, r3, #4
 8015378:	613a      	str	r2, [r7, #16]
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 801537e:	68bb      	ldr	r3, [r7, #8]
 8015380:	2b00      	cmp	r3, #0
 8015382:	d101      	bne.n	8015388 <clmt_clust+0x3a>
 8015384:	2300      	movs	r3, #0
 8015386:	e010      	b.n	80153aa <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8015388:	697a      	ldr	r2, [r7, #20]
 801538a:	68bb      	ldr	r3, [r7, #8]
 801538c:	429a      	cmp	r2, r3
 801538e:	d307      	bcc.n	80153a0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8015390:	697a      	ldr	r2, [r7, #20]
 8015392:	68bb      	ldr	r3, [r7, #8]
 8015394:	1ad3      	subs	r3, r2, r3
 8015396:	617b      	str	r3, [r7, #20]
 8015398:	693b      	ldr	r3, [r7, #16]
 801539a:	3304      	adds	r3, #4
 801539c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801539e:	e7e9      	b.n	8015374 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80153a0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80153a2:	693b      	ldr	r3, [r7, #16]
 80153a4:	681a      	ldr	r2, [r3, #0]
 80153a6:	697b      	ldr	r3, [r7, #20]
 80153a8:	4413      	add	r3, r2
}
 80153aa:	4618      	mov	r0, r3
 80153ac:	371c      	adds	r7, #28
 80153ae:	46bd      	mov	sp, r7
 80153b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b4:	4770      	bx	lr

080153b6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80153b6:	b580      	push	{r7, lr}
 80153b8:	b086      	sub	sp, #24
 80153ba:	af00      	add	r7, sp, #0
 80153bc:	6078      	str	r0, [r7, #4]
 80153be:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80153c0:	687b      	ldr	r3, [r7, #4]
 80153c2:	681b      	ldr	r3, [r3, #0]
 80153c4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80153c6:	683b      	ldr	r3, [r7, #0]
 80153c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80153cc:	d204      	bcs.n	80153d8 <dir_sdi+0x22>
 80153ce:	683b      	ldr	r3, [r7, #0]
 80153d0:	f003 031f 	and.w	r3, r3, #31
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d001      	beq.n	80153dc <dir_sdi+0x26>
		return FR_INT_ERR;
 80153d8:	2302      	movs	r3, #2
 80153da:	e063      	b.n	80154a4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	683a      	ldr	r2, [r7, #0]
 80153e0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	689b      	ldr	r3, [r3, #8]
 80153e6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80153e8:	697b      	ldr	r3, [r7, #20]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d106      	bne.n	80153fc <dir_sdi+0x46>
 80153ee:	693b      	ldr	r3, [r7, #16]
 80153f0:	781b      	ldrb	r3, [r3, #0]
 80153f2:	2b02      	cmp	r3, #2
 80153f4:	d902      	bls.n	80153fc <dir_sdi+0x46>
		clst = fs->dirbase;
 80153f6:	693b      	ldr	r3, [r7, #16]
 80153f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80153fa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80153fc:	697b      	ldr	r3, [r7, #20]
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d10c      	bne.n	801541c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8015402:	683b      	ldr	r3, [r7, #0]
 8015404:	095b      	lsrs	r3, r3, #5
 8015406:	693a      	ldr	r2, [r7, #16]
 8015408:	8912      	ldrh	r2, [r2, #8]
 801540a:	4293      	cmp	r3, r2
 801540c:	d301      	bcc.n	8015412 <dir_sdi+0x5c>
 801540e:	2302      	movs	r3, #2
 8015410:	e048      	b.n	80154a4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8015412:	693b      	ldr	r3, [r7, #16]
 8015414:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	61da      	str	r2, [r3, #28]
 801541a:	e029      	b.n	8015470 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801541c:	693b      	ldr	r3, [r7, #16]
 801541e:	895b      	ldrh	r3, [r3, #10]
 8015420:	025b      	lsls	r3, r3, #9
 8015422:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8015424:	e019      	b.n	801545a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	6979      	ldr	r1, [r7, #20]
 801542a:	4618      	mov	r0, r3
 801542c:	f7ff fd01 	bl	8014e32 <get_fat>
 8015430:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015432:	697b      	ldr	r3, [r7, #20]
 8015434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015438:	d101      	bne.n	801543e <dir_sdi+0x88>
 801543a:	2301      	movs	r3, #1
 801543c:	e032      	b.n	80154a4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801543e:	697b      	ldr	r3, [r7, #20]
 8015440:	2b01      	cmp	r3, #1
 8015442:	d904      	bls.n	801544e <dir_sdi+0x98>
 8015444:	693b      	ldr	r3, [r7, #16]
 8015446:	699b      	ldr	r3, [r3, #24]
 8015448:	697a      	ldr	r2, [r7, #20]
 801544a:	429a      	cmp	r2, r3
 801544c:	d301      	bcc.n	8015452 <dir_sdi+0x9c>
 801544e:	2302      	movs	r3, #2
 8015450:	e028      	b.n	80154a4 <dir_sdi+0xee>
			ofs -= csz;
 8015452:	683a      	ldr	r2, [r7, #0]
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	1ad3      	subs	r3, r2, r3
 8015458:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801545a:	683a      	ldr	r2, [r7, #0]
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	429a      	cmp	r2, r3
 8015460:	d2e1      	bcs.n	8015426 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8015462:	6979      	ldr	r1, [r7, #20]
 8015464:	6938      	ldr	r0, [r7, #16]
 8015466:	f7ff fcc5 	bl	8014df4 <clust2sect>
 801546a:	4602      	mov	r2, r0
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	697a      	ldr	r2, [r7, #20]
 8015474:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8015476:	687b      	ldr	r3, [r7, #4]
 8015478:	69db      	ldr	r3, [r3, #28]
 801547a:	2b00      	cmp	r3, #0
 801547c:	d101      	bne.n	8015482 <dir_sdi+0xcc>
 801547e:	2302      	movs	r3, #2
 8015480:	e010      	b.n	80154a4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	69da      	ldr	r2, [r3, #28]
 8015486:	683b      	ldr	r3, [r7, #0]
 8015488:	0a5b      	lsrs	r3, r3, #9
 801548a:	441a      	add	r2, r3
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8015490:	693b      	ldr	r3, [r7, #16]
 8015492:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015496:	683b      	ldr	r3, [r7, #0]
 8015498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801549c:	441a      	add	r2, r3
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80154a2:	2300      	movs	r3, #0
}
 80154a4:	4618      	mov	r0, r3
 80154a6:	3718      	adds	r7, #24
 80154a8:	46bd      	mov	sp, r7
 80154aa:	bd80      	pop	{r7, pc}

080154ac <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80154ac:	b580      	push	{r7, lr}
 80154ae:	b086      	sub	sp, #24
 80154b0:	af00      	add	r7, sp, #0
 80154b2:	6078      	str	r0, [r7, #4]
 80154b4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	681b      	ldr	r3, [r3, #0]
 80154ba:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	695b      	ldr	r3, [r3, #20]
 80154c0:	3320      	adds	r3, #32
 80154c2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	69db      	ldr	r3, [r3, #28]
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d003      	beq.n	80154d4 <dir_next+0x28>
 80154cc:	68bb      	ldr	r3, [r7, #8]
 80154ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80154d2:	d301      	bcc.n	80154d8 <dir_next+0x2c>
 80154d4:	2304      	movs	r3, #4
 80154d6:	e0aa      	b.n	801562e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80154d8:	68bb      	ldr	r3, [r7, #8]
 80154da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80154de:	2b00      	cmp	r3, #0
 80154e0:	f040 8098 	bne.w	8015614 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	69db      	ldr	r3, [r3, #28]
 80154e8:	1c5a      	adds	r2, r3, #1
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	699b      	ldr	r3, [r3, #24]
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	d10b      	bne.n	801550e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80154f6:	68bb      	ldr	r3, [r7, #8]
 80154f8:	095b      	lsrs	r3, r3, #5
 80154fa:	68fa      	ldr	r2, [r7, #12]
 80154fc:	8912      	ldrh	r2, [r2, #8]
 80154fe:	4293      	cmp	r3, r2
 8015500:	f0c0 8088 	bcc.w	8015614 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	2200      	movs	r2, #0
 8015508:	61da      	str	r2, [r3, #28]
 801550a:	2304      	movs	r3, #4
 801550c:	e08f      	b.n	801562e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801550e:	68bb      	ldr	r3, [r7, #8]
 8015510:	0a5b      	lsrs	r3, r3, #9
 8015512:	68fa      	ldr	r2, [r7, #12]
 8015514:	8952      	ldrh	r2, [r2, #10]
 8015516:	3a01      	subs	r2, #1
 8015518:	4013      	ands	r3, r2
 801551a:	2b00      	cmp	r3, #0
 801551c:	d17a      	bne.n	8015614 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801551e:	687a      	ldr	r2, [r7, #4]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	699b      	ldr	r3, [r3, #24]
 8015524:	4619      	mov	r1, r3
 8015526:	4610      	mov	r0, r2
 8015528:	f7ff fc83 	bl	8014e32 <get_fat>
 801552c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801552e:	697b      	ldr	r3, [r7, #20]
 8015530:	2b01      	cmp	r3, #1
 8015532:	d801      	bhi.n	8015538 <dir_next+0x8c>
 8015534:	2302      	movs	r3, #2
 8015536:	e07a      	b.n	801562e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8015538:	697b      	ldr	r3, [r7, #20]
 801553a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801553e:	d101      	bne.n	8015544 <dir_next+0x98>
 8015540:	2301      	movs	r3, #1
 8015542:	e074      	b.n	801562e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	699b      	ldr	r3, [r3, #24]
 8015548:	697a      	ldr	r2, [r7, #20]
 801554a:	429a      	cmp	r2, r3
 801554c:	d358      	bcc.n	8015600 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801554e:	683b      	ldr	r3, [r7, #0]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d104      	bne.n	801555e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	2200      	movs	r2, #0
 8015558:	61da      	str	r2, [r3, #28]
 801555a:	2304      	movs	r3, #4
 801555c:	e067      	b.n	801562e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801555e:	687a      	ldr	r2, [r7, #4]
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	699b      	ldr	r3, [r3, #24]
 8015564:	4619      	mov	r1, r3
 8015566:	4610      	mov	r0, r2
 8015568:	f7ff fe59 	bl	801521e <create_chain>
 801556c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801556e:	697b      	ldr	r3, [r7, #20]
 8015570:	2b00      	cmp	r3, #0
 8015572:	d101      	bne.n	8015578 <dir_next+0xcc>
 8015574:	2307      	movs	r3, #7
 8015576:	e05a      	b.n	801562e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8015578:	697b      	ldr	r3, [r7, #20]
 801557a:	2b01      	cmp	r3, #1
 801557c:	d101      	bne.n	8015582 <dir_next+0xd6>
 801557e:	2302      	movs	r3, #2
 8015580:	e055      	b.n	801562e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8015582:	697b      	ldr	r3, [r7, #20]
 8015584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015588:	d101      	bne.n	801558e <dir_next+0xe2>
 801558a:	2301      	movs	r3, #1
 801558c:	e04f      	b.n	801562e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801558e:	68f8      	ldr	r0, [r7, #12]
 8015590:	f7ff fb50 	bl	8014c34 <sync_window>
 8015594:	4603      	mov	r3, r0
 8015596:	2b00      	cmp	r3, #0
 8015598:	d001      	beq.n	801559e <dir_next+0xf2>
 801559a:	2301      	movs	r3, #1
 801559c:	e047      	b.n	801562e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	3334      	adds	r3, #52	@ 0x34
 80155a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80155a6:	2100      	movs	r1, #0
 80155a8:	4618      	mov	r0, r3
 80155aa:	f7ff f979 	bl	80148a0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80155ae:	2300      	movs	r3, #0
 80155b0:	613b      	str	r3, [r7, #16]
 80155b2:	6979      	ldr	r1, [r7, #20]
 80155b4:	68f8      	ldr	r0, [r7, #12]
 80155b6:	f7ff fc1d 	bl	8014df4 <clust2sect>
 80155ba:	4602      	mov	r2, r0
 80155bc:	68fb      	ldr	r3, [r7, #12]
 80155be:	631a      	str	r2, [r3, #48]	@ 0x30
 80155c0:	e012      	b.n	80155e8 <dir_next+0x13c>
						fs->wflag = 1;
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	2201      	movs	r2, #1
 80155c6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80155c8:	68f8      	ldr	r0, [r7, #12]
 80155ca:	f7ff fb33 	bl	8014c34 <sync_window>
 80155ce:	4603      	mov	r3, r0
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d001      	beq.n	80155d8 <dir_next+0x12c>
 80155d4:	2301      	movs	r3, #1
 80155d6:	e02a      	b.n	801562e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80155d8:	693b      	ldr	r3, [r7, #16]
 80155da:	3301      	adds	r3, #1
 80155dc:	613b      	str	r3, [r7, #16]
 80155de:	68fb      	ldr	r3, [r7, #12]
 80155e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80155e2:	1c5a      	adds	r2, r3, #1
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	895b      	ldrh	r3, [r3, #10]
 80155ec:	461a      	mov	r2, r3
 80155ee:	693b      	ldr	r3, [r7, #16]
 80155f0:	4293      	cmp	r3, r2
 80155f2:	d3e6      	bcc.n	80155c2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80155f4:	68fb      	ldr	r3, [r7, #12]
 80155f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80155f8:	693b      	ldr	r3, [r7, #16]
 80155fa:	1ad2      	subs	r2, r2, r3
 80155fc:	68fb      	ldr	r3, [r7, #12]
 80155fe:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	697a      	ldr	r2, [r7, #20]
 8015604:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8015606:	6979      	ldr	r1, [r7, #20]
 8015608:	68f8      	ldr	r0, [r7, #12]
 801560a:	f7ff fbf3 	bl	8014df4 <clust2sect>
 801560e:	4602      	mov	r2, r0
 8015610:	687b      	ldr	r3, [r7, #4]
 8015612:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	68ba      	ldr	r2, [r7, #8]
 8015618:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801561a:	68fb      	ldr	r3, [r7, #12]
 801561c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015620:	68bb      	ldr	r3, [r7, #8]
 8015622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015626:	441a      	add	r2, r3
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801562c:	2300      	movs	r3, #0
}
 801562e:	4618      	mov	r0, r3
 8015630:	3718      	adds	r7, #24
 8015632:	46bd      	mov	sp, r7
 8015634:	bd80      	pop	{r7, pc}

08015636 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8015636:	b580      	push	{r7, lr}
 8015638:	b086      	sub	sp, #24
 801563a:	af00      	add	r7, sp, #0
 801563c:	6078      	str	r0, [r7, #4]
 801563e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	681b      	ldr	r3, [r3, #0]
 8015644:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8015646:	2100      	movs	r1, #0
 8015648:	6878      	ldr	r0, [r7, #4]
 801564a:	f7ff feb4 	bl	80153b6 <dir_sdi>
 801564e:	4603      	mov	r3, r0
 8015650:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015652:	7dfb      	ldrb	r3, [r7, #23]
 8015654:	2b00      	cmp	r3, #0
 8015656:	d12b      	bne.n	80156b0 <dir_alloc+0x7a>
		n = 0;
 8015658:	2300      	movs	r3, #0
 801565a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	69db      	ldr	r3, [r3, #28]
 8015660:	4619      	mov	r1, r3
 8015662:	68f8      	ldr	r0, [r7, #12]
 8015664:	f7ff fb2a 	bl	8014cbc <move_window>
 8015668:	4603      	mov	r3, r0
 801566a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801566c:	7dfb      	ldrb	r3, [r7, #23]
 801566e:	2b00      	cmp	r3, #0
 8015670:	d11d      	bne.n	80156ae <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	6a1b      	ldr	r3, [r3, #32]
 8015676:	781b      	ldrb	r3, [r3, #0]
 8015678:	2be5      	cmp	r3, #229	@ 0xe5
 801567a:	d004      	beq.n	8015686 <dir_alloc+0x50>
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	6a1b      	ldr	r3, [r3, #32]
 8015680:	781b      	ldrb	r3, [r3, #0]
 8015682:	2b00      	cmp	r3, #0
 8015684:	d107      	bne.n	8015696 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8015686:	693b      	ldr	r3, [r7, #16]
 8015688:	3301      	adds	r3, #1
 801568a:	613b      	str	r3, [r7, #16]
 801568c:	693a      	ldr	r2, [r7, #16]
 801568e:	683b      	ldr	r3, [r7, #0]
 8015690:	429a      	cmp	r2, r3
 8015692:	d102      	bne.n	801569a <dir_alloc+0x64>
 8015694:	e00c      	b.n	80156b0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8015696:	2300      	movs	r3, #0
 8015698:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801569a:	2101      	movs	r1, #1
 801569c:	6878      	ldr	r0, [r7, #4]
 801569e:	f7ff ff05 	bl	80154ac <dir_next>
 80156a2:	4603      	mov	r3, r0
 80156a4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80156a6:	7dfb      	ldrb	r3, [r7, #23]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d0d7      	beq.n	801565c <dir_alloc+0x26>
 80156ac:	e000      	b.n	80156b0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80156ae:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80156b0:	7dfb      	ldrb	r3, [r7, #23]
 80156b2:	2b04      	cmp	r3, #4
 80156b4:	d101      	bne.n	80156ba <dir_alloc+0x84>
 80156b6:	2307      	movs	r3, #7
 80156b8:	75fb      	strb	r3, [r7, #23]
	return res;
 80156ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80156bc:	4618      	mov	r0, r3
 80156be:	3718      	adds	r7, #24
 80156c0:	46bd      	mov	sp, r7
 80156c2:	bd80      	pop	{r7, pc}

080156c4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b084      	sub	sp, #16
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
 80156cc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80156ce:	683b      	ldr	r3, [r7, #0]
 80156d0:	331a      	adds	r3, #26
 80156d2:	4618      	mov	r0, r3
 80156d4:	f7ff f840 	bl	8014758 <ld_word>
 80156d8:	4603      	mov	r3, r0
 80156da:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	781b      	ldrb	r3, [r3, #0]
 80156e0:	2b03      	cmp	r3, #3
 80156e2:	d109      	bne.n	80156f8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80156e4:	683b      	ldr	r3, [r7, #0]
 80156e6:	3314      	adds	r3, #20
 80156e8:	4618      	mov	r0, r3
 80156ea:	f7ff f835 	bl	8014758 <ld_word>
 80156ee:	4603      	mov	r3, r0
 80156f0:	041b      	lsls	r3, r3, #16
 80156f2:	68fa      	ldr	r2, [r7, #12]
 80156f4:	4313      	orrs	r3, r2
 80156f6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80156f8:	68fb      	ldr	r3, [r7, #12]
}
 80156fa:	4618      	mov	r0, r3
 80156fc:	3710      	adds	r7, #16
 80156fe:	46bd      	mov	sp, r7
 8015700:	bd80      	pop	{r7, pc}

08015702 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8015702:	b580      	push	{r7, lr}
 8015704:	b084      	sub	sp, #16
 8015706:	af00      	add	r7, sp, #0
 8015708:	60f8      	str	r0, [r7, #12]
 801570a:	60b9      	str	r1, [r7, #8]
 801570c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801570e:	68bb      	ldr	r3, [r7, #8]
 8015710:	331a      	adds	r3, #26
 8015712:	687a      	ldr	r2, [r7, #4]
 8015714:	b292      	uxth	r2, r2
 8015716:	4611      	mov	r1, r2
 8015718:	4618      	mov	r0, r3
 801571a:	f7ff f859 	bl	80147d0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801571e:	68fb      	ldr	r3, [r7, #12]
 8015720:	781b      	ldrb	r3, [r3, #0]
 8015722:	2b03      	cmp	r3, #3
 8015724:	d109      	bne.n	801573a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8015726:	68bb      	ldr	r3, [r7, #8]
 8015728:	f103 0214 	add.w	r2, r3, #20
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	0c1b      	lsrs	r3, r3, #16
 8015730:	b29b      	uxth	r3, r3
 8015732:	4619      	mov	r1, r3
 8015734:	4610      	mov	r0, r2
 8015736:	f7ff f84b 	bl	80147d0 <st_word>
	}
}
 801573a:	bf00      	nop
 801573c:	3710      	adds	r7, #16
 801573e:	46bd      	mov	sp, r7
 8015740:	bd80      	pop	{r7, pc}
	...

08015744 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8015744:	b590      	push	{r4, r7, lr}
 8015746:	b087      	sub	sp, #28
 8015748:	af00      	add	r7, sp, #0
 801574a:	6078      	str	r0, [r7, #4]
 801574c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801574e:	683b      	ldr	r3, [r7, #0]
 8015750:	331a      	adds	r3, #26
 8015752:	4618      	mov	r0, r3
 8015754:	f7ff f800 	bl	8014758 <ld_word>
 8015758:	4603      	mov	r3, r0
 801575a:	2b00      	cmp	r3, #0
 801575c:	d001      	beq.n	8015762 <cmp_lfn+0x1e>
 801575e:	2300      	movs	r3, #0
 8015760:	e059      	b.n	8015816 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8015762:	683b      	ldr	r3, [r7, #0]
 8015764:	781b      	ldrb	r3, [r3, #0]
 8015766:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801576a:	1e5a      	subs	r2, r3, #1
 801576c:	4613      	mov	r3, r2
 801576e:	005b      	lsls	r3, r3, #1
 8015770:	4413      	add	r3, r2
 8015772:	009b      	lsls	r3, r3, #2
 8015774:	4413      	add	r3, r2
 8015776:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015778:	2301      	movs	r3, #1
 801577a:	81fb      	strh	r3, [r7, #14]
 801577c:	2300      	movs	r3, #0
 801577e:	613b      	str	r3, [r7, #16]
 8015780:	e033      	b.n	80157ea <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8015782:	4a27      	ldr	r2, [pc, #156]	@ (8015820 <cmp_lfn+0xdc>)
 8015784:	693b      	ldr	r3, [r7, #16]
 8015786:	4413      	add	r3, r2
 8015788:	781b      	ldrb	r3, [r3, #0]
 801578a:	461a      	mov	r2, r3
 801578c:	683b      	ldr	r3, [r7, #0]
 801578e:	4413      	add	r3, r2
 8015790:	4618      	mov	r0, r3
 8015792:	f7fe ffe1 	bl	8014758 <ld_word>
 8015796:	4603      	mov	r3, r0
 8015798:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801579a:	89fb      	ldrh	r3, [r7, #14]
 801579c:	2b00      	cmp	r3, #0
 801579e:	d01a      	beq.n	80157d6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80157a0:	697b      	ldr	r3, [r7, #20]
 80157a2:	2bfe      	cmp	r3, #254	@ 0xfe
 80157a4:	d812      	bhi.n	80157cc <cmp_lfn+0x88>
 80157a6:	89bb      	ldrh	r3, [r7, #12]
 80157a8:	4618      	mov	r0, r3
 80157aa:	f001 ff13 	bl	80175d4 <ff_wtoupper>
 80157ae:	4603      	mov	r3, r0
 80157b0:	461c      	mov	r4, r3
 80157b2:	697b      	ldr	r3, [r7, #20]
 80157b4:	1c5a      	adds	r2, r3, #1
 80157b6:	617a      	str	r2, [r7, #20]
 80157b8:	005b      	lsls	r3, r3, #1
 80157ba:	687a      	ldr	r2, [r7, #4]
 80157bc:	4413      	add	r3, r2
 80157be:	881b      	ldrh	r3, [r3, #0]
 80157c0:	4618      	mov	r0, r3
 80157c2:	f001 ff07 	bl	80175d4 <ff_wtoupper>
 80157c6:	4603      	mov	r3, r0
 80157c8:	429c      	cmp	r4, r3
 80157ca:	d001      	beq.n	80157d0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80157cc:	2300      	movs	r3, #0
 80157ce:	e022      	b.n	8015816 <cmp_lfn+0xd2>
			}
			wc = uc;
 80157d0:	89bb      	ldrh	r3, [r7, #12]
 80157d2:	81fb      	strh	r3, [r7, #14]
 80157d4:	e006      	b.n	80157e4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80157d6:	89bb      	ldrh	r3, [r7, #12]
 80157d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80157dc:	4293      	cmp	r3, r2
 80157de:	d001      	beq.n	80157e4 <cmp_lfn+0xa0>
 80157e0:	2300      	movs	r3, #0
 80157e2:	e018      	b.n	8015816 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80157e4:	693b      	ldr	r3, [r7, #16]
 80157e6:	3301      	adds	r3, #1
 80157e8:	613b      	str	r3, [r7, #16]
 80157ea:	693b      	ldr	r3, [r7, #16]
 80157ec:	2b0c      	cmp	r3, #12
 80157ee:	d9c8      	bls.n	8015782 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80157f0:	683b      	ldr	r3, [r7, #0]
 80157f2:	781b      	ldrb	r3, [r3, #0]
 80157f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d00b      	beq.n	8015814 <cmp_lfn+0xd0>
 80157fc:	89fb      	ldrh	r3, [r7, #14]
 80157fe:	2b00      	cmp	r3, #0
 8015800:	d008      	beq.n	8015814 <cmp_lfn+0xd0>
 8015802:	697b      	ldr	r3, [r7, #20]
 8015804:	005b      	lsls	r3, r3, #1
 8015806:	687a      	ldr	r2, [r7, #4]
 8015808:	4413      	add	r3, r2
 801580a:	881b      	ldrh	r3, [r3, #0]
 801580c:	2b00      	cmp	r3, #0
 801580e:	d001      	beq.n	8015814 <cmp_lfn+0xd0>
 8015810:	2300      	movs	r3, #0
 8015812:	e000      	b.n	8015816 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8015814:	2301      	movs	r3, #1
}
 8015816:	4618      	mov	r0, r3
 8015818:	371c      	adds	r7, #28
 801581a:	46bd      	mov	sp, r7
 801581c:	bd90      	pop	{r4, r7, pc}
 801581e:	bf00      	nop
 8015820:	0801ce18 	.word	0x0801ce18

08015824 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8015824:	b580      	push	{r7, lr}
 8015826:	b088      	sub	sp, #32
 8015828:	af00      	add	r7, sp, #0
 801582a:	60f8      	str	r0, [r7, #12]
 801582c:	60b9      	str	r1, [r7, #8]
 801582e:	4611      	mov	r1, r2
 8015830:	461a      	mov	r2, r3
 8015832:	460b      	mov	r3, r1
 8015834:	71fb      	strb	r3, [r7, #7]
 8015836:	4613      	mov	r3, r2
 8015838:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801583a:	68bb      	ldr	r3, [r7, #8]
 801583c:	330d      	adds	r3, #13
 801583e:	79ba      	ldrb	r2, [r7, #6]
 8015840:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8015842:	68bb      	ldr	r3, [r7, #8]
 8015844:	330b      	adds	r3, #11
 8015846:	220f      	movs	r2, #15
 8015848:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 801584a:	68bb      	ldr	r3, [r7, #8]
 801584c:	330c      	adds	r3, #12
 801584e:	2200      	movs	r2, #0
 8015850:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8015852:	68bb      	ldr	r3, [r7, #8]
 8015854:	331a      	adds	r3, #26
 8015856:	2100      	movs	r1, #0
 8015858:	4618      	mov	r0, r3
 801585a:	f7fe ffb9 	bl	80147d0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 801585e:	79fb      	ldrb	r3, [r7, #7]
 8015860:	1e5a      	subs	r2, r3, #1
 8015862:	4613      	mov	r3, r2
 8015864:	005b      	lsls	r3, r3, #1
 8015866:	4413      	add	r3, r2
 8015868:	009b      	lsls	r3, r3, #2
 801586a:	4413      	add	r3, r2
 801586c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801586e:	2300      	movs	r3, #0
 8015870:	82fb      	strh	r3, [r7, #22]
 8015872:	2300      	movs	r3, #0
 8015874:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8015876:	8afb      	ldrh	r3, [r7, #22]
 8015878:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801587c:	4293      	cmp	r3, r2
 801587e:	d007      	beq.n	8015890 <put_lfn+0x6c>
 8015880:	69fb      	ldr	r3, [r7, #28]
 8015882:	1c5a      	adds	r2, r3, #1
 8015884:	61fa      	str	r2, [r7, #28]
 8015886:	005b      	lsls	r3, r3, #1
 8015888:	68fa      	ldr	r2, [r7, #12]
 801588a:	4413      	add	r3, r2
 801588c:	881b      	ldrh	r3, [r3, #0]
 801588e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8015890:	4a17      	ldr	r2, [pc, #92]	@ (80158f0 <put_lfn+0xcc>)
 8015892:	69bb      	ldr	r3, [r7, #24]
 8015894:	4413      	add	r3, r2
 8015896:	781b      	ldrb	r3, [r3, #0]
 8015898:	461a      	mov	r2, r3
 801589a:	68bb      	ldr	r3, [r7, #8]
 801589c:	4413      	add	r3, r2
 801589e:	8afa      	ldrh	r2, [r7, #22]
 80158a0:	4611      	mov	r1, r2
 80158a2:	4618      	mov	r0, r3
 80158a4:	f7fe ff94 	bl	80147d0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80158a8:	8afb      	ldrh	r3, [r7, #22]
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d102      	bne.n	80158b4 <put_lfn+0x90>
 80158ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80158b2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80158b4:	69bb      	ldr	r3, [r7, #24]
 80158b6:	3301      	adds	r3, #1
 80158b8:	61bb      	str	r3, [r7, #24]
 80158ba:	69bb      	ldr	r3, [r7, #24]
 80158bc:	2b0c      	cmp	r3, #12
 80158be:	d9da      	bls.n	8015876 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80158c0:	8afb      	ldrh	r3, [r7, #22]
 80158c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80158c6:	4293      	cmp	r3, r2
 80158c8:	d006      	beq.n	80158d8 <put_lfn+0xb4>
 80158ca:	69fb      	ldr	r3, [r7, #28]
 80158cc:	005b      	lsls	r3, r3, #1
 80158ce:	68fa      	ldr	r2, [r7, #12]
 80158d0:	4413      	add	r3, r2
 80158d2:	881b      	ldrh	r3, [r3, #0]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d103      	bne.n	80158e0 <put_lfn+0xbc>
 80158d8:	79fb      	ldrb	r3, [r7, #7]
 80158da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158de:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80158e0:	68bb      	ldr	r3, [r7, #8]
 80158e2:	79fa      	ldrb	r2, [r7, #7]
 80158e4:	701a      	strb	r2, [r3, #0]
}
 80158e6:	bf00      	nop
 80158e8:	3720      	adds	r7, #32
 80158ea:	46bd      	mov	sp, r7
 80158ec:	bd80      	pop	{r7, pc}
 80158ee:	bf00      	nop
 80158f0:	0801ce18 	.word	0x0801ce18

080158f4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80158f4:	b580      	push	{r7, lr}
 80158f6:	b08c      	sub	sp, #48	@ 0x30
 80158f8:	af00      	add	r7, sp, #0
 80158fa:	60f8      	str	r0, [r7, #12]
 80158fc:	60b9      	str	r1, [r7, #8]
 80158fe:	607a      	str	r2, [r7, #4]
 8015900:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8015902:	220b      	movs	r2, #11
 8015904:	68b9      	ldr	r1, [r7, #8]
 8015906:	68f8      	ldr	r0, [r7, #12]
 8015908:	f7fe ffa9 	bl	801485e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 801590c:	683b      	ldr	r3, [r7, #0]
 801590e:	2b05      	cmp	r3, #5
 8015910:	d92b      	bls.n	801596a <gen_numname+0x76>
		sr = seq;
 8015912:	683b      	ldr	r3, [r7, #0]
 8015914:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8015916:	e022      	b.n	801595e <gen_numname+0x6a>
			wc = *lfn++;
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	1c9a      	adds	r2, r3, #2
 801591c:	607a      	str	r2, [r7, #4]
 801591e:	881b      	ldrh	r3, [r3, #0]
 8015920:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8015922:	2300      	movs	r3, #0
 8015924:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015926:	e017      	b.n	8015958 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8015928:	69fb      	ldr	r3, [r7, #28]
 801592a:	005a      	lsls	r2, r3, #1
 801592c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801592e:	f003 0301 	and.w	r3, r3, #1
 8015932:	4413      	add	r3, r2
 8015934:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8015936:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8015938:	085b      	lsrs	r3, r3, #1
 801593a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 801593c:	69fb      	ldr	r3, [r7, #28]
 801593e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015942:	2b00      	cmp	r3, #0
 8015944:	d005      	beq.n	8015952 <gen_numname+0x5e>
 8015946:	69fb      	ldr	r3, [r7, #28]
 8015948:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 801594c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8015950:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8015952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015954:	3301      	adds	r3, #1
 8015956:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801595a:	2b0f      	cmp	r3, #15
 801595c:	d9e4      	bls.n	8015928 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	881b      	ldrh	r3, [r3, #0]
 8015962:	2b00      	cmp	r3, #0
 8015964:	d1d8      	bne.n	8015918 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015966:	69fb      	ldr	r3, [r7, #28]
 8015968:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 801596a:	2307      	movs	r3, #7
 801596c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801596e:	683b      	ldr	r3, [r7, #0]
 8015970:	b2db      	uxtb	r3, r3
 8015972:	f003 030f 	and.w	r3, r3, #15
 8015976:	b2db      	uxtb	r3, r3
 8015978:	3330      	adds	r3, #48	@ 0x30
 801597a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 801597e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015982:	2b39      	cmp	r3, #57	@ 0x39
 8015984:	d904      	bls.n	8015990 <gen_numname+0x9c>
 8015986:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801598a:	3307      	adds	r3, #7
 801598c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8015990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015992:	1e5a      	subs	r2, r3, #1
 8015994:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015996:	3330      	adds	r3, #48	@ 0x30
 8015998:	443b      	add	r3, r7
 801599a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801599e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80159a2:	683b      	ldr	r3, [r7, #0]
 80159a4:	091b      	lsrs	r3, r3, #4
 80159a6:	603b      	str	r3, [r7, #0]
	} while (seq);
 80159a8:	683b      	ldr	r3, [r7, #0]
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d1df      	bne.n	801596e <gen_numname+0x7a>
	ns[i] = '~';
 80159ae:	f107 0214 	add.w	r2, r7, #20
 80159b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159b4:	4413      	add	r3, r2
 80159b6:	227e      	movs	r2, #126	@ 0x7e
 80159b8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80159ba:	2300      	movs	r3, #0
 80159bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80159be:	e002      	b.n	80159c6 <gen_numname+0xd2>
 80159c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159c2:	3301      	adds	r3, #1
 80159c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80159c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80159c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159ca:	429a      	cmp	r2, r3
 80159cc:	d205      	bcs.n	80159da <gen_numname+0xe6>
 80159ce:	68fa      	ldr	r2, [r7, #12]
 80159d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159d2:	4413      	add	r3, r2
 80159d4:	781b      	ldrb	r3, [r3, #0]
 80159d6:	2b20      	cmp	r3, #32
 80159d8:	d1f2      	bne.n	80159c0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80159da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159dc:	2b07      	cmp	r3, #7
 80159de:	d807      	bhi.n	80159f0 <gen_numname+0xfc>
 80159e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80159e2:	1c5a      	adds	r2, r3, #1
 80159e4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80159e6:	3330      	adds	r3, #48	@ 0x30
 80159e8:	443b      	add	r3, r7
 80159ea:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80159ee:	e000      	b.n	80159f2 <gen_numname+0xfe>
 80159f0:	2120      	movs	r1, #32
 80159f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159f4:	1c5a      	adds	r2, r3, #1
 80159f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80159f8:	68fa      	ldr	r2, [r7, #12]
 80159fa:	4413      	add	r3, r2
 80159fc:	460a      	mov	r2, r1
 80159fe:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8015a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a02:	2b07      	cmp	r3, #7
 8015a04:	d9e9      	bls.n	80159da <gen_numname+0xe6>
}
 8015a06:	bf00      	nop
 8015a08:	bf00      	nop
 8015a0a:	3730      	adds	r7, #48	@ 0x30
 8015a0c:	46bd      	mov	sp, r7
 8015a0e:	bd80      	pop	{r7, pc}

08015a10 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8015a10:	b480      	push	{r7}
 8015a12:	b085      	sub	sp, #20
 8015a14:	af00      	add	r7, sp, #0
 8015a16:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8015a18:	2300      	movs	r3, #0
 8015a1a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8015a1c:	230b      	movs	r3, #11
 8015a1e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8015a20:	7bfb      	ldrb	r3, [r7, #15]
 8015a22:	b2da      	uxtb	r2, r3
 8015a24:	0852      	lsrs	r2, r2, #1
 8015a26:	01db      	lsls	r3, r3, #7
 8015a28:	4313      	orrs	r3, r2
 8015a2a:	b2da      	uxtb	r2, r3
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	1c59      	adds	r1, r3, #1
 8015a30:	6079      	str	r1, [r7, #4]
 8015a32:	781b      	ldrb	r3, [r3, #0]
 8015a34:	4413      	add	r3, r2
 8015a36:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	3b01      	subs	r3, #1
 8015a3c:	60bb      	str	r3, [r7, #8]
 8015a3e:	68bb      	ldr	r3, [r7, #8]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d1ed      	bne.n	8015a20 <sum_sfn+0x10>
	return sum;
 8015a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8015a46:	4618      	mov	r0, r3
 8015a48:	3714      	adds	r7, #20
 8015a4a:	46bd      	mov	sp, r7
 8015a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a50:	4770      	bx	lr

08015a52 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8015a52:	b580      	push	{r7, lr}
 8015a54:	b086      	sub	sp, #24
 8015a56:	af00      	add	r7, sp, #0
 8015a58:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	681b      	ldr	r3, [r3, #0]
 8015a5e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8015a60:	2100      	movs	r1, #0
 8015a62:	6878      	ldr	r0, [r7, #4]
 8015a64:	f7ff fca7 	bl	80153b6 <dir_sdi>
 8015a68:	4603      	mov	r3, r0
 8015a6a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015a6c:	7dfb      	ldrb	r3, [r7, #23]
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d001      	beq.n	8015a76 <dir_find+0x24>
 8015a72:	7dfb      	ldrb	r3, [r7, #23]
 8015a74:	e0a9      	b.n	8015bca <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015a76:	23ff      	movs	r3, #255	@ 0xff
 8015a78:	753b      	strb	r3, [r7, #20]
 8015a7a:	7d3b      	ldrb	r3, [r7, #20]
 8015a7c:	757b      	strb	r3, [r7, #21]
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	f04f 32ff 	mov.w	r2, #4294967295
 8015a84:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015a86:	687b      	ldr	r3, [r7, #4]
 8015a88:	69db      	ldr	r3, [r3, #28]
 8015a8a:	4619      	mov	r1, r3
 8015a8c:	6938      	ldr	r0, [r7, #16]
 8015a8e:	f7ff f915 	bl	8014cbc <move_window>
 8015a92:	4603      	mov	r3, r0
 8015a94:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015a96:	7dfb      	ldrb	r3, [r7, #23]
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	f040 8090 	bne.w	8015bbe <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	6a1b      	ldr	r3, [r3, #32]
 8015aa2:	781b      	ldrb	r3, [r3, #0]
 8015aa4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015aa6:	7dbb      	ldrb	r3, [r7, #22]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d102      	bne.n	8015ab2 <dir_find+0x60>
 8015aac:	2304      	movs	r3, #4
 8015aae:	75fb      	strb	r3, [r7, #23]
 8015ab0:	e08a      	b.n	8015bc8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	6a1b      	ldr	r3, [r3, #32]
 8015ab6:	330b      	adds	r3, #11
 8015ab8:	781b      	ldrb	r3, [r3, #0]
 8015aba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015abe:	73fb      	strb	r3, [r7, #15]
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	7bfa      	ldrb	r2, [r7, #15]
 8015ac4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015ac6:	7dbb      	ldrb	r3, [r7, #22]
 8015ac8:	2be5      	cmp	r3, #229	@ 0xe5
 8015aca:	d007      	beq.n	8015adc <dir_find+0x8a>
 8015acc:	7bfb      	ldrb	r3, [r7, #15]
 8015ace:	f003 0308 	and.w	r3, r3, #8
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d009      	beq.n	8015aea <dir_find+0x98>
 8015ad6:	7bfb      	ldrb	r3, [r7, #15]
 8015ad8:	2b0f      	cmp	r3, #15
 8015ada:	d006      	beq.n	8015aea <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015adc:	23ff      	movs	r3, #255	@ 0xff
 8015ade:	757b      	strb	r3, [r7, #21]
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8015ae6:	631a      	str	r2, [r3, #48]	@ 0x30
 8015ae8:	e05e      	b.n	8015ba8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015aea:	7bfb      	ldrb	r3, [r7, #15]
 8015aec:	2b0f      	cmp	r3, #15
 8015aee:	d136      	bne.n	8015b5e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	d154      	bne.n	8015ba8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8015afe:	7dbb      	ldrb	r3, [r7, #22]
 8015b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d00d      	beq.n	8015b24 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8015b08:	687b      	ldr	r3, [r7, #4]
 8015b0a:	6a1b      	ldr	r3, [r3, #32]
 8015b0c:	7b5b      	ldrb	r3, [r3, #13]
 8015b0e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8015b10:	7dbb      	ldrb	r3, [r7, #22]
 8015b12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8015b16:	75bb      	strb	r3, [r7, #22]
 8015b18:	7dbb      	ldrb	r3, [r7, #22]
 8015b1a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	695a      	ldr	r2, [r3, #20]
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8015b24:	7dba      	ldrb	r2, [r7, #22]
 8015b26:	7d7b      	ldrb	r3, [r7, #21]
 8015b28:	429a      	cmp	r2, r3
 8015b2a:	d115      	bne.n	8015b58 <dir_find+0x106>
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	6a1b      	ldr	r3, [r3, #32]
 8015b30:	330d      	adds	r3, #13
 8015b32:	781b      	ldrb	r3, [r3, #0]
 8015b34:	7d3a      	ldrb	r2, [r7, #20]
 8015b36:	429a      	cmp	r2, r3
 8015b38:	d10e      	bne.n	8015b58 <dir_find+0x106>
 8015b3a:	693b      	ldr	r3, [r7, #16]
 8015b3c:	68da      	ldr	r2, [r3, #12]
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	6a1b      	ldr	r3, [r3, #32]
 8015b42:	4619      	mov	r1, r3
 8015b44:	4610      	mov	r0, r2
 8015b46:	f7ff fdfd 	bl	8015744 <cmp_lfn>
 8015b4a:	4603      	mov	r3, r0
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d003      	beq.n	8015b58 <dir_find+0x106>
 8015b50:	7d7b      	ldrb	r3, [r7, #21]
 8015b52:	3b01      	subs	r3, #1
 8015b54:	b2db      	uxtb	r3, r3
 8015b56:	e000      	b.n	8015b5a <dir_find+0x108>
 8015b58:	23ff      	movs	r3, #255	@ 0xff
 8015b5a:	757b      	strb	r3, [r7, #21]
 8015b5c:	e024      	b.n	8015ba8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015b5e:	7d7b      	ldrb	r3, [r7, #21]
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d109      	bne.n	8015b78 <dir_find+0x126>
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	6a1b      	ldr	r3, [r3, #32]
 8015b68:	4618      	mov	r0, r3
 8015b6a:	f7ff ff51 	bl	8015a10 <sum_sfn>
 8015b6e:	4603      	mov	r3, r0
 8015b70:	461a      	mov	r2, r3
 8015b72:	7d3b      	ldrb	r3, [r7, #20]
 8015b74:	4293      	cmp	r3, r2
 8015b76:	d024      	beq.n	8015bc2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015b7e:	f003 0301 	and.w	r3, r3, #1
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d10a      	bne.n	8015b9c <dir_find+0x14a>
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	6a18      	ldr	r0, [r3, #32]
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	3324      	adds	r3, #36	@ 0x24
 8015b8e:	220b      	movs	r2, #11
 8015b90:	4619      	mov	r1, r3
 8015b92:	f7fe fea0 	bl	80148d6 <mem_cmp>
 8015b96:	4603      	mov	r3, r0
 8015b98:	2b00      	cmp	r3, #0
 8015b9a:	d014      	beq.n	8015bc6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015b9c:	23ff      	movs	r3, #255	@ 0xff
 8015b9e:	757b      	strb	r3, [r7, #21]
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8015ba6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015ba8:	2100      	movs	r1, #0
 8015baa:	6878      	ldr	r0, [r7, #4]
 8015bac:	f7ff fc7e 	bl	80154ac <dir_next>
 8015bb0:	4603      	mov	r3, r0
 8015bb2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015bb4:	7dfb      	ldrb	r3, [r7, #23]
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	f43f af65 	beq.w	8015a86 <dir_find+0x34>
 8015bbc:	e004      	b.n	8015bc8 <dir_find+0x176>
		if (res != FR_OK) break;
 8015bbe:	bf00      	nop
 8015bc0:	e002      	b.n	8015bc8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8015bc2:	bf00      	nop
 8015bc4:	e000      	b.n	8015bc8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015bc6:	bf00      	nop

	return res;
 8015bc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8015bca:	4618      	mov	r0, r3
 8015bcc:	3718      	adds	r7, #24
 8015bce:	46bd      	mov	sp, r7
 8015bd0:	bd80      	pop	{r7, pc}
	...

08015bd4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015bd4:	b580      	push	{r7, lr}
 8015bd6:	b08c      	sub	sp, #48	@ 0x30
 8015bd8:	af00      	add	r7, sp, #0
 8015bda:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015be8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d001      	beq.n	8015bf4 <dir_register+0x20>
 8015bf0:	2306      	movs	r3, #6
 8015bf2:	e0e0      	b.n	8015db6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8015bf4:	2300      	movs	r3, #0
 8015bf6:	627b      	str	r3, [r7, #36]	@ 0x24
 8015bf8:	e002      	b.n	8015c00 <dir_register+0x2c>
 8015bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bfc:	3301      	adds	r3, #1
 8015bfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8015c00:	69fb      	ldr	r3, [r7, #28]
 8015c02:	68da      	ldr	r2, [r3, #12]
 8015c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c06:	005b      	lsls	r3, r3, #1
 8015c08:	4413      	add	r3, r2
 8015c0a:	881b      	ldrh	r3, [r3, #0]
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d1f4      	bne.n	8015bfa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8015c10:	687b      	ldr	r3, [r7, #4]
 8015c12:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8015c16:	f107 030c 	add.w	r3, r7, #12
 8015c1a:	220c      	movs	r2, #12
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	f7fe fe1e 	bl	801485e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8015c22:	7dfb      	ldrb	r3, [r7, #23]
 8015c24:	f003 0301 	and.w	r3, r3, #1
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d032      	beq.n	8015c92 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	2240      	movs	r2, #64	@ 0x40
 8015c30:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8015c34:	2301      	movs	r3, #1
 8015c36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015c38:	e016      	b.n	8015c68 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8015c40:	69fb      	ldr	r3, [r7, #28]
 8015c42:	68da      	ldr	r2, [r3, #12]
 8015c44:	f107 010c 	add.w	r1, r7, #12
 8015c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c4a:	f7ff fe53 	bl	80158f4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8015c4e:	6878      	ldr	r0, [r7, #4]
 8015c50:	f7ff feff 	bl	8015a52 <dir_find>
 8015c54:	4603      	mov	r3, r0
 8015c56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8015c5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d106      	bne.n	8015c70 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8015c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c64:	3301      	adds	r3, #1
 8015c66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c6a:	2b63      	cmp	r3, #99	@ 0x63
 8015c6c:	d9e5      	bls.n	8015c3a <dir_register+0x66>
 8015c6e:	e000      	b.n	8015c72 <dir_register+0x9e>
			if (res != FR_OK) break;
 8015c70:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8015c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c74:	2b64      	cmp	r3, #100	@ 0x64
 8015c76:	d101      	bne.n	8015c7c <dir_register+0xa8>
 8015c78:	2307      	movs	r3, #7
 8015c7a:	e09c      	b.n	8015db6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015c7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015c80:	2b04      	cmp	r3, #4
 8015c82:	d002      	beq.n	8015c8a <dir_register+0xb6>
 8015c84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015c88:	e095      	b.n	8015db6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8015c8a:	7dfa      	ldrb	r2, [r7, #23]
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8015c92:	7dfb      	ldrb	r3, [r7, #23]
 8015c94:	f003 0302 	and.w	r3, r3, #2
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d007      	beq.n	8015cac <dir_register+0xd8>
 8015c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015c9e:	330c      	adds	r3, #12
 8015ca0:	4a47      	ldr	r2, [pc, #284]	@ (8015dc0 <dir_register+0x1ec>)
 8015ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8015ca6:	089b      	lsrs	r3, r3, #2
 8015ca8:	3301      	adds	r3, #1
 8015caa:	e000      	b.n	8015cae <dir_register+0xda>
 8015cac:	2301      	movs	r3, #1
 8015cae:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8015cb0:	6a39      	ldr	r1, [r7, #32]
 8015cb2:	6878      	ldr	r0, [r7, #4]
 8015cb4:	f7ff fcbf 	bl	8015636 <dir_alloc>
 8015cb8:	4603      	mov	r3, r0
 8015cba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8015cbe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d148      	bne.n	8015d58 <dir_register+0x184>
 8015cc6:	6a3b      	ldr	r3, [r7, #32]
 8015cc8:	3b01      	subs	r3, #1
 8015cca:	623b      	str	r3, [r7, #32]
 8015ccc:	6a3b      	ldr	r3, [r7, #32]
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d042      	beq.n	8015d58 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	695a      	ldr	r2, [r3, #20]
 8015cd6:	6a3b      	ldr	r3, [r7, #32]
 8015cd8:	015b      	lsls	r3, r3, #5
 8015cda:	1ad3      	subs	r3, r2, r3
 8015cdc:	4619      	mov	r1, r3
 8015cde:	6878      	ldr	r0, [r7, #4]
 8015ce0:	f7ff fb69 	bl	80153b6 <dir_sdi>
 8015ce4:	4603      	mov	r3, r0
 8015ce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015cea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d132      	bne.n	8015d58 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	3324      	adds	r3, #36	@ 0x24
 8015cf6:	4618      	mov	r0, r3
 8015cf8:	f7ff fe8a 	bl	8015a10 <sum_sfn>
 8015cfc:	4603      	mov	r3, r0
 8015cfe:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	69db      	ldr	r3, [r3, #28]
 8015d04:	4619      	mov	r1, r3
 8015d06:	69f8      	ldr	r0, [r7, #28]
 8015d08:	f7fe ffd8 	bl	8014cbc <move_window>
 8015d0c:	4603      	mov	r3, r0
 8015d0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8015d12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015d16:	2b00      	cmp	r3, #0
 8015d18:	d11d      	bne.n	8015d56 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8015d1a:	69fb      	ldr	r3, [r7, #28]
 8015d1c:	68d8      	ldr	r0, [r3, #12]
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	6a19      	ldr	r1, [r3, #32]
 8015d22:	6a3b      	ldr	r3, [r7, #32]
 8015d24:	b2da      	uxtb	r2, r3
 8015d26:	7efb      	ldrb	r3, [r7, #27]
 8015d28:	f7ff fd7c 	bl	8015824 <put_lfn>
				fs->wflag = 1;
 8015d2c:	69fb      	ldr	r3, [r7, #28]
 8015d2e:	2201      	movs	r2, #1
 8015d30:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8015d32:	2100      	movs	r1, #0
 8015d34:	6878      	ldr	r0, [r7, #4]
 8015d36:	f7ff fbb9 	bl	80154ac <dir_next>
 8015d3a:	4603      	mov	r3, r0
 8015d3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8015d40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d107      	bne.n	8015d58 <dir_register+0x184>
 8015d48:	6a3b      	ldr	r3, [r7, #32]
 8015d4a:	3b01      	subs	r3, #1
 8015d4c:	623b      	str	r3, [r7, #32]
 8015d4e:	6a3b      	ldr	r3, [r7, #32]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d1d5      	bne.n	8015d00 <dir_register+0x12c>
 8015d54:	e000      	b.n	8015d58 <dir_register+0x184>
				if (res != FR_OK) break;
 8015d56:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015d58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d128      	bne.n	8015db2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	69db      	ldr	r3, [r3, #28]
 8015d64:	4619      	mov	r1, r3
 8015d66:	69f8      	ldr	r0, [r7, #28]
 8015d68:	f7fe ffa8 	bl	8014cbc <move_window>
 8015d6c:	4603      	mov	r3, r0
 8015d6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015d72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	d11b      	bne.n	8015db2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	6a1b      	ldr	r3, [r3, #32]
 8015d7e:	2220      	movs	r2, #32
 8015d80:	2100      	movs	r1, #0
 8015d82:	4618      	mov	r0, r3
 8015d84:	f7fe fd8c 	bl	80148a0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	6a18      	ldr	r0, [r3, #32]
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	3324      	adds	r3, #36	@ 0x24
 8015d90:	220b      	movs	r2, #11
 8015d92:	4619      	mov	r1, r3
 8015d94:	f7fe fd63 	bl	801485e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	6a1b      	ldr	r3, [r3, #32]
 8015da2:	330c      	adds	r3, #12
 8015da4:	f002 0218 	and.w	r2, r2, #24
 8015da8:	b2d2      	uxtb	r2, r2
 8015daa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015dac:	69fb      	ldr	r3, [r7, #28]
 8015dae:	2201      	movs	r2, #1
 8015db0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8015db2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8015db6:	4618      	mov	r0, r3
 8015db8:	3730      	adds	r7, #48	@ 0x30
 8015dba:	46bd      	mov	sp, r7
 8015dbc:	bd80      	pop	{r7, pc}
 8015dbe:	bf00      	nop
 8015dc0:	4ec4ec4f 	.word	0x4ec4ec4f

08015dc4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8015dc4:	b580      	push	{r7, lr}
 8015dc6:	b08a      	sub	sp, #40	@ 0x28
 8015dc8:	af00      	add	r7, sp, #0
 8015dca:	6078      	str	r0, [r7, #4]
 8015dcc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8015dce:	683b      	ldr	r3, [r7, #0]
 8015dd0:	681b      	ldr	r3, [r3, #0]
 8015dd2:	613b      	str	r3, [r7, #16]
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	68db      	ldr	r3, [r3, #12]
 8015dda:	60fb      	str	r3, [r7, #12]
 8015ddc:	2300      	movs	r3, #0
 8015dde:	617b      	str	r3, [r7, #20]
 8015de0:	697b      	ldr	r3, [r7, #20]
 8015de2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015de4:	69bb      	ldr	r3, [r7, #24]
 8015de6:	1c5a      	adds	r2, r3, #1
 8015de8:	61ba      	str	r2, [r7, #24]
 8015dea:	693a      	ldr	r2, [r7, #16]
 8015dec:	4413      	add	r3, r2
 8015dee:	781b      	ldrb	r3, [r3, #0]
 8015df0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8015df2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015df4:	2b1f      	cmp	r3, #31
 8015df6:	d940      	bls.n	8015e7a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015df8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015dfa:	2b2f      	cmp	r3, #47	@ 0x2f
 8015dfc:	d006      	beq.n	8015e0c <create_name+0x48>
 8015dfe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e00:	2b5c      	cmp	r3, #92	@ 0x5c
 8015e02:	d110      	bne.n	8015e26 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8015e04:	e002      	b.n	8015e0c <create_name+0x48>
 8015e06:	69bb      	ldr	r3, [r7, #24]
 8015e08:	3301      	adds	r3, #1
 8015e0a:	61bb      	str	r3, [r7, #24]
 8015e0c:	693a      	ldr	r2, [r7, #16]
 8015e0e:	69bb      	ldr	r3, [r7, #24]
 8015e10:	4413      	add	r3, r2
 8015e12:	781b      	ldrb	r3, [r3, #0]
 8015e14:	2b2f      	cmp	r3, #47	@ 0x2f
 8015e16:	d0f6      	beq.n	8015e06 <create_name+0x42>
 8015e18:	693a      	ldr	r2, [r7, #16]
 8015e1a:	69bb      	ldr	r3, [r7, #24]
 8015e1c:	4413      	add	r3, r2
 8015e1e:	781b      	ldrb	r3, [r3, #0]
 8015e20:	2b5c      	cmp	r3, #92	@ 0x5c
 8015e22:	d0f0      	beq.n	8015e06 <create_name+0x42>
			break;
 8015e24:	e02a      	b.n	8015e7c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8015e26:	697b      	ldr	r3, [r7, #20]
 8015e28:	2bfe      	cmp	r3, #254	@ 0xfe
 8015e2a:	d901      	bls.n	8015e30 <create_name+0x6c>
 8015e2c:	2306      	movs	r3, #6
 8015e2e:	e17d      	b.n	801612c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015e30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e32:	b2db      	uxtb	r3, r3
 8015e34:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8015e36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e38:	2101      	movs	r1, #1
 8015e3a:	4618      	mov	r0, r3
 8015e3c:	f001 fb8e 	bl	801755c <ff_convert>
 8015e40:	4603      	mov	r3, r0
 8015e42:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8015e44:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d101      	bne.n	8015e4e <create_name+0x8a>
 8015e4a:	2306      	movs	r3, #6
 8015e4c:	e16e      	b.n	801612c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8015e4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e50:	2b7f      	cmp	r3, #127	@ 0x7f
 8015e52:	d809      	bhi.n	8015e68 <create_name+0xa4>
 8015e54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e56:	4619      	mov	r1, r3
 8015e58:	488d      	ldr	r0, [pc, #564]	@ (8016090 <create_name+0x2cc>)
 8015e5a:	f7fe fd63 	bl	8014924 <chk_chr>
 8015e5e:	4603      	mov	r3, r0
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d001      	beq.n	8015e68 <create_name+0xa4>
 8015e64:	2306      	movs	r3, #6
 8015e66:	e161      	b.n	801612c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8015e68:	697b      	ldr	r3, [r7, #20]
 8015e6a:	1c5a      	adds	r2, r3, #1
 8015e6c:	617a      	str	r2, [r7, #20]
 8015e6e:	005b      	lsls	r3, r3, #1
 8015e70:	68fa      	ldr	r2, [r7, #12]
 8015e72:	4413      	add	r3, r2
 8015e74:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015e76:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8015e78:	e7b4      	b.n	8015de4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8015e7a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015e7c:	693a      	ldr	r2, [r7, #16]
 8015e7e:	69bb      	ldr	r3, [r7, #24]
 8015e80:	441a      	add	r2, r3
 8015e82:	683b      	ldr	r3, [r7, #0]
 8015e84:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8015e86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015e88:	2b1f      	cmp	r3, #31
 8015e8a:	d801      	bhi.n	8015e90 <create_name+0xcc>
 8015e8c:	2304      	movs	r3, #4
 8015e8e:	e000      	b.n	8015e92 <create_name+0xce>
 8015e90:	2300      	movs	r3, #0
 8015e92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015e96:	e011      	b.n	8015ebc <create_name+0xf8>
		w = lfn[di - 1];
 8015e98:	697b      	ldr	r3, [r7, #20]
 8015e9a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015e9e:	3b01      	subs	r3, #1
 8015ea0:	005b      	lsls	r3, r3, #1
 8015ea2:	68fa      	ldr	r2, [r7, #12]
 8015ea4:	4413      	add	r3, r2
 8015ea6:	881b      	ldrh	r3, [r3, #0]
 8015ea8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8015eaa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015eac:	2b20      	cmp	r3, #32
 8015eae:	d002      	beq.n	8015eb6 <create_name+0xf2>
 8015eb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015eb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8015eb4:	d106      	bne.n	8015ec4 <create_name+0x100>
		di--;
 8015eb6:	697b      	ldr	r3, [r7, #20]
 8015eb8:	3b01      	subs	r3, #1
 8015eba:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015ebc:	697b      	ldr	r3, [r7, #20]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d1ea      	bne.n	8015e98 <create_name+0xd4>
 8015ec2:	e000      	b.n	8015ec6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8015ec4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8015ec6:	697b      	ldr	r3, [r7, #20]
 8015ec8:	005b      	lsls	r3, r3, #1
 8015eca:	68fa      	ldr	r2, [r7, #12]
 8015ecc:	4413      	add	r3, r2
 8015ece:	2200      	movs	r2, #0
 8015ed0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8015ed2:	697b      	ldr	r3, [r7, #20]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d101      	bne.n	8015edc <create_name+0x118>
 8015ed8:	2306      	movs	r3, #6
 8015eda:	e127      	b.n	801612c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	3324      	adds	r3, #36	@ 0x24
 8015ee0:	220b      	movs	r2, #11
 8015ee2:	2120      	movs	r1, #32
 8015ee4:	4618      	mov	r0, r3
 8015ee6:	f7fe fcdb 	bl	80148a0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8015eea:	2300      	movs	r3, #0
 8015eec:	61bb      	str	r3, [r7, #24]
 8015eee:	e002      	b.n	8015ef6 <create_name+0x132>
 8015ef0:	69bb      	ldr	r3, [r7, #24]
 8015ef2:	3301      	adds	r3, #1
 8015ef4:	61bb      	str	r3, [r7, #24]
 8015ef6:	69bb      	ldr	r3, [r7, #24]
 8015ef8:	005b      	lsls	r3, r3, #1
 8015efa:	68fa      	ldr	r2, [r7, #12]
 8015efc:	4413      	add	r3, r2
 8015efe:	881b      	ldrh	r3, [r3, #0]
 8015f00:	2b20      	cmp	r3, #32
 8015f02:	d0f5      	beq.n	8015ef0 <create_name+0x12c>
 8015f04:	69bb      	ldr	r3, [r7, #24]
 8015f06:	005b      	lsls	r3, r3, #1
 8015f08:	68fa      	ldr	r2, [r7, #12]
 8015f0a:	4413      	add	r3, r2
 8015f0c:	881b      	ldrh	r3, [r3, #0]
 8015f0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f10:	d0ee      	beq.n	8015ef0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8015f12:	69bb      	ldr	r3, [r7, #24]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d009      	beq.n	8015f2c <create_name+0x168>
 8015f18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f1c:	f043 0303 	orr.w	r3, r3, #3
 8015f20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8015f24:	e002      	b.n	8015f2c <create_name+0x168>
 8015f26:	697b      	ldr	r3, [r7, #20]
 8015f28:	3b01      	subs	r3, #1
 8015f2a:	617b      	str	r3, [r7, #20]
 8015f2c:	697b      	ldr	r3, [r7, #20]
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d009      	beq.n	8015f46 <create_name+0x182>
 8015f32:	697b      	ldr	r3, [r7, #20]
 8015f34:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015f38:	3b01      	subs	r3, #1
 8015f3a:	005b      	lsls	r3, r3, #1
 8015f3c:	68fa      	ldr	r2, [r7, #12]
 8015f3e:	4413      	add	r3, r2
 8015f40:	881b      	ldrh	r3, [r3, #0]
 8015f42:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f44:	d1ef      	bne.n	8015f26 <create_name+0x162>

	i = b = 0; ni = 8;
 8015f46:	2300      	movs	r3, #0
 8015f48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015f4c:	2300      	movs	r3, #0
 8015f4e:	623b      	str	r3, [r7, #32]
 8015f50:	2308      	movs	r3, #8
 8015f52:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8015f54:	69bb      	ldr	r3, [r7, #24]
 8015f56:	1c5a      	adds	r2, r3, #1
 8015f58:	61ba      	str	r2, [r7, #24]
 8015f5a:	005b      	lsls	r3, r3, #1
 8015f5c:	68fa      	ldr	r2, [r7, #12]
 8015f5e:	4413      	add	r3, r2
 8015f60:	881b      	ldrh	r3, [r3, #0]
 8015f62:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015f64:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f66:	2b00      	cmp	r3, #0
 8015f68:	f000 8090 	beq.w	801608c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015f6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f6e:	2b20      	cmp	r3, #32
 8015f70:	d006      	beq.n	8015f80 <create_name+0x1bc>
 8015f72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015f74:	2b2e      	cmp	r3, #46	@ 0x2e
 8015f76:	d10a      	bne.n	8015f8e <create_name+0x1ca>
 8015f78:	69ba      	ldr	r2, [r7, #24]
 8015f7a:	697b      	ldr	r3, [r7, #20]
 8015f7c:	429a      	cmp	r2, r3
 8015f7e:	d006      	beq.n	8015f8e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8015f80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015f84:	f043 0303 	orr.w	r3, r3, #3
 8015f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015f8c:	e07d      	b.n	801608a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8015f8e:	6a3a      	ldr	r2, [r7, #32]
 8015f90:	69fb      	ldr	r3, [r7, #28]
 8015f92:	429a      	cmp	r2, r3
 8015f94:	d203      	bcs.n	8015f9e <create_name+0x1da>
 8015f96:	69ba      	ldr	r2, [r7, #24]
 8015f98:	697b      	ldr	r3, [r7, #20]
 8015f9a:	429a      	cmp	r2, r3
 8015f9c:	d123      	bne.n	8015fe6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8015f9e:	69fb      	ldr	r3, [r7, #28]
 8015fa0:	2b0b      	cmp	r3, #11
 8015fa2:	d106      	bne.n	8015fb2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015fa8:	f043 0303 	orr.w	r3, r3, #3
 8015fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015fb0:	e075      	b.n	801609e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8015fb2:	69ba      	ldr	r2, [r7, #24]
 8015fb4:	697b      	ldr	r3, [r7, #20]
 8015fb6:	429a      	cmp	r2, r3
 8015fb8:	d005      	beq.n	8015fc6 <create_name+0x202>
 8015fba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015fbe:	f043 0303 	orr.w	r3, r3, #3
 8015fc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8015fc6:	69ba      	ldr	r2, [r7, #24]
 8015fc8:	697b      	ldr	r3, [r7, #20]
 8015fca:	429a      	cmp	r2, r3
 8015fcc:	d866      	bhi.n	801609c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8015fce:	697b      	ldr	r3, [r7, #20]
 8015fd0:	61bb      	str	r3, [r7, #24]
 8015fd2:	2308      	movs	r3, #8
 8015fd4:	623b      	str	r3, [r7, #32]
 8015fd6:	230b      	movs	r3, #11
 8015fd8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015fda:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015fde:	009b      	lsls	r3, r3, #2
 8015fe0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015fe4:	e051      	b.n	801608a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8015fe6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fe8:	2b7f      	cmp	r3, #127	@ 0x7f
 8015fea:	d914      	bls.n	8016016 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015fec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015fee:	2100      	movs	r1, #0
 8015ff0:	4618      	mov	r0, r3
 8015ff2:	f001 fab3 	bl	801755c <ff_convert>
 8015ff6:	4603      	mov	r3, r0
 8015ff8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8015ffa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d004      	beq.n	801600a <create_name+0x246>
 8016000:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016002:	3b80      	subs	r3, #128	@ 0x80
 8016004:	4a23      	ldr	r2, [pc, #140]	@ (8016094 <create_name+0x2d0>)
 8016006:	5cd3      	ldrb	r3, [r2, r3]
 8016008:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801600a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801600e:	f043 0302 	orr.w	r3, r3, #2
 8016012:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8016016:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016018:	2b00      	cmp	r3, #0
 801601a:	d007      	beq.n	801602c <create_name+0x268>
 801601c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801601e:	4619      	mov	r1, r3
 8016020:	481d      	ldr	r0, [pc, #116]	@ (8016098 <create_name+0x2d4>)
 8016022:	f7fe fc7f 	bl	8014924 <chk_chr>
 8016026:	4603      	mov	r3, r0
 8016028:	2b00      	cmp	r3, #0
 801602a:	d008      	beq.n	801603e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801602c:	235f      	movs	r3, #95	@ 0x5f
 801602e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8016030:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016034:	f043 0303 	orr.w	r3, r3, #3
 8016038:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801603c:	e01b      	b.n	8016076 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801603e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016040:	2b40      	cmp	r3, #64	@ 0x40
 8016042:	d909      	bls.n	8016058 <create_name+0x294>
 8016044:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016046:	2b5a      	cmp	r3, #90	@ 0x5a
 8016048:	d806      	bhi.n	8016058 <create_name+0x294>
					b |= 2;
 801604a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801604e:	f043 0302 	orr.w	r3, r3, #2
 8016052:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016056:	e00e      	b.n	8016076 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8016058:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801605a:	2b60      	cmp	r3, #96	@ 0x60
 801605c:	d90b      	bls.n	8016076 <create_name+0x2b2>
 801605e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016060:	2b7a      	cmp	r3, #122	@ 0x7a
 8016062:	d808      	bhi.n	8016076 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8016064:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016068:	f043 0301 	orr.w	r3, r3, #1
 801606c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016070:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016072:	3b20      	subs	r3, #32
 8016074:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8016076:	6a3b      	ldr	r3, [r7, #32]
 8016078:	1c5a      	adds	r2, r3, #1
 801607a:	623a      	str	r2, [r7, #32]
 801607c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801607e:	b2d1      	uxtb	r1, r2
 8016080:	687a      	ldr	r2, [r7, #4]
 8016082:	4413      	add	r3, r2
 8016084:	460a      	mov	r2, r1
 8016086:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 801608a:	e763      	b.n	8015f54 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 801608c:	bf00      	nop
 801608e:	e006      	b.n	801609e <create_name+0x2da>
 8016090:	0801b1ec 	.word	0x0801b1ec
 8016094:	0801cd98 	.word	0x0801cd98
 8016098:	0801b1f8 	.word	0x0801b1f8
			if (si > di) break;			/* No extension */
 801609c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80160a4:	2be5      	cmp	r3, #229	@ 0xe5
 80160a6:	d103      	bne.n	80160b0 <create_name+0x2ec>
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	2205      	movs	r2, #5
 80160ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80160b0:	69fb      	ldr	r3, [r7, #28]
 80160b2:	2b08      	cmp	r3, #8
 80160b4:	d104      	bne.n	80160c0 <create_name+0x2fc>
 80160b6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80160ba:	009b      	lsls	r3, r3, #2
 80160bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80160c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80160c4:	f003 030c 	and.w	r3, r3, #12
 80160c8:	2b0c      	cmp	r3, #12
 80160ca:	d005      	beq.n	80160d8 <create_name+0x314>
 80160cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80160d0:	f003 0303 	and.w	r3, r3, #3
 80160d4:	2b03      	cmp	r3, #3
 80160d6:	d105      	bne.n	80160e4 <create_name+0x320>
 80160d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160dc:	f043 0302 	orr.w	r3, r3, #2
 80160e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80160e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80160e8:	f003 0302 	and.w	r3, r3, #2
 80160ec:	2b00      	cmp	r3, #0
 80160ee:	d117      	bne.n	8016120 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80160f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80160f4:	f003 0303 	and.w	r3, r3, #3
 80160f8:	2b01      	cmp	r3, #1
 80160fa:	d105      	bne.n	8016108 <create_name+0x344>
 80160fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016100:	f043 0310 	orr.w	r3, r3, #16
 8016104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8016108:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801610c:	f003 030c 	and.w	r3, r3, #12
 8016110:	2b04      	cmp	r3, #4
 8016112:	d105      	bne.n	8016120 <create_name+0x35c>
 8016114:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016118:	f043 0308 	orr.w	r3, r3, #8
 801611c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8016126:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801612a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801612c:	4618      	mov	r0, r3
 801612e:	3728      	adds	r7, #40	@ 0x28
 8016130:	46bd      	mov	sp, r7
 8016132:	bd80      	pop	{r7, pc}

08016134 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8016134:	b580      	push	{r7, lr}
 8016136:	b086      	sub	sp, #24
 8016138:	af00      	add	r7, sp, #0
 801613a:	6078      	str	r0, [r7, #4]
 801613c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801613e:	687b      	ldr	r3, [r7, #4]
 8016140:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8016142:	693b      	ldr	r3, [r7, #16]
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8016148:	e002      	b.n	8016150 <follow_path+0x1c>
 801614a:	683b      	ldr	r3, [r7, #0]
 801614c:	3301      	adds	r3, #1
 801614e:	603b      	str	r3, [r7, #0]
 8016150:	683b      	ldr	r3, [r7, #0]
 8016152:	781b      	ldrb	r3, [r3, #0]
 8016154:	2b2f      	cmp	r3, #47	@ 0x2f
 8016156:	d0f8      	beq.n	801614a <follow_path+0x16>
 8016158:	683b      	ldr	r3, [r7, #0]
 801615a:	781b      	ldrb	r3, [r3, #0]
 801615c:	2b5c      	cmp	r3, #92	@ 0x5c
 801615e:	d0f4      	beq.n	801614a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8016160:	693b      	ldr	r3, [r7, #16]
 8016162:	2200      	movs	r2, #0
 8016164:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8016166:	683b      	ldr	r3, [r7, #0]
 8016168:	781b      	ldrb	r3, [r3, #0]
 801616a:	2b1f      	cmp	r3, #31
 801616c:	d80a      	bhi.n	8016184 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	2280      	movs	r2, #128	@ 0x80
 8016172:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8016176:	2100      	movs	r1, #0
 8016178:	6878      	ldr	r0, [r7, #4]
 801617a:	f7ff f91c 	bl	80153b6 <dir_sdi>
 801617e:	4603      	mov	r3, r0
 8016180:	75fb      	strb	r3, [r7, #23]
 8016182:	e043      	b.n	801620c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016184:	463b      	mov	r3, r7
 8016186:	4619      	mov	r1, r3
 8016188:	6878      	ldr	r0, [r7, #4]
 801618a:	f7ff fe1b 	bl	8015dc4 <create_name>
 801618e:	4603      	mov	r3, r0
 8016190:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8016192:	7dfb      	ldrb	r3, [r7, #23]
 8016194:	2b00      	cmp	r3, #0
 8016196:	d134      	bne.n	8016202 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8016198:	6878      	ldr	r0, [r7, #4]
 801619a:	f7ff fc5a 	bl	8015a52 <dir_find>
 801619e:	4603      	mov	r3, r0
 80161a0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80161a8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80161aa:	7dfb      	ldrb	r3, [r7, #23]
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	d00a      	beq.n	80161c6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80161b0:	7dfb      	ldrb	r3, [r7, #23]
 80161b2:	2b04      	cmp	r3, #4
 80161b4:	d127      	bne.n	8016206 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80161b6:	7afb      	ldrb	r3, [r7, #11]
 80161b8:	f003 0304 	and.w	r3, r3, #4
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d122      	bne.n	8016206 <follow_path+0xd2>
 80161c0:	2305      	movs	r3, #5
 80161c2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80161c4:	e01f      	b.n	8016206 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80161c6:	7afb      	ldrb	r3, [r7, #11]
 80161c8:	f003 0304 	and.w	r3, r3, #4
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	d11c      	bne.n	801620a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80161d0:	693b      	ldr	r3, [r7, #16]
 80161d2:	799b      	ldrb	r3, [r3, #6]
 80161d4:	f003 0310 	and.w	r3, r3, #16
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d102      	bne.n	80161e2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80161dc:	2305      	movs	r3, #5
 80161de:	75fb      	strb	r3, [r7, #23]
 80161e0:	e014      	b.n	801620c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80161e2:	68fb      	ldr	r3, [r7, #12]
 80161e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	695b      	ldr	r3, [r3, #20]
 80161ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80161f0:	4413      	add	r3, r2
 80161f2:	4619      	mov	r1, r3
 80161f4:	68f8      	ldr	r0, [r7, #12]
 80161f6:	f7ff fa65 	bl	80156c4 <ld_clust>
 80161fa:	4602      	mov	r2, r0
 80161fc:	693b      	ldr	r3, [r7, #16]
 80161fe:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8016200:	e7c0      	b.n	8016184 <follow_path+0x50>
			if (res != FR_OK) break;
 8016202:	bf00      	nop
 8016204:	e002      	b.n	801620c <follow_path+0xd8>
				break;
 8016206:	bf00      	nop
 8016208:	e000      	b.n	801620c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801620a:	bf00      	nop
			}
		}
	}

	return res;
 801620c:	7dfb      	ldrb	r3, [r7, #23]
}
 801620e:	4618      	mov	r0, r3
 8016210:	3718      	adds	r7, #24
 8016212:	46bd      	mov	sp, r7
 8016214:	bd80      	pop	{r7, pc}

08016216 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8016216:	b480      	push	{r7}
 8016218:	b087      	sub	sp, #28
 801621a:	af00      	add	r7, sp, #0
 801621c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801621e:	f04f 33ff 	mov.w	r3, #4294967295
 8016222:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	681b      	ldr	r3, [r3, #0]
 8016228:	2b00      	cmp	r3, #0
 801622a:	d031      	beq.n	8016290 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	617b      	str	r3, [r7, #20]
 8016232:	e002      	b.n	801623a <get_ldnumber+0x24>
 8016234:	697b      	ldr	r3, [r7, #20]
 8016236:	3301      	adds	r3, #1
 8016238:	617b      	str	r3, [r7, #20]
 801623a:	697b      	ldr	r3, [r7, #20]
 801623c:	781b      	ldrb	r3, [r3, #0]
 801623e:	2b1f      	cmp	r3, #31
 8016240:	d903      	bls.n	801624a <get_ldnumber+0x34>
 8016242:	697b      	ldr	r3, [r7, #20]
 8016244:	781b      	ldrb	r3, [r3, #0]
 8016246:	2b3a      	cmp	r3, #58	@ 0x3a
 8016248:	d1f4      	bne.n	8016234 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801624a:	697b      	ldr	r3, [r7, #20]
 801624c:	781b      	ldrb	r3, [r3, #0]
 801624e:	2b3a      	cmp	r3, #58	@ 0x3a
 8016250:	d11c      	bne.n	801628c <get_ldnumber+0x76>
			tp = *path;
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	681b      	ldr	r3, [r3, #0]
 8016256:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8016258:	68fb      	ldr	r3, [r7, #12]
 801625a:	1c5a      	adds	r2, r3, #1
 801625c:	60fa      	str	r2, [r7, #12]
 801625e:	781b      	ldrb	r3, [r3, #0]
 8016260:	3b30      	subs	r3, #48	@ 0x30
 8016262:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8016264:	68bb      	ldr	r3, [r7, #8]
 8016266:	2b09      	cmp	r3, #9
 8016268:	d80e      	bhi.n	8016288 <get_ldnumber+0x72>
 801626a:	68fa      	ldr	r2, [r7, #12]
 801626c:	697b      	ldr	r3, [r7, #20]
 801626e:	429a      	cmp	r2, r3
 8016270:	d10a      	bne.n	8016288 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8016272:	68bb      	ldr	r3, [r7, #8]
 8016274:	2b00      	cmp	r3, #0
 8016276:	d107      	bne.n	8016288 <get_ldnumber+0x72>
					vol = (int)i;
 8016278:	68bb      	ldr	r3, [r7, #8]
 801627a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801627c:	697b      	ldr	r3, [r7, #20]
 801627e:	3301      	adds	r3, #1
 8016280:	617b      	str	r3, [r7, #20]
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	697a      	ldr	r2, [r7, #20]
 8016286:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8016288:	693b      	ldr	r3, [r7, #16]
 801628a:	e002      	b.n	8016292 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801628c:	2300      	movs	r3, #0
 801628e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8016290:	693b      	ldr	r3, [r7, #16]
}
 8016292:	4618      	mov	r0, r3
 8016294:	371c      	adds	r7, #28
 8016296:	46bd      	mov	sp, r7
 8016298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801629c:	4770      	bx	lr
	...

080162a0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b082      	sub	sp, #8
 80162a4:	af00      	add	r7, sp, #0
 80162a6:	6078      	str	r0, [r7, #4]
 80162a8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	2200      	movs	r2, #0
 80162ae:	70da      	strb	r2, [r3, #3]
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	f04f 32ff 	mov.w	r2, #4294967295
 80162b6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80162b8:	6839      	ldr	r1, [r7, #0]
 80162ba:	6878      	ldr	r0, [r7, #4]
 80162bc:	f7fe fcfe 	bl	8014cbc <move_window>
 80162c0:	4603      	mov	r3, r0
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d001      	beq.n	80162ca <check_fs+0x2a>
 80162c6:	2304      	movs	r3, #4
 80162c8:	e038      	b.n	801633c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	3334      	adds	r3, #52	@ 0x34
 80162ce:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80162d2:	4618      	mov	r0, r3
 80162d4:	f7fe fa40 	bl	8014758 <ld_word>
 80162d8:	4603      	mov	r3, r0
 80162da:	461a      	mov	r2, r3
 80162dc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80162e0:	429a      	cmp	r2, r3
 80162e2:	d001      	beq.n	80162e8 <check_fs+0x48>
 80162e4:	2303      	movs	r3, #3
 80162e6:	e029      	b.n	801633c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80162ee:	2be9      	cmp	r3, #233	@ 0xe9
 80162f0:	d009      	beq.n	8016306 <check_fs+0x66>
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80162f8:	2beb      	cmp	r3, #235	@ 0xeb
 80162fa:	d11e      	bne.n	801633a <check_fs+0x9a>
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8016302:	2b90      	cmp	r3, #144	@ 0x90
 8016304:	d119      	bne.n	801633a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	3334      	adds	r3, #52	@ 0x34
 801630a:	3336      	adds	r3, #54	@ 0x36
 801630c:	4618      	mov	r0, r3
 801630e:	f7fe fa3c 	bl	801478a <ld_dword>
 8016312:	4603      	mov	r3, r0
 8016314:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8016318:	4a0a      	ldr	r2, [pc, #40]	@ (8016344 <check_fs+0xa4>)
 801631a:	4293      	cmp	r3, r2
 801631c:	d101      	bne.n	8016322 <check_fs+0x82>
 801631e:	2300      	movs	r3, #0
 8016320:	e00c      	b.n	801633c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	3334      	adds	r3, #52	@ 0x34
 8016326:	3352      	adds	r3, #82	@ 0x52
 8016328:	4618      	mov	r0, r3
 801632a:	f7fe fa2e 	bl	801478a <ld_dword>
 801632e:	4603      	mov	r3, r0
 8016330:	4a05      	ldr	r2, [pc, #20]	@ (8016348 <check_fs+0xa8>)
 8016332:	4293      	cmp	r3, r2
 8016334:	d101      	bne.n	801633a <check_fs+0x9a>
 8016336:	2300      	movs	r3, #0
 8016338:	e000      	b.n	801633c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801633a:	2302      	movs	r3, #2
}
 801633c:	4618      	mov	r0, r3
 801633e:	3708      	adds	r7, #8
 8016340:	46bd      	mov	sp, r7
 8016342:	bd80      	pop	{r7, pc}
 8016344:	00544146 	.word	0x00544146
 8016348:	33544146 	.word	0x33544146

0801634c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801634c:	b580      	push	{r7, lr}
 801634e:	b096      	sub	sp, #88	@ 0x58
 8016350:	af00      	add	r7, sp, #0
 8016352:	60f8      	str	r0, [r7, #12]
 8016354:	60b9      	str	r1, [r7, #8]
 8016356:	4613      	mov	r3, r2
 8016358:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801635a:	68bb      	ldr	r3, [r7, #8]
 801635c:	2200      	movs	r2, #0
 801635e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8016360:	68f8      	ldr	r0, [r7, #12]
 8016362:	f7ff ff58 	bl	8016216 <get_ldnumber>
 8016366:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8016368:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801636a:	2b00      	cmp	r3, #0
 801636c:	da01      	bge.n	8016372 <find_volume+0x26>
 801636e:	230b      	movs	r3, #11
 8016370:	e230      	b.n	80167d4 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8016372:	4aa1      	ldr	r2, [pc, #644]	@ (80165f8 <find_volume+0x2ac>)
 8016374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801637a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801637c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801637e:	2b00      	cmp	r3, #0
 8016380:	d101      	bne.n	8016386 <find_volume+0x3a>
 8016382:	230c      	movs	r3, #12
 8016384:	e226      	b.n	80167d4 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8016386:	68bb      	ldr	r3, [r7, #8]
 8016388:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801638a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801638c:	79fb      	ldrb	r3, [r7, #7]
 801638e:	f023 0301 	bic.w	r3, r3, #1
 8016392:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8016394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016396:	781b      	ldrb	r3, [r3, #0]
 8016398:	2b00      	cmp	r3, #0
 801639a:	d01a      	beq.n	80163d2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801639c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801639e:	785b      	ldrb	r3, [r3, #1]
 80163a0:	4618      	mov	r0, r3
 80163a2:	f7fe f93b 	bl	801461c <disk_status>
 80163a6:	4603      	mov	r3, r0
 80163a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80163ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80163b0:	f003 0301 	and.w	r3, r3, #1
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d10c      	bne.n	80163d2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80163b8:	79fb      	ldrb	r3, [r7, #7]
 80163ba:	2b00      	cmp	r3, #0
 80163bc:	d007      	beq.n	80163ce <find_volume+0x82>
 80163be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80163c2:	f003 0304 	and.w	r3, r3, #4
 80163c6:	2b00      	cmp	r3, #0
 80163c8:	d001      	beq.n	80163ce <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80163ca:	230a      	movs	r3, #10
 80163cc:	e202      	b.n	80167d4 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80163ce:	2300      	movs	r3, #0
 80163d0:	e200      	b.n	80167d4 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80163d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163d4:	2200      	movs	r2, #0
 80163d6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80163d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80163da:	b2da      	uxtb	r2, r3
 80163dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163de:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80163e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80163e2:	785b      	ldrb	r3, [r3, #1]
 80163e4:	4618      	mov	r0, r3
 80163e6:	f7fe f933 	bl	8014650 <disk_initialize>
 80163ea:	4603      	mov	r3, r0
 80163ec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80163f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80163f4:	f003 0301 	and.w	r3, r3, #1
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	d001      	beq.n	8016400 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80163fc:	2303      	movs	r3, #3
 80163fe:	e1e9      	b.n	80167d4 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8016400:	79fb      	ldrb	r3, [r7, #7]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d007      	beq.n	8016416 <find_volume+0xca>
 8016406:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801640a:	f003 0304 	and.w	r3, r3, #4
 801640e:	2b00      	cmp	r3, #0
 8016410:	d001      	beq.n	8016416 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8016412:	230a      	movs	r3, #10
 8016414:	e1de      	b.n	80167d4 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8016416:	2300      	movs	r3, #0
 8016418:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801641a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801641c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801641e:	f7ff ff3f 	bl	80162a0 <check_fs>
 8016422:	4603      	mov	r3, r0
 8016424:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8016428:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801642c:	2b02      	cmp	r3, #2
 801642e:	d149      	bne.n	80164c4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8016430:	2300      	movs	r3, #0
 8016432:	643b      	str	r3, [r7, #64]	@ 0x40
 8016434:	e01e      	b.n	8016474 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8016436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016438:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801643c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801643e:	011b      	lsls	r3, r3, #4
 8016440:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8016444:	4413      	add	r3, r2
 8016446:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8016448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801644a:	3304      	adds	r3, #4
 801644c:	781b      	ldrb	r3, [r3, #0]
 801644e:	2b00      	cmp	r3, #0
 8016450:	d006      	beq.n	8016460 <find_volume+0x114>
 8016452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016454:	3308      	adds	r3, #8
 8016456:	4618      	mov	r0, r3
 8016458:	f7fe f997 	bl	801478a <ld_dword>
 801645c:	4602      	mov	r2, r0
 801645e:	e000      	b.n	8016462 <find_volume+0x116>
 8016460:	2200      	movs	r2, #0
 8016462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016464:	009b      	lsls	r3, r3, #2
 8016466:	3358      	adds	r3, #88	@ 0x58
 8016468:	443b      	add	r3, r7
 801646a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801646e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016470:	3301      	adds	r3, #1
 8016472:	643b      	str	r3, [r7, #64]	@ 0x40
 8016474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016476:	2b03      	cmp	r3, #3
 8016478:	d9dd      	bls.n	8016436 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801647a:	2300      	movs	r3, #0
 801647c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801647e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016480:	2b00      	cmp	r3, #0
 8016482:	d002      	beq.n	801648a <find_volume+0x13e>
 8016484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8016486:	3b01      	subs	r3, #1
 8016488:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801648a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801648c:	009b      	lsls	r3, r3, #2
 801648e:	3358      	adds	r3, #88	@ 0x58
 8016490:	443b      	add	r3, r7
 8016492:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8016496:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8016498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801649a:	2b00      	cmp	r3, #0
 801649c:	d005      	beq.n	80164aa <find_volume+0x15e>
 801649e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80164a0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80164a2:	f7ff fefd 	bl	80162a0 <check_fs>
 80164a6:	4603      	mov	r3, r0
 80164a8:	e000      	b.n	80164ac <find_volume+0x160>
 80164aa:	2303      	movs	r3, #3
 80164ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80164b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80164b4:	2b01      	cmp	r3, #1
 80164b6:	d905      	bls.n	80164c4 <find_volume+0x178>
 80164b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80164ba:	3301      	adds	r3, #1
 80164bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80164be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80164c0:	2b03      	cmp	r3, #3
 80164c2:	d9e2      	bls.n	801648a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80164c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80164c8:	2b04      	cmp	r3, #4
 80164ca:	d101      	bne.n	80164d0 <find_volume+0x184>
 80164cc:	2301      	movs	r3, #1
 80164ce:	e181      	b.n	80167d4 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80164d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80164d4:	2b01      	cmp	r3, #1
 80164d6:	d901      	bls.n	80164dc <find_volume+0x190>
 80164d8:	230d      	movs	r3, #13
 80164da:	e17b      	b.n	80167d4 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80164dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164de:	3334      	adds	r3, #52	@ 0x34
 80164e0:	330b      	adds	r3, #11
 80164e2:	4618      	mov	r0, r3
 80164e4:	f7fe f938 	bl	8014758 <ld_word>
 80164e8:	4603      	mov	r3, r0
 80164ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80164ee:	d001      	beq.n	80164f4 <find_volume+0x1a8>
 80164f0:	230d      	movs	r3, #13
 80164f2:	e16f      	b.n	80167d4 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80164f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80164f6:	3334      	adds	r3, #52	@ 0x34
 80164f8:	3316      	adds	r3, #22
 80164fa:	4618      	mov	r0, r3
 80164fc:	f7fe f92c 	bl	8014758 <ld_word>
 8016500:	4603      	mov	r3, r0
 8016502:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8016504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016506:	2b00      	cmp	r3, #0
 8016508:	d106      	bne.n	8016518 <find_volume+0x1cc>
 801650a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801650c:	3334      	adds	r3, #52	@ 0x34
 801650e:	3324      	adds	r3, #36	@ 0x24
 8016510:	4618      	mov	r0, r3
 8016512:	f7fe f93a 	bl	801478a <ld_dword>
 8016516:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8016518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801651a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801651c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801651e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016520:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8016524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016526:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8016528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801652a:	789b      	ldrb	r3, [r3, #2]
 801652c:	2b01      	cmp	r3, #1
 801652e:	d005      	beq.n	801653c <find_volume+0x1f0>
 8016530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016532:	789b      	ldrb	r3, [r3, #2]
 8016534:	2b02      	cmp	r3, #2
 8016536:	d001      	beq.n	801653c <find_volume+0x1f0>
 8016538:	230d      	movs	r3, #13
 801653a:	e14b      	b.n	80167d4 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801653c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801653e:	789b      	ldrb	r3, [r3, #2]
 8016540:	461a      	mov	r2, r3
 8016542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016544:	fb02 f303 	mul.w	r3, r2, r3
 8016548:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801654c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8016550:	461a      	mov	r2, r3
 8016552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016554:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8016556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016558:	895b      	ldrh	r3, [r3, #10]
 801655a:	2b00      	cmp	r3, #0
 801655c:	d008      	beq.n	8016570 <find_volume+0x224>
 801655e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016560:	895b      	ldrh	r3, [r3, #10]
 8016562:	461a      	mov	r2, r3
 8016564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016566:	895b      	ldrh	r3, [r3, #10]
 8016568:	3b01      	subs	r3, #1
 801656a:	4013      	ands	r3, r2
 801656c:	2b00      	cmp	r3, #0
 801656e:	d001      	beq.n	8016574 <find_volume+0x228>
 8016570:	230d      	movs	r3, #13
 8016572:	e12f      	b.n	80167d4 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8016574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016576:	3334      	adds	r3, #52	@ 0x34
 8016578:	3311      	adds	r3, #17
 801657a:	4618      	mov	r0, r3
 801657c:	f7fe f8ec 	bl	8014758 <ld_word>
 8016580:	4603      	mov	r3, r0
 8016582:	461a      	mov	r2, r3
 8016584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016586:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8016588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801658a:	891b      	ldrh	r3, [r3, #8]
 801658c:	f003 030f 	and.w	r3, r3, #15
 8016590:	b29b      	uxth	r3, r3
 8016592:	2b00      	cmp	r3, #0
 8016594:	d001      	beq.n	801659a <find_volume+0x24e>
 8016596:	230d      	movs	r3, #13
 8016598:	e11c      	b.n	80167d4 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801659a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801659c:	3334      	adds	r3, #52	@ 0x34
 801659e:	3313      	adds	r3, #19
 80165a0:	4618      	mov	r0, r3
 80165a2:	f7fe f8d9 	bl	8014758 <ld_word>
 80165a6:	4603      	mov	r3, r0
 80165a8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80165aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d106      	bne.n	80165be <find_volume+0x272>
 80165b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165b2:	3334      	adds	r3, #52	@ 0x34
 80165b4:	3320      	adds	r3, #32
 80165b6:	4618      	mov	r0, r3
 80165b8:	f7fe f8e7 	bl	801478a <ld_dword>
 80165bc:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80165be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80165c0:	3334      	adds	r3, #52	@ 0x34
 80165c2:	330e      	adds	r3, #14
 80165c4:	4618      	mov	r0, r3
 80165c6:	f7fe f8c7 	bl	8014758 <ld_word>
 80165ca:	4603      	mov	r3, r0
 80165cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80165ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d101      	bne.n	80165d8 <find_volume+0x28c>
 80165d4:	230d      	movs	r3, #13
 80165d6:	e0fd      	b.n	80167d4 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80165d8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80165da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80165dc:	4413      	add	r3, r2
 80165de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80165e0:	8912      	ldrh	r2, [r2, #8]
 80165e2:	0912      	lsrs	r2, r2, #4
 80165e4:	b292      	uxth	r2, r2
 80165e6:	4413      	add	r3, r2
 80165e8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80165ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80165ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165ee:	429a      	cmp	r2, r3
 80165f0:	d204      	bcs.n	80165fc <find_volume+0x2b0>
 80165f2:	230d      	movs	r3, #13
 80165f4:	e0ee      	b.n	80167d4 <find_volume+0x488>
 80165f6:	bf00      	nop
 80165f8:	20002994 	.word	0x20002994
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80165fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80165fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016600:	1ad3      	subs	r3, r2, r3
 8016602:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016604:	8952      	ldrh	r2, [r2, #10]
 8016606:	fbb3 f3f2 	udiv	r3, r3, r2
 801660a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801660c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801660e:	2b00      	cmp	r3, #0
 8016610:	d101      	bne.n	8016616 <find_volume+0x2ca>
 8016612:	230d      	movs	r3, #13
 8016614:	e0de      	b.n	80167d4 <find_volume+0x488>
		fmt = FS_FAT32;
 8016616:	2303      	movs	r3, #3
 8016618:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801661c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801661e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016622:	4293      	cmp	r3, r2
 8016624:	d802      	bhi.n	801662c <find_volume+0x2e0>
 8016626:	2302      	movs	r3, #2
 8016628:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801662c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801662e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016632:	4293      	cmp	r3, r2
 8016634:	d802      	bhi.n	801663c <find_volume+0x2f0>
 8016636:	2301      	movs	r3, #1
 8016638:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801663c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801663e:	1c9a      	adds	r2, r3, #2
 8016640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016642:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8016644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016646:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016648:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801664a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801664c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801664e:	441a      	add	r2, r3
 8016650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016652:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8016654:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016658:	441a      	add	r2, r3
 801665a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801665c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 801665e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016662:	2b03      	cmp	r3, #3
 8016664:	d11e      	bne.n	80166a4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016668:	3334      	adds	r3, #52	@ 0x34
 801666a:	332a      	adds	r3, #42	@ 0x2a
 801666c:	4618      	mov	r0, r3
 801666e:	f7fe f873 	bl	8014758 <ld_word>
 8016672:	4603      	mov	r3, r0
 8016674:	2b00      	cmp	r3, #0
 8016676:	d001      	beq.n	801667c <find_volume+0x330>
 8016678:	230d      	movs	r3, #13
 801667a:	e0ab      	b.n	80167d4 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801667e:	891b      	ldrh	r3, [r3, #8]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d001      	beq.n	8016688 <find_volume+0x33c>
 8016684:	230d      	movs	r3, #13
 8016686:	e0a5      	b.n	80167d4 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8016688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801668a:	3334      	adds	r3, #52	@ 0x34
 801668c:	332c      	adds	r3, #44	@ 0x2c
 801668e:	4618      	mov	r0, r3
 8016690:	f7fe f87b 	bl	801478a <ld_dword>
 8016694:	4602      	mov	r2, r0
 8016696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016698:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801669a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801669c:	699b      	ldr	r3, [r3, #24]
 801669e:	009b      	lsls	r3, r3, #2
 80166a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80166a2:	e01f      	b.n	80166e4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80166a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a6:	891b      	ldrh	r3, [r3, #8]
 80166a8:	2b00      	cmp	r3, #0
 80166aa:	d101      	bne.n	80166b0 <find_volume+0x364>
 80166ac:	230d      	movs	r3, #13
 80166ae:	e091      	b.n	80167d4 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80166b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80166b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80166b6:	441a      	add	r2, r3
 80166b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166ba:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80166bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80166c0:	2b02      	cmp	r3, #2
 80166c2:	d103      	bne.n	80166cc <find_volume+0x380>
 80166c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166c6:	699b      	ldr	r3, [r3, #24]
 80166c8:	005b      	lsls	r3, r3, #1
 80166ca:	e00a      	b.n	80166e2 <find_volume+0x396>
 80166cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166ce:	699a      	ldr	r2, [r3, #24]
 80166d0:	4613      	mov	r3, r2
 80166d2:	005b      	lsls	r3, r3, #1
 80166d4:	4413      	add	r3, r2
 80166d6:	085a      	lsrs	r2, r3, #1
 80166d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166da:	699b      	ldr	r3, [r3, #24]
 80166dc:	f003 0301 	and.w	r3, r3, #1
 80166e0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80166e2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80166e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166e6:	69da      	ldr	r2, [r3, #28]
 80166e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166ea:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 80166ee:	0a5b      	lsrs	r3, r3, #9
 80166f0:	429a      	cmp	r2, r3
 80166f2:	d201      	bcs.n	80166f8 <find_volume+0x3ac>
 80166f4:	230d      	movs	r3, #13
 80166f6:	e06d      	b.n	80167d4 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80166f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166fa:	f04f 32ff 	mov.w	r2, #4294967295
 80166fe:	615a      	str	r2, [r3, #20]
 8016700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016702:	695a      	ldr	r2, [r3, #20]
 8016704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016706:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8016708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801670a:	2280      	movs	r2, #128	@ 0x80
 801670c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801670e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016712:	2b03      	cmp	r3, #3
 8016714:	d149      	bne.n	80167aa <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016718:	3334      	adds	r3, #52	@ 0x34
 801671a:	3330      	adds	r3, #48	@ 0x30
 801671c:	4618      	mov	r0, r3
 801671e:	f7fe f81b 	bl	8014758 <ld_word>
 8016722:	4603      	mov	r3, r0
 8016724:	2b01      	cmp	r3, #1
 8016726:	d140      	bne.n	80167aa <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016728:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801672a:	3301      	adds	r3, #1
 801672c:	4619      	mov	r1, r3
 801672e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8016730:	f7fe fac4 	bl	8014cbc <move_window>
 8016734:	4603      	mov	r3, r0
 8016736:	2b00      	cmp	r3, #0
 8016738:	d137      	bne.n	80167aa <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 801673a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801673c:	2200      	movs	r2, #0
 801673e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8016740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016742:	3334      	adds	r3, #52	@ 0x34
 8016744:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016748:	4618      	mov	r0, r3
 801674a:	f7fe f805 	bl	8014758 <ld_word>
 801674e:	4603      	mov	r3, r0
 8016750:	461a      	mov	r2, r3
 8016752:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016756:	429a      	cmp	r2, r3
 8016758:	d127      	bne.n	80167aa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801675a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801675c:	3334      	adds	r3, #52	@ 0x34
 801675e:	4618      	mov	r0, r3
 8016760:	f7fe f813 	bl	801478a <ld_dword>
 8016764:	4603      	mov	r3, r0
 8016766:	4a1d      	ldr	r2, [pc, #116]	@ (80167dc <find_volume+0x490>)
 8016768:	4293      	cmp	r3, r2
 801676a:	d11e      	bne.n	80167aa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801676c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801676e:	3334      	adds	r3, #52	@ 0x34
 8016770:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016774:	4618      	mov	r0, r3
 8016776:	f7fe f808 	bl	801478a <ld_dword>
 801677a:	4603      	mov	r3, r0
 801677c:	4a18      	ldr	r2, [pc, #96]	@ (80167e0 <find_volume+0x494>)
 801677e:	4293      	cmp	r3, r2
 8016780:	d113      	bne.n	80167aa <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016784:	3334      	adds	r3, #52	@ 0x34
 8016786:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 801678a:	4618      	mov	r0, r3
 801678c:	f7fd fffd 	bl	801478a <ld_dword>
 8016790:	4602      	mov	r2, r0
 8016792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016794:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8016796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016798:	3334      	adds	r3, #52	@ 0x34
 801679a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 801679e:	4618      	mov	r0, r3
 80167a0:	f7fd fff3 	bl	801478a <ld_dword>
 80167a4:	4602      	mov	r2, r0
 80167a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167a8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80167aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167ac:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80167b0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80167b2:	4b0c      	ldr	r3, [pc, #48]	@ (80167e4 <find_volume+0x498>)
 80167b4:	881b      	ldrh	r3, [r3, #0]
 80167b6:	3301      	adds	r3, #1
 80167b8:	b29a      	uxth	r2, r3
 80167ba:	4b0a      	ldr	r3, [pc, #40]	@ (80167e4 <find_volume+0x498>)
 80167bc:	801a      	strh	r2, [r3, #0]
 80167be:	4b09      	ldr	r3, [pc, #36]	@ (80167e4 <find_volume+0x498>)
 80167c0:	881a      	ldrh	r2, [r3, #0]
 80167c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167c4:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80167c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80167c8:	4a07      	ldr	r2, [pc, #28]	@ (80167e8 <find_volume+0x49c>)
 80167ca:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80167cc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80167ce:	f7fe fa0d 	bl	8014bec <clear_lock>
#endif
	return FR_OK;
 80167d2:	2300      	movs	r3, #0
}
 80167d4:	4618      	mov	r0, r3
 80167d6:	3758      	adds	r7, #88	@ 0x58
 80167d8:	46bd      	mov	sp, r7
 80167da:	bd80      	pop	{r7, pc}
 80167dc:	41615252 	.word	0x41615252
 80167e0:	61417272 	.word	0x61417272
 80167e4:	20002998 	.word	0x20002998
 80167e8:	200029bc 	.word	0x200029bc

080167ec <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80167ec:	b580      	push	{r7, lr}
 80167ee:	b084      	sub	sp, #16
 80167f0:	af00      	add	r7, sp, #0
 80167f2:	6078      	str	r0, [r7, #4]
 80167f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80167f6:	2309      	movs	r3, #9
 80167f8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	d01c      	beq.n	801683a <validate+0x4e>
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	681b      	ldr	r3, [r3, #0]
 8016804:	2b00      	cmp	r3, #0
 8016806:	d018      	beq.n	801683a <validate+0x4e>
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	681b      	ldr	r3, [r3, #0]
 801680c:	781b      	ldrb	r3, [r3, #0]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d013      	beq.n	801683a <validate+0x4e>
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	889a      	ldrh	r2, [r3, #4]
 8016816:	687b      	ldr	r3, [r7, #4]
 8016818:	681b      	ldr	r3, [r3, #0]
 801681a:	88db      	ldrh	r3, [r3, #6]
 801681c:	429a      	cmp	r2, r3
 801681e:	d10c      	bne.n	801683a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	681b      	ldr	r3, [r3, #0]
 8016824:	785b      	ldrb	r3, [r3, #1]
 8016826:	4618      	mov	r0, r3
 8016828:	f7fd fef8 	bl	801461c <disk_status>
 801682c:	4603      	mov	r3, r0
 801682e:	f003 0301 	and.w	r3, r3, #1
 8016832:	2b00      	cmp	r3, #0
 8016834:	d101      	bne.n	801683a <validate+0x4e>
			res = FR_OK;
 8016836:	2300      	movs	r3, #0
 8016838:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801683a:	7bfb      	ldrb	r3, [r7, #15]
 801683c:	2b00      	cmp	r3, #0
 801683e:	d102      	bne.n	8016846 <validate+0x5a>
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	681b      	ldr	r3, [r3, #0]
 8016844:	e000      	b.n	8016848 <validate+0x5c>
 8016846:	2300      	movs	r3, #0
 8016848:	683a      	ldr	r2, [r7, #0]
 801684a:	6013      	str	r3, [r2, #0]
	return res;
 801684c:	7bfb      	ldrb	r3, [r7, #15]
}
 801684e:	4618      	mov	r0, r3
 8016850:	3710      	adds	r7, #16
 8016852:	46bd      	mov	sp, r7
 8016854:	bd80      	pop	{r7, pc}
	...

08016858 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016858:	b580      	push	{r7, lr}
 801685a:	b088      	sub	sp, #32
 801685c:	af00      	add	r7, sp, #0
 801685e:	60f8      	str	r0, [r7, #12]
 8016860:	60b9      	str	r1, [r7, #8]
 8016862:	4613      	mov	r3, r2
 8016864:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016866:	68bb      	ldr	r3, [r7, #8]
 8016868:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801686a:	f107 0310 	add.w	r3, r7, #16
 801686e:	4618      	mov	r0, r3
 8016870:	f7ff fcd1 	bl	8016216 <get_ldnumber>
 8016874:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016876:	69fb      	ldr	r3, [r7, #28]
 8016878:	2b00      	cmp	r3, #0
 801687a:	da01      	bge.n	8016880 <f_mount+0x28>
 801687c:	230b      	movs	r3, #11
 801687e:	e02b      	b.n	80168d8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016880:	4a17      	ldr	r2, [pc, #92]	@ (80168e0 <f_mount+0x88>)
 8016882:	69fb      	ldr	r3, [r7, #28]
 8016884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016888:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801688a:	69bb      	ldr	r3, [r7, #24]
 801688c:	2b00      	cmp	r3, #0
 801688e:	d005      	beq.n	801689c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8016890:	69b8      	ldr	r0, [r7, #24]
 8016892:	f7fe f9ab 	bl	8014bec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8016896:	69bb      	ldr	r3, [r7, #24]
 8016898:	2200      	movs	r2, #0
 801689a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d002      	beq.n	80168a8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80168a2:	68fb      	ldr	r3, [r7, #12]
 80168a4:	2200      	movs	r2, #0
 80168a6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80168a8:	68fa      	ldr	r2, [r7, #12]
 80168aa:	490d      	ldr	r1, [pc, #52]	@ (80168e0 <f_mount+0x88>)
 80168ac:	69fb      	ldr	r3, [r7, #28]
 80168ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80168b2:	68fb      	ldr	r3, [r7, #12]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d002      	beq.n	80168be <f_mount+0x66>
 80168b8:	79fb      	ldrb	r3, [r7, #7]
 80168ba:	2b01      	cmp	r3, #1
 80168bc:	d001      	beq.n	80168c2 <f_mount+0x6a>
 80168be:	2300      	movs	r3, #0
 80168c0:	e00a      	b.n	80168d8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80168c2:	f107 010c 	add.w	r1, r7, #12
 80168c6:	f107 0308 	add.w	r3, r7, #8
 80168ca:	2200      	movs	r2, #0
 80168cc:	4618      	mov	r0, r3
 80168ce:	f7ff fd3d 	bl	801634c <find_volume>
 80168d2:	4603      	mov	r3, r0
 80168d4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80168d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80168d8:	4618      	mov	r0, r3
 80168da:	3720      	adds	r7, #32
 80168dc:	46bd      	mov	sp, r7
 80168de:	bd80      	pop	{r7, pc}
 80168e0:	20002994 	.word	0x20002994

080168e4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80168e4:	b580      	push	{r7, lr}
 80168e6:	b09a      	sub	sp, #104	@ 0x68
 80168e8:	af00      	add	r7, sp, #0
 80168ea:	60f8      	str	r0, [r7, #12]
 80168ec:	60b9      	str	r1, [r7, #8]
 80168ee:	4613      	mov	r3, r2
 80168f0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80168f2:	68fb      	ldr	r3, [r7, #12]
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d101      	bne.n	80168fc <f_open+0x18>
 80168f8:	2309      	movs	r3, #9
 80168fa:	e1a9      	b.n	8016c50 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80168fc:	79fb      	ldrb	r3, [r7, #7]
 80168fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016902:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016904:	79fa      	ldrb	r2, [r7, #7]
 8016906:	f107 0114 	add.w	r1, r7, #20
 801690a:	f107 0308 	add.w	r3, r7, #8
 801690e:	4618      	mov	r0, r3
 8016910:	f7ff fd1c 	bl	801634c <find_volume>
 8016914:	4603      	mov	r3, r0
 8016916:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 801691a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801691e:	2b00      	cmp	r3, #0
 8016920:	f040 818d 	bne.w	8016c3e <f_open+0x35a>
		dj.obj.fs = fs;
 8016924:	697b      	ldr	r3, [r7, #20]
 8016926:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016928:	68ba      	ldr	r2, [r7, #8]
 801692a:	f107 0318 	add.w	r3, r7, #24
 801692e:	4611      	mov	r1, r2
 8016930:	4618      	mov	r0, r3
 8016932:	f7ff fbff 	bl	8016134 <follow_path>
 8016936:	4603      	mov	r3, r0
 8016938:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801693c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016940:	2b00      	cmp	r3, #0
 8016942:	d118      	bne.n	8016976 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016944:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016948:	b25b      	sxtb	r3, r3
 801694a:	2b00      	cmp	r3, #0
 801694c:	da03      	bge.n	8016956 <f_open+0x72>
				res = FR_INVALID_NAME;
 801694e:	2306      	movs	r3, #6
 8016950:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016954:	e00f      	b.n	8016976 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016956:	79fb      	ldrb	r3, [r7, #7]
 8016958:	2b01      	cmp	r3, #1
 801695a:	bf8c      	ite	hi
 801695c:	2301      	movhi	r3, #1
 801695e:	2300      	movls	r3, #0
 8016960:	b2db      	uxtb	r3, r3
 8016962:	461a      	mov	r2, r3
 8016964:	f107 0318 	add.w	r3, r7, #24
 8016968:	4611      	mov	r1, r2
 801696a:	4618      	mov	r0, r3
 801696c:	f7fd fff6 	bl	801495c <chk_lock>
 8016970:	4603      	mov	r3, r0
 8016972:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016976:	79fb      	ldrb	r3, [r7, #7]
 8016978:	f003 031c 	and.w	r3, r3, #28
 801697c:	2b00      	cmp	r3, #0
 801697e:	d07f      	beq.n	8016a80 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016980:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016984:	2b00      	cmp	r3, #0
 8016986:	d017      	beq.n	80169b8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016988:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801698c:	2b04      	cmp	r3, #4
 801698e:	d10e      	bne.n	80169ae <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8016990:	f7fe f840 	bl	8014a14 <enq_lock>
 8016994:	4603      	mov	r3, r0
 8016996:	2b00      	cmp	r3, #0
 8016998:	d006      	beq.n	80169a8 <f_open+0xc4>
 801699a:	f107 0318 	add.w	r3, r7, #24
 801699e:	4618      	mov	r0, r3
 80169a0:	f7ff f918 	bl	8015bd4 <dir_register>
 80169a4:	4603      	mov	r3, r0
 80169a6:	e000      	b.n	80169aa <f_open+0xc6>
 80169a8:	2312      	movs	r3, #18
 80169aa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80169ae:	79fb      	ldrb	r3, [r7, #7]
 80169b0:	f043 0308 	orr.w	r3, r3, #8
 80169b4:	71fb      	strb	r3, [r7, #7]
 80169b6:	e010      	b.n	80169da <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80169b8:	7fbb      	ldrb	r3, [r7, #30]
 80169ba:	f003 0311 	and.w	r3, r3, #17
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d003      	beq.n	80169ca <f_open+0xe6>
					res = FR_DENIED;
 80169c2:	2307      	movs	r3, #7
 80169c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80169c8:	e007      	b.n	80169da <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80169ca:	79fb      	ldrb	r3, [r7, #7]
 80169cc:	f003 0304 	and.w	r3, r3, #4
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d002      	beq.n	80169da <f_open+0xf6>
 80169d4:	2308      	movs	r3, #8
 80169d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80169da:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d168      	bne.n	8016ab4 <f_open+0x1d0>
 80169e2:	79fb      	ldrb	r3, [r7, #7]
 80169e4:	f003 0308 	and.w	r3, r3, #8
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	d063      	beq.n	8016ab4 <f_open+0x1d0>
				dw = GET_FATTIME();
 80169ec:	f7fc f974 	bl	8012cd8 <get_fattime>
 80169f0:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80169f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80169f4:	330e      	adds	r3, #14
 80169f6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80169f8:	4618      	mov	r0, r3
 80169fa:	f7fd ff04 	bl	8014806 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80169fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a00:	3316      	adds	r3, #22
 8016a02:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016a04:	4618      	mov	r0, r3
 8016a06:	f7fd fefe 	bl	8014806 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8016a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a0c:	330b      	adds	r3, #11
 8016a0e:	2220      	movs	r2, #32
 8016a10:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016a12:	697b      	ldr	r3, [r7, #20]
 8016a14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016a16:	4611      	mov	r1, r2
 8016a18:	4618      	mov	r0, r3
 8016a1a:	f7fe fe53 	bl	80156c4 <ld_clust>
 8016a1e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016a20:	697b      	ldr	r3, [r7, #20]
 8016a22:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016a24:	2200      	movs	r2, #0
 8016a26:	4618      	mov	r0, r3
 8016a28:	f7fe fe6b 	bl	8015702 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8016a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016a2e:	331c      	adds	r3, #28
 8016a30:	2100      	movs	r1, #0
 8016a32:	4618      	mov	r0, r3
 8016a34:	f7fd fee7 	bl	8014806 <st_dword>
					fs->wflag = 1;
 8016a38:	697b      	ldr	r3, [r7, #20]
 8016a3a:	2201      	movs	r2, #1
 8016a3c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8016a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d037      	beq.n	8016ab4 <f_open+0x1d0>
						dw = fs->winsect;
 8016a44:	697b      	ldr	r3, [r7, #20]
 8016a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016a48:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8016a4a:	f107 0318 	add.w	r3, r7, #24
 8016a4e:	2200      	movs	r2, #0
 8016a50:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016a52:	4618      	mov	r0, r3
 8016a54:	f7fe fb7e 	bl	8015154 <remove_chain>
 8016a58:	4603      	mov	r3, r0
 8016a5a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8016a5e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d126      	bne.n	8016ab4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8016a66:	697b      	ldr	r3, [r7, #20]
 8016a68:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016a6a:	4618      	mov	r0, r3
 8016a6c:	f7fe f926 	bl	8014cbc <move_window>
 8016a70:	4603      	mov	r3, r0
 8016a72:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016a76:	697b      	ldr	r3, [r7, #20]
 8016a78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016a7a:	3a01      	subs	r2, #1
 8016a7c:	611a      	str	r2, [r3, #16]
 8016a7e:	e019      	b.n	8016ab4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016a80:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d115      	bne.n	8016ab4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016a88:	7fbb      	ldrb	r3, [r7, #30]
 8016a8a:	f003 0310 	and.w	r3, r3, #16
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d003      	beq.n	8016a9a <f_open+0x1b6>
					res = FR_NO_FILE;
 8016a92:	2304      	movs	r3, #4
 8016a94:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016a98:	e00c      	b.n	8016ab4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8016a9a:	79fb      	ldrb	r3, [r7, #7]
 8016a9c:	f003 0302 	and.w	r3, r3, #2
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d007      	beq.n	8016ab4 <f_open+0x1d0>
 8016aa4:	7fbb      	ldrb	r3, [r7, #30]
 8016aa6:	f003 0301 	and.w	r3, r3, #1
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d002      	beq.n	8016ab4 <f_open+0x1d0>
						res = FR_DENIED;
 8016aae:	2307      	movs	r3, #7
 8016ab0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8016ab4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016ab8:	2b00      	cmp	r3, #0
 8016aba:	d126      	bne.n	8016b0a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8016abc:	79fb      	ldrb	r3, [r7, #7]
 8016abe:	f003 0308 	and.w	r3, r3, #8
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d003      	beq.n	8016ace <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8016ac6:	79fb      	ldrb	r3, [r7, #7]
 8016ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016acc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8016ace:	697b      	ldr	r3, [r7, #20]
 8016ad0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016ad2:	68fb      	ldr	r3, [r7, #12]
 8016ad4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8016ad6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016adc:	79fb      	ldrb	r3, [r7, #7]
 8016ade:	2b01      	cmp	r3, #1
 8016ae0:	bf8c      	ite	hi
 8016ae2:	2301      	movhi	r3, #1
 8016ae4:	2300      	movls	r3, #0
 8016ae6:	b2db      	uxtb	r3, r3
 8016ae8:	461a      	mov	r2, r3
 8016aea:	f107 0318 	add.w	r3, r7, #24
 8016aee:	4611      	mov	r1, r2
 8016af0:	4618      	mov	r0, r3
 8016af2:	f7fd ffb1 	bl	8014a58 <inc_lock>
 8016af6:	4602      	mov	r2, r0
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8016afc:	68fb      	ldr	r3, [r7, #12]
 8016afe:	691b      	ldr	r3, [r3, #16]
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d102      	bne.n	8016b0a <f_open+0x226>
 8016b04:	2302      	movs	r3, #2
 8016b06:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8016b0a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	f040 8095 	bne.w	8016c3e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016b14:	697b      	ldr	r3, [r7, #20]
 8016b16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016b18:	4611      	mov	r1, r2
 8016b1a:	4618      	mov	r0, r3
 8016b1c:	f7fe fdd2 	bl	80156c4 <ld_clust>
 8016b20:	4602      	mov	r2, r0
 8016b22:	68fb      	ldr	r3, [r7, #12]
 8016b24:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b28:	331c      	adds	r3, #28
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	f7fd fe2d 	bl	801478a <ld_dword>
 8016b30:	4602      	mov	r2, r0
 8016b32:	68fb      	ldr	r3, [r7, #12]
 8016b34:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8016b36:	68fb      	ldr	r3, [r7, #12]
 8016b38:	2200      	movs	r2, #0
 8016b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8016b3c:	697a      	ldr	r2, [r7, #20]
 8016b3e:	68fb      	ldr	r3, [r7, #12]
 8016b40:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8016b42:	697b      	ldr	r3, [r7, #20]
 8016b44:	88da      	ldrh	r2, [r3, #6]
 8016b46:	68fb      	ldr	r3, [r7, #12]
 8016b48:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8016b4a:	68fb      	ldr	r3, [r7, #12]
 8016b4c:	79fa      	ldrb	r2, [r7, #7]
 8016b4e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8016b50:	68fb      	ldr	r3, [r7, #12]
 8016b52:	2200      	movs	r2, #0
 8016b54:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	2200      	movs	r2, #0
 8016b5a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8016b5c:	68fb      	ldr	r3, [r7, #12]
 8016b5e:	2200      	movs	r2, #0
 8016b60:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8016b62:	68fb      	ldr	r3, [r7, #12]
 8016b64:	3330      	adds	r3, #48	@ 0x30
 8016b66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016b6a:	2100      	movs	r1, #0
 8016b6c:	4618      	mov	r0, r3
 8016b6e:	f7fd fe97 	bl	80148a0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016b72:	79fb      	ldrb	r3, [r7, #7]
 8016b74:	f003 0320 	and.w	r3, r3, #32
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d060      	beq.n	8016c3e <f_open+0x35a>
 8016b7c:	68fb      	ldr	r3, [r7, #12]
 8016b7e:	68db      	ldr	r3, [r3, #12]
 8016b80:	2b00      	cmp	r3, #0
 8016b82:	d05c      	beq.n	8016c3e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016b84:	68fb      	ldr	r3, [r7, #12]
 8016b86:	68da      	ldr	r2, [r3, #12]
 8016b88:	68fb      	ldr	r3, [r7, #12]
 8016b8a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8016b8c:	697b      	ldr	r3, [r7, #20]
 8016b8e:	895b      	ldrh	r3, [r3, #10]
 8016b90:	025b      	lsls	r3, r3, #9
 8016b92:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8016b94:	68fb      	ldr	r3, [r7, #12]
 8016b96:	689b      	ldr	r3, [r3, #8]
 8016b98:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016b9a:	68fb      	ldr	r3, [r7, #12]
 8016b9c:	68db      	ldr	r3, [r3, #12]
 8016b9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016ba0:	e016      	b.n	8016bd0 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8016ba2:	68fb      	ldr	r3, [r7, #12]
 8016ba4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016ba6:	4618      	mov	r0, r3
 8016ba8:	f7fe f943 	bl	8014e32 <get_fat>
 8016bac:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8016bae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016bb0:	2b01      	cmp	r3, #1
 8016bb2:	d802      	bhi.n	8016bba <f_open+0x2d6>
 8016bb4:	2302      	movs	r3, #2
 8016bb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8016bba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bc0:	d102      	bne.n	8016bc8 <f_open+0x2e4>
 8016bc2:	2301      	movs	r3, #1
 8016bc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8016bc8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016bca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016bcc:	1ad3      	subs	r3, r2, r3
 8016bce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016bd0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d103      	bne.n	8016be0 <f_open+0x2fc>
 8016bd8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016bda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016bdc:	429a      	cmp	r2, r3
 8016bde:	d8e0      	bhi.n	8016ba2 <f_open+0x2be>
				}
				fp->clust = clst;
 8016be0:	68fb      	ldr	r3, [r7, #12]
 8016be2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016be4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8016be6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d127      	bne.n	8016c3e <f_open+0x35a>
 8016bee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016bf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d022      	beq.n	8016c3e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8016bf8:	697b      	ldr	r3, [r7, #20]
 8016bfa:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016bfc:	4618      	mov	r0, r3
 8016bfe:	f7fe f8f9 	bl	8014df4 <clust2sect>
 8016c02:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8016c04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d103      	bne.n	8016c12 <f_open+0x32e>
						res = FR_INT_ERR;
 8016c0a:	2302      	movs	r3, #2
 8016c0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016c10:	e015      	b.n	8016c3e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8016c12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016c14:	0a5a      	lsrs	r2, r3, #9
 8016c16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016c18:	441a      	add	r2, r3
 8016c1a:	68fb      	ldr	r3, [r7, #12]
 8016c1c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8016c1e:	697b      	ldr	r3, [r7, #20]
 8016c20:	7858      	ldrb	r0, [r3, #1]
 8016c22:	68fb      	ldr	r3, [r7, #12]
 8016c24:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016c28:	68fb      	ldr	r3, [r7, #12]
 8016c2a:	6a1a      	ldr	r2, [r3, #32]
 8016c2c:	2301      	movs	r3, #1
 8016c2e:	f7fd fd35 	bl	801469c <disk_read>
 8016c32:	4603      	mov	r3, r0
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d002      	beq.n	8016c3e <f_open+0x35a>
 8016c38:	2301      	movs	r3, #1
 8016c3a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8016c3e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016c42:	2b00      	cmp	r3, #0
 8016c44:	d002      	beq.n	8016c4c <f_open+0x368>
 8016c46:	68fb      	ldr	r3, [r7, #12]
 8016c48:	2200      	movs	r2, #0
 8016c4a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8016c4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8016c50:	4618      	mov	r0, r3
 8016c52:	3768      	adds	r7, #104	@ 0x68
 8016c54:	46bd      	mov	sp, r7
 8016c56:	bd80      	pop	{r7, pc}

08016c58 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016c58:	b580      	push	{r7, lr}
 8016c5a:	b08c      	sub	sp, #48	@ 0x30
 8016c5c:	af00      	add	r7, sp, #0
 8016c5e:	60f8      	str	r0, [r7, #12]
 8016c60:	60b9      	str	r1, [r7, #8]
 8016c62:	607a      	str	r2, [r7, #4]
 8016c64:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8016c66:	68bb      	ldr	r3, [r7, #8]
 8016c68:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016c6a:	683b      	ldr	r3, [r7, #0]
 8016c6c:	2200      	movs	r2, #0
 8016c6e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8016c70:	68fb      	ldr	r3, [r7, #12]
 8016c72:	f107 0210 	add.w	r2, r7, #16
 8016c76:	4611      	mov	r1, r2
 8016c78:	4618      	mov	r0, r3
 8016c7a:	f7ff fdb7 	bl	80167ec <validate>
 8016c7e:	4603      	mov	r3, r0
 8016c80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8016c84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016c88:	2b00      	cmp	r3, #0
 8016c8a:	d107      	bne.n	8016c9c <f_write+0x44>
 8016c8c:	68fb      	ldr	r3, [r7, #12]
 8016c8e:	7d5b      	ldrb	r3, [r3, #21]
 8016c90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8016c94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	d002      	beq.n	8016ca2 <f_write+0x4a>
 8016c9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016ca0:	e14b      	b.n	8016f3a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	7d1b      	ldrb	r3, [r3, #20]
 8016ca6:	f003 0302 	and.w	r3, r3, #2
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d101      	bne.n	8016cb2 <f_write+0x5a>
 8016cae:	2307      	movs	r3, #7
 8016cb0:	e143      	b.n	8016f3a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8016cb2:	68fb      	ldr	r3, [r7, #12]
 8016cb4:	699a      	ldr	r2, [r3, #24]
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	441a      	add	r2, r3
 8016cba:	68fb      	ldr	r3, [r7, #12]
 8016cbc:	699b      	ldr	r3, [r3, #24]
 8016cbe:	429a      	cmp	r2, r3
 8016cc0:	f080 812d 	bcs.w	8016f1e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8016cc4:	68fb      	ldr	r3, [r7, #12]
 8016cc6:	699b      	ldr	r3, [r3, #24]
 8016cc8:	43db      	mvns	r3, r3
 8016cca:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8016ccc:	e127      	b.n	8016f1e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8016cce:	68fb      	ldr	r3, [r7, #12]
 8016cd0:	699b      	ldr	r3, [r3, #24]
 8016cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016cd6:	2b00      	cmp	r3, #0
 8016cd8:	f040 80e3 	bne.w	8016ea2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8016cdc:	68fb      	ldr	r3, [r7, #12]
 8016cde:	699b      	ldr	r3, [r3, #24]
 8016ce0:	0a5b      	lsrs	r3, r3, #9
 8016ce2:	693a      	ldr	r2, [r7, #16]
 8016ce4:	8952      	ldrh	r2, [r2, #10]
 8016ce6:	3a01      	subs	r2, #1
 8016ce8:	4013      	ands	r3, r2
 8016cea:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8016cec:	69bb      	ldr	r3, [r7, #24]
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d143      	bne.n	8016d7a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8016cf2:	68fb      	ldr	r3, [r7, #12]
 8016cf4:	699b      	ldr	r3, [r3, #24]
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d10c      	bne.n	8016d14 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8016cfa:	68fb      	ldr	r3, [r7, #12]
 8016cfc:	689b      	ldr	r3, [r3, #8]
 8016cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d11a      	bne.n	8016d3c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8016d06:	68fb      	ldr	r3, [r7, #12]
 8016d08:	2100      	movs	r1, #0
 8016d0a:	4618      	mov	r0, r3
 8016d0c:	f7fe fa87 	bl	801521e <create_chain>
 8016d10:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016d12:	e013      	b.n	8016d3c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8016d14:	68fb      	ldr	r3, [r7, #12]
 8016d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d007      	beq.n	8016d2c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016d1c:	68fb      	ldr	r3, [r7, #12]
 8016d1e:	699b      	ldr	r3, [r3, #24]
 8016d20:	4619      	mov	r1, r3
 8016d22:	68f8      	ldr	r0, [r7, #12]
 8016d24:	f7fe fb13 	bl	801534e <clmt_clust>
 8016d28:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016d2a:	e007      	b.n	8016d3c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016d2c:	68fa      	ldr	r2, [r7, #12]
 8016d2e:	68fb      	ldr	r3, [r7, #12]
 8016d30:	69db      	ldr	r3, [r3, #28]
 8016d32:	4619      	mov	r1, r3
 8016d34:	4610      	mov	r0, r2
 8016d36:	f7fe fa72 	bl	801521e <create_chain>
 8016d3a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	f000 80f2 	beq.w	8016f28 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d46:	2b01      	cmp	r3, #1
 8016d48:	d104      	bne.n	8016d54 <f_write+0xfc>
 8016d4a:	68fb      	ldr	r3, [r7, #12]
 8016d4c:	2202      	movs	r2, #2
 8016d4e:	755a      	strb	r2, [r3, #21]
 8016d50:	2302      	movs	r3, #2
 8016d52:	e0f2      	b.n	8016f3a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d5a:	d104      	bne.n	8016d66 <f_write+0x10e>
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	2201      	movs	r2, #1
 8016d60:	755a      	strb	r2, [r3, #21]
 8016d62:	2301      	movs	r3, #1
 8016d64:	e0e9      	b.n	8016f3a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8016d66:	68fb      	ldr	r3, [r7, #12]
 8016d68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d6a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016d6c:	68fb      	ldr	r3, [r7, #12]
 8016d6e:	689b      	ldr	r3, [r3, #8]
 8016d70:	2b00      	cmp	r3, #0
 8016d72:	d102      	bne.n	8016d7a <f_write+0x122>
 8016d74:	68fb      	ldr	r3, [r7, #12]
 8016d76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d78:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016d7a:	68fb      	ldr	r3, [r7, #12]
 8016d7c:	7d1b      	ldrb	r3, [r3, #20]
 8016d7e:	b25b      	sxtb	r3, r3
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	da18      	bge.n	8016db6 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016d84:	693b      	ldr	r3, [r7, #16]
 8016d86:	7858      	ldrb	r0, [r3, #1]
 8016d88:	68fb      	ldr	r3, [r7, #12]
 8016d8a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016d8e:	68fb      	ldr	r3, [r7, #12]
 8016d90:	6a1a      	ldr	r2, [r3, #32]
 8016d92:	2301      	movs	r3, #1
 8016d94:	f7fd fca2 	bl	80146dc <disk_write>
 8016d98:	4603      	mov	r3, r0
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d004      	beq.n	8016da8 <f_write+0x150>
 8016d9e:	68fb      	ldr	r3, [r7, #12]
 8016da0:	2201      	movs	r2, #1
 8016da2:	755a      	strb	r2, [r3, #21]
 8016da4:	2301      	movs	r3, #1
 8016da6:	e0c8      	b.n	8016f3a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016da8:	68fb      	ldr	r3, [r7, #12]
 8016daa:	7d1b      	ldrb	r3, [r3, #20]
 8016dac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016db0:	b2da      	uxtb	r2, r3
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016db6:	693a      	ldr	r2, [r7, #16]
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	69db      	ldr	r3, [r3, #28]
 8016dbc:	4619      	mov	r1, r3
 8016dbe:	4610      	mov	r0, r2
 8016dc0:	f7fe f818 	bl	8014df4 <clust2sect>
 8016dc4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016dc6:	697b      	ldr	r3, [r7, #20]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d104      	bne.n	8016dd6 <f_write+0x17e>
 8016dcc:	68fb      	ldr	r3, [r7, #12]
 8016dce:	2202      	movs	r2, #2
 8016dd0:	755a      	strb	r2, [r3, #21]
 8016dd2:	2302      	movs	r3, #2
 8016dd4:	e0b1      	b.n	8016f3a <f_write+0x2e2>
			sect += csect;
 8016dd6:	697a      	ldr	r2, [r7, #20]
 8016dd8:	69bb      	ldr	r3, [r7, #24]
 8016dda:	4413      	add	r3, r2
 8016ddc:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	0a5b      	lsrs	r3, r3, #9
 8016de2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016de4:	6a3b      	ldr	r3, [r7, #32]
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d03c      	beq.n	8016e64 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016dea:	69ba      	ldr	r2, [r7, #24]
 8016dec:	6a3b      	ldr	r3, [r7, #32]
 8016dee:	4413      	add	r3, r2
 8016df0:	693a      	ldr	r2, [r7, #16]
 8016df2:	8952      	ldrh	r2, [r2, #10]
 8016df4:	4293      	cmp	r3, r2
 8016df6:	d905      	bls.n	8016e04 <f_write+0x1ac>
					cc = fs->csize - csect;
 8016df8:	693b      	ldr	r3, [r7, #16]
 8016dfa:	895b      	ldrh	r3, [r3, #10]
 8016dfc:	461a      	mov	r2, r3
 8016dfe:	69bb      	ldr	r3, [r7, #24]
 8016e00:	1ad3      	subs	r3, r2, r3
 8016e02:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016e04:	693b      	ldr	r3, [r7, #16]
 8016e06:	7858      	ldrb	r0, [r3, #1]
 8016e08:	6a3b      	ldr	r3, [r7, #32]
 8016e0a:	697a      	ldr	r2, [r7, #20]
 8016e0c:	69f9      	ldr	r1, [r7, #28]
 8016e0e:	f7fd fc65 	bl	80146dc <disk_write>
 8016e12:	4603      	mov	r3, r0
 8016e14:	2b00      	cmp	r3, #0
 8016e16:	d004      	beq.n	8016e22 <f_write+0x1ca>
 8016e18:	68fb      	ldr	r3, [r7, #12]
 8016e1a:	2201      	movs	r2, #1
 8016e1c:	755a      	strb	r2, [r3, #21]
 8016e1e:	2301      	movs	r3, #1
 8016e20:	e08b      	b.n	8016f3a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016e22:	68fb      	ldr	r3, [r7, #12]
 8016e24:	6a1a      	ldr	r2, [r3, #32]
 8016e26:	697b      	ldr	r3, [r7, #20]
 8016e28:	1ad3      	subs	r3, r2, r3
 8016e2a:	6a3a      	ldr	r2, [r7, #32]
 8016e2c:	429a      	cmp	r2, r3
 8016e2e:	d915      	bls.n	8016e5c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	6a1a      	ldr	r2, [r3, #32]
 8016e3a:	697b      	ldr	r3, [r7, #20]
 8016e3c:	1ad3      	subs	r3, r2, r3
 8016e3e:	025b      	lsls	r3, r3, #9
 8016e40:	69fa      	ldr	r2, [r7, #28]
 8016e42:	4413      	add	r3, r2
 8016e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016e48:	4619      	mov	r1, r3
 8016e4a:	f7fd fd08 	bl	801485e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	7d1b      	ldrb	r3, [r3, #20]
 8016e52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016e56:	b2da      	uxtb	r2, r3
 8016e58:	68fb      	ldr	r3, [r7, #12]
 8016e5a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016e5c:	6a3b      	ldr	r3, [r7, #32]
 8016e5e:	025b      	lsls	r3, r3, #9
 8016e60:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8016e62:	e03f      	b.n	8016ee4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	6a1b      	ldr	r3, [r3, #32]
 8016e68:	697a      	ldr	r2, [r7, #20]
 8016e6a:	429a      	cmp	r2, r3
 8016e6c:	d016      	beq.n	8016e9c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 8016e6e:	68fb      	ldr	r3, [r7, #12]
 8016e70:	699a      	ldr	r2, [r3, #24]
 8016e72:	68fb      	ldr	r3, [r7, #12]
 8016e74:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016e76:	429a      	cmp	r2, r3
 8016e78:	d210      	bcs.n	8016e9c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016e7a:	693b      	ldr	r3, [r7, #16]
 8016e7c:	7858      	ldrb	r0, [r3, #1]
 8016e7e:	68fb      	ldr	r3, [r7, #12]
 8016e80:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016e84:	2301      	movs	r3, #1
 8016e86:	697a      	ldr	r2, [r7, #20]
 8016e88:	f7fd fc08 	bl	801469c <disk_read>
 8016e8c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016e8e:	2b00      	cmp	r3, #0
 8016e90:	d004      	beq.n	8016e9c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 8016e92:	68fb      	ldr	r3, [r7, #12]
 8016e94:	2201      	movs	r2, #1
 8016e96:	755a      	strb	r2, [r3, #21]
 8016e98:	2301      	movs	r3, #1
 8016e9a:	e04e      	b.n	8016f3a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8016e9c:	68fb      	ldr	r3, [r7, #12]
 8016e9e:	697a      	ldr	r2, [r7, #20]
 8016ea0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	699b      	ldr	r3, [r3, #24]
 8016ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016eaa:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8016eae:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016eb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	429a      	cmp	r2, r3
 8016eb6:	d901      	bls.n	8016ebc <f_write+0x264>
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016ebc:	68fb      	ldr	r3, [r7, #12]
 8016ebe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8016ec2:	68fb      	ldr	r3, [r7, #12]
 8016ec4:	699b      	ldr	r3, [r3, #24]
 8016ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016eca:	4413      	add	r3, r2
 8016ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016ece:	69f9      	ldr	r1, [r7, #28]
 8016ed0:	4618      	mov	r0, r3
 8016ed2:	f7fd fcc4 	bl	801485e <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016ed6:	68fb      	ldr	r3, [r7, #12]
 8016ed8:	7d1b      	ldrb	r3, [r3, #20]
 8016eda:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016ede:	b2da      	uxtb	r2, r3
 8016ee0:	68fb      	ldr	r3, [r7, #12]
 8016ee2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016ee4:	69fa      	ldr	r2, [r7, #28]
 8016ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ee8:	4413      	add	r3, r2
 8016eea:	61fb      	str	r3, [r7, #28]
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	699a      	ldr	r2, [r3, #24]
 8016ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016ef2:	441a      	add	r2, r3
 8016ef4:	68fb      	ldr	r3, [r7, #12]
 8016ef6:	619a      	str	r2, [r3, #24]
 8016ef8:	68fb      	ldr	r3, [r7, #12]
 8016efa:	68da      	ldr	r2, [r3, #12]
 8016efc:	68fb      	ldr	r3, [r7, #12]
 8016efe:	699b      	ldr	r3, [r3, #24]
 8016f00:	429a      	cmp	r2, r3
 8016f02:	bf38      	it	cc
 8016f04:	461a      	movcc	r2, r3
 8016f06:	68fb      	ldr	r3, [r7, #12]
 8016f08:	60da      	str	r2, [r3, #12]
 8016f0a:	683b      	ldr	r3, [r7, #0]
 8016f0c:	681a      	ldr	r2, [r3, #0]
 8016f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f10:	441a      	add	r2, r3
 8016f12:	683b      	ldr	r3, [r7, #0]
 8016f14:	601a      	str	r2, [r3, #0]
 8016f16:	687a      	ldr	r2, [r7, #4]
 8016f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f1a:	1ad3      	subs	r3, r2, r3
 8016f1c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	2b00      	cmp	r3, #0
 8016f22:	f47f aed4 	bne.w	8016cce <f_write+0x76>
 8016f26:	e000      	b.n	8016f2a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016f28:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8016f2a:	68fb      	ldr	r3, [r7, #12]
 8016f2c:	7d1b      	ldrb	r3, [r3, #20]
 8016f2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f32:	b2da      	uxtb	r2, r3
 8016f34:	68fb      	ldr	r3, [r7, #12]
 8016f36:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8016f38:	2300      	movs	r3, #0
}
 8016f3a:	4618      	mov	r0, r3
 8016f3c:	3730      	adds	r7, #48	@ 0x30
 8016f3e:	46bd      	mov	sp, r7
 8016f40:	bd80      	pop	{r7, pc}

08016f42 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8016f42:	b580      	push	{r7, lr}
 8016f44:	b086      	sub	sp, #24
 8016f46:	af00      	add	r7, sp, #0
 8016f48:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	f107 0208 	add.w	r2, r7, #8
 8016f50:	4611      	mov	r1, r2
 8016f52:	4618      	mov	r0, r3
 8016f54:	f7ff fc4a 	bl	80167ec <validate>
 8016f58:	4603      	mov	r3, r0
 8016f5a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016f5c:	7dfb      	ldrb	r3, [r7, #23]
 8016f5e:	2b00      	cmp	r3, #0
 8016f60:	d168      	bne.n	8017034 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	7d1b      	ldrb	r3, [r3, #20]
 8016f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016f6a:	2b00      	cmp	r3, #0
 8016f6c:	d062      	beq.n	8017034 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	7d1b      	ldrb	r3, [r3, #20]
 8016f72:	b25b      	sxtb	r3, r3
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	da15      	bge.n	8016fa4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016f78:	68bb      	ldr	r3, [r7, #8]
 8016f7a:	7858      	ldrb	r0, [r3, #1]
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	6a1a      	ldr	r2, [r3, #32]
 8016f86:	2301      	movs	r3, #1
 8016f88:	f7fd fba8 	bl	80146dc <disk_write>
 8016f8c:	4603      	mov	r3, r0
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d001      	beq.n	8016f96 <f_sync+0x54>
 8016f92:	2301      	movs	r3, #1
 8016f94:	e04f      	b.n	8017036 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	7d1b      	ldrb	r3, [r3, #20]
 8016f9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016f9e:	b2da      	uxtb	r2, r3
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016fa4:	f7fb fe98 	bl	8012cd8 <get_fattime>
 8016fa8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016faa:	68ba      	ldr	r2, [r7, #8]
 8016fac:	687b      	ldr	r3, [r7, #4]
 8016fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016fb0:	4619      	mov	r1, r3
 8016fb2:	4610      	mov	r0, r2
 8016fb4:	f7fd fe82 	bl	8014cbc <move_window>
 8016fb8:	4603      	mov	r3, r0
 8016fba:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016fbc:	7dfb      	ldrb	r3, [r7, #23]
 8016fbe:	2b00      	cmp	r3, #0
 8016fc0:	d138      	bne.n	8017034 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016fc6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016fc8:	68fb      	ldr	r3, [r7, #12]
 8016fca:	330b      	adds	r3, #11
 8016fcc:	781a      	ldrb	r2, [r3, #0]
 8016fce:	68fb      	ldr	r3, [r7, #12]
 8016fd0:	330b      	adds	r3, #11
 8016fd2:	f042 0220 	orr.w	r2, r2, #32
 8016fd6:	b2d2      	uxtb	r2, r2
 8016fd8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016fda:	687b      	ldr	r3, [r7, #4]
 8016fdc:	6818      	ldr	r0, [r3, #0]
 8016fde:	687b      	ldr	r3, [r7, #4]
 8016fe0:	689b      	ldr	r3, [r3, #8]
 8016fe2:	461a      	mov	r2, r3
 8016fe4:	68f9      	ldr	r1, [r7, #12]
 8016fe6:	f7fe fb8c 	bl	8015702 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016fea:	68fb      	ldr	r3, [r7, #12]
 8016fec:	f103 021c 	add.w	r2, r3, #28
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	68db      	ldr	r3, [r3, #12]
 8016ff4:	4619      	mov	r1, r3
 8016ff6:	4610      	mov	r0, r2
 8016ff8:	f7fd fc05 	bl	8014806 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	3316      	adds	r3, #22
 8017000:	6939      	ldr	r1, [r7, #16]
 8017002:	4618      	mov	r0, r3
 8017004:	f7fd fbff 	bl	8014806 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	3312      	adds	r3, #18
 801700c:	2100      	movs	r1, #0
 801700e:	4618      	mov	r0, r3
 8017010:	f7fd fbde 	bl	80147d0 <st_word>
					fs->wflag = 1;
 8017014:	68bb      	ldr	r3, [r7, #8]
 8017016:	2201      	movs	r2, #1
 8017018:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801701a:	68bb      	ldr	r3, [r7, #8]
 801701c:	4618      	mov	r0, r3
 801701e:	f7fd fe7b 	bl	8014d18 <sync_fs>
 8017022:	4603      	mov	r3, r0
 8017024:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8017026:	687b      	ldr	r3, [r7, #4]
 8017028:	7d1b      	ldrb	r3, [r3, #20]
 801702a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801702e:	b2da      	uxtb	r2, r3
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8017034:	7dfb      	ldrb	r3, [r7, #23]
}
 8017036:	4618      	mov	r0, r3
 8017038:	3718      	adds	r7, #24
 801703a:	46bd      	mov	sp, r7
 801703c:	bd80      	pop	{r7, pc}

0801703e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801703e:	b580      	push	{r7, lr}
 8017040:	b084      	sub	sp, #16
 8017042:	af00      	add	r7, sp, #0
 8017044:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8017046:	6878      	ldr	r0, [r7, #4]
 8017048:	f7ff ff7b 	bl	8016f42 <f_sync>
 801704c:	4603      	mov	r3, r0
 801704e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8017050:	7bfb      	ldrb	r3, [r7, #15]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d118      	bne.n	8017088 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8017056:	687b      	ldr	r3, [r7, #4]
 8017058:	f107 0208 	add.w	r2, r7, #8
 801705c:	4611      	mov	r1, r2
 801705e:	4618      	mov	r0, r3
 8017060:	f7ff fbc4 	bl	80167ec <validate>
 8017064:	4603      	mov	r3, r0
 8017066:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8017068:	7bfb      	ldrb	r3, [r7, #15]
 801706a:	2b00      	cmp	r3, #0
 801706c:	d10c      	bne.n	8017088 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	691b      	ldr	r3, [r3, #16]
 8017072:	4618      	mov	r0, r3
 8017074:	f7fd fd7e 	bl	8014b74 <dec_lock>
 8017078:	4603      	mov	r3, r0
 801707a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801707c:	7bfb      	ldrb	r3, [r7, #15]
 801707e:	2b00      	cmp	r3, #0
 8017080:	d102      	bne.n	8017088 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	2200      	movs	r2, #0
 8017086:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8017088:	7bfb      	ldrb	r3, [r7, #15]
}
 801708a:	4618      	mov	r0, r3
 801708c:	3710      	adds	r7, #16
 801708e:	46bd      	mov	sp, r7
 8017090:	bd80      	pop	{r7, pc}

08017092 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8017092:	b580      	push	{r7, lr}
 8017094:	b090      	sub	sp, #64	@ 0x40
 8017096:	af00      	add	r7, sp, #0
 8017098:	6078      	str	r0, [r7, #4]
 801709a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	f107 0208 	add.w	r2, r7, #8
 80170a2:	4611      	mov	r1, r2
 80170a4:	4618      	mov	r0, r3
 80170a6:	f7ff fba1 	bl	80167ec <validate>
 80170aa:	4603      	mov	r3, r0
 80170ac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80170b0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	d103      	bne.n	80170c0 <f_lseek+0x2e>
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	7d5b      	ldrb	r3, [r3, #21]
 80170bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80170c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d002      	beq.n	80170ce <f_lseek+0x3c>
 80170c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80170cc:	e1e6      	b.n	801749c <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80170ce:	687b      	ldr	r3, [r7, #4]
 80170d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80170d2:	2b00      	cmp	r3, #0
 80170d4:	f000 80d1 	beq.w	801727a <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80170d8:	683b      	ldr	r3, [r7, #0]
 80170da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170de:	d15a      	bne.n	8017196 <f_lseek+0x104>
			tbl = fp->cltbl;
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80170e4:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80170e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80170e8:	1d1a      	adds	r2, r3, #4
 80170ea:	627a      	str	r2, [r7, #36]	@ 0x24
 80170ec:	681b      	ldr	r3, [r3, #0]
 80170ee:	617b      	str	r3, [r7, #20]
 80170f0:	2302      	movs	r3, #2
 80170f2:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80170f4:	687b      	ldr	r3, [r7, #4]
 80170f6:	689b      	ldr	r3, [r3, #8]
 80170f8:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 80170fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	d03a      	beq.n	8017176 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8017100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017102:	613b      	str	r3, [r7, #16]
 8017104:	2300      	movs	r3, #0
 8017106:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801710a:	3302      	adds	r3, #2
 801710c:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 801710e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017110:	60fb      	str	r3, [r7, #12]
 8017112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017114:	3301      	adds	r3, #1
 8017116:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801711c:	4618      	mov	r0, r3
 801711e:	f7fd fe88 	bl	8014e32 <get_fat>
 8017122:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8017124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017126:	2b01      	cmp	r3, #1
 8017128:	d804      	bhi.n	8017134 <f_lseek+0xa2>
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	2202      	movs	r2, #2
 801712e:	755a      	strb	r2, [r3, #21]
 8017130:	2302      	movs	r3, #2
 8017132:	e1b3      	b.n	801749c <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017136:	f1b3 3fff 	cmp.w	r3, #4294967295
 801713a:	d104      	bne.n	8017146 <f_lseek+0xb4>
 801713c:	687b      	ldr	r3, [r7, #4]
 801713e:	2201      	movs	r2, #1
 8017140:	755a      	strb	r2, [r3, #21]
 8017142:	2301      	movs	r3, #1
 8017144:	e1aa      	b.n	801749c <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8017146:	68fb      	ldr	r3, [r7, #12]
 8017148:	3301      	adds	r3, #1
 801714a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801714c:	429a      	cmp	r2, r3
 801714e:	d0de      	beq.n	801710e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8017150:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017152:	697b      	ldr	r3, [r7, #20]
 8017154:	429a      	cmp	r2, r3
 8017156:	d809      	bhi.n	801716c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8017158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801715a:	1d1a      	adds	r2, r3, #4
 801715c:	627a      	str	r2, [r7, #36]	@ 0x24
 801715e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017160:	601a      	str	r2, [r3, #0]
 8017162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017164:	1d1a      	adds	r2, r3, #4
 8017166:	627a      	str	r2, [r7, #36]	@ 0x24
 8017168:	693a      	ldr	r2, [r7, #16]
 801716a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801716c:	68bb      	ldr	r3, [r7, #8]
 801716e:	699b      	ldr	r3, [r3, #24]
 8017170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017172:	429a      	cmp	r2, r3
 8017174:	d3c4      	bcc.n	8017100 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801717a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801717c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 801717e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017180:	697b      	ldr	r3, [r7, #20]
 8017182:	429a      	cmp	r2, r3
 8017184:	d803      	bhi.n	801718e <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8017186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017188:	2200      	movs	r2, #0
 801718a:	601a      	str	r2, [r3, #0]
 801718c:	e184      	b.n	8017498 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 801718e:	2311      	movs	r3, #17
 8017190:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8017194:	e180      	b.n	8017498 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8017196:	687b      	ldr	r3, [r7, #4]
 8017198:	68db      	ldr	r3, [r3, #12]
 801719a:	683a      	ldr	r2, [r7, #0]
 801719c:	429a      	cmp	r2, r3
 801719e:	d902      	bls.n	80171a6 <f_lseek+0x114>
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	68db      	ldr	r3, [r3, #12]
 80171a4:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80171a6:	687b      	ldr	r3, [r7, #4]
 80171a8:	683a      	ldr	r2, [r7, #0]
 80171aa:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80171ac:	683b      	ldr	r3, [r7, #0]
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	f000 8172 	beq.w	8017498 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80171b4:	683b      	ldr	r3, [r7, #0]
 80171b6:	3b01      	subs	r3, #1
 80171b8:	4619      	mov	r1, r3
 80171ba:	6878      	ldr	r0, [r7, #4]
 80171bc:	f7fe f8c7 	bl	801534e <clmt_clust>
 80171c0:	4602      	mov	r2, r0
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80171c6:	68ba      	ldr	r2, [r7, #8]
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	69db      	ldr	r3, [r3, #28]
 80171cc:	4619      	mov	r1, r3
 80171ce:	4610      	mov	r0, r2
 80171d0:	f7fd fe10 	bl	8014df4 <clust2sect>
 80171d4:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80171d6:	69bb      	ldr	r3, [r7, #24]
 80171d8:	2b00      	cmp	r3, #0
 80171da:	d104      	bne.n	80171e6 <f_lseek+0x154>
 80171dc:	687b      	ldr	r3, [r7, #4]
 80171de:	2202      	movs	r2, #2
 80171e0:	755a      	strb	r2, [r3, #21]
 80171e2:	2302      	movs	r3, #2
 80171e4:	e15a      	b.n	801749c <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80171e6:	683b      	ldr	r3, [r7, #0]
 80171e8:	3b01      	subs	r3, #1
 80171ea:	0a5b      	lsrs	r3, r3, #9
 80171ec:	68ba      	ldr	r2, [r7, #8]
 80171ee:	8952      	ldrh	r2, [r2, #10]
 80171f0:	3a01      	subs	r2, #1
 80171f2:	4013      	ands	r3, r2
 80171f4:	69ba      	ldr	r2, [r7, #24]
 80171f6:	4413      	add	r3, r2
 80171f8:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	699b      	ldr	r3, [r3, #24]
 80171fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017202:	2b00      	cmp	r3, #0
 8017204:	f000 8148 	beq.w	8017498 <f_lseek+0x406>
 8017208:	687b      	ldr	r3, [r7, #4]
 801720a:	6a1b      	ldr	r3, [r3, #32]
 801720c:	69ba      	ldr	r2, [r7, #24]
 801720e:	429a      	cmp	r2, r3
 8017210:	f000 8142 	beq.w	8017498 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8017214:	687b      	ldr	r3, [r7, #4]
 8017216:	7d1b      	ldrb	r3, [r3, #20]
 8017218:	b25b      	sxtb	r3, r3
 801721a:	2b00      	cmp	r3, #0
 801721c:	da18      	bge.n	8017250 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801721e:	68bb      	ldr	r3, [r7, #8]
 8017220:	7858      	ldrb	r0, [r3, #1]
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017228:	687b      	ldr	r3, [r7, #4]
 801722a:	6a1a      	ldr	r2, [r3, #32]
 801722c:	2301      	movs	r3, #1
 801722e:	f7fd fa55 	bl	80146dc <disk_write>
 8017232:	4603      	mov	r3, r0
 8017234:	2b00      	cmp	r3, #0
 8017236:	d004      	beq.n	8017242 <f_lseek+0x1b0>
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	2201      	movs	r2, #1
 801723c:	755a      	strb	r2, [r3, #21]
 801723e:	2301      	movs	r3, #1
 8017240:	e12c      	b.n	801749c <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	7d1b      	ldrb	r3, [r3, #20]
 8017246:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801724a:	b2da      	uxtb	r2, r3
 801724c:	687b      	ldr	r3, [r7, #4]
 801724e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8017250:	68bb      	ldr	r3, [r7, #8]
 8017252:	7858      	ldrb	r0, [r3, #1]
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801725a:	2301      	movs	r3, #1
 801725c:	69ba      	ldr	r2, [r7, #24]
 801725e:	f7fd fa1d 	bl	801469c <disk_read>
 8017262:	4603      	mov	r3, r0
 8017264:	2b00      	cmp	r3, #0
 8017266:	d004      	beq.n	8017272 <f_lseek+0x1e0>
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	2201      	movs	r2, #1
 801726c:	755a      	strb	r2, [r3, #21]
 801726e:	2301      	movs	r3, #1
 8017270:	e114      	b.n	801749c <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8017272:	687b      	ldr	r3, [r7, #4]
 8017274:	69ba      	ldr	r2, [r7, #24]
 8017276:	621a      	str	r2, [r3, #32]
 8017278:	e10e      	b.n	8017498 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801727a:	687b      	ldr	r3, [r7, #4]
 801727c:	68db      	ldr	r3, [r3, #12]
 801727e:	683a      	ldr	r2, [r7, #0]
 8017280:	429a      	cmp	r2, r3
 8017282:	d908      	bls.n	8017296 <f_lseek+0x204>
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	7d1b      	ldrb	r3, [r3, #20]
 8017288:	f003 0302 	and.w	r3, r3, #2
 801728c:	2b00      	cmp	r3, #0
 801728e:	d102      	bne.n	8017296 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	68db      	ldr	r3, [r3, #12]
 8017294:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	699b      	ldr	r3, [r3, #24]
 801729a:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 801729c:	2300      	movs	r3, #0
 801729e:	637b      	str	r3, [r7, #52]	@ 0x34
 80172a0:	687b      	ldr	r3, [r7, #4]
 80172a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80172a4:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80172a6:	683b      	ldr	r3, [r7, #0]
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	f000 80a7 	beq.w	80173fc <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80172ae:	68bb      	ldr	r3, [r7, #8]
 80172b0:	895b      	ldrh	r3, [r3, #10]
 80172b2:	025b      	lsls	r3, r3, #9
 80172b4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80172b6:	6a3b      	ldr	r3, [r7, #32]
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d01b      	beq.n	80172f4 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80172bc:	683b      	ldr	r3, [r7, #0]
 80172be:	1e5a      	subs	r2, r3, #1
 80172c0:	69fb      	ldr	r3, [r7, #28]
 80172c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80172c6:	6a3b      	ldr	r3, [r7, #32]
 80172c8:	1e59      	subs	r1, r3, #1
 80172ca:	69fb      	ldr	r3, [r7, #28]
 80172cc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80172d0:	429a      	cmp	r2, r3
 80172d2:	d30f      	bcc.n	80172f4 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80172d4:	6a3b      	ldr	r3, [r7, #32]
 80172d6:	1e5a      	subs	r2, r3, #1
 80172d8:	69fb      	ldr	r3, [r7, #28]
 80172da:	425b      	negs	r3, r3
 80172dc:	401a      	ands	r2, r3
 80172de:	687b      	ldr	r3, [r7, #4]
 80172e0:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	699b      	ldr	r3, [r3, #24]
 80172e6:	683a      	ldr	r2, [r7, #0]
 80172e8:	1ad3      	subs	r3, r2, r3
 80172ea:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	69db      	ldr	r3, [r3, #28]
 80172f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80172f2:	e022      	b.n	801733a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	689b      	ldr	r3, [r3, #8]
 80172f8:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80172fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d119      	bne.n	8017334 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	2100      	movs	r1, #0
 8017304:	4618      	mov	r0, r3
 8017306:	f7fd ff8a 	bl	801521e <create_chain>
 801730a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801730c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801730e:	2b01      	cmp	r3, #1
 8017310:	d104      	bne.n	801731c <f_lseek+0x28a>
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	2202      	movs	r2, #2
 8017316:	755a      	strb	r2, [r3, #21]
 8017318:	2302      	movs	r3, #2
 801731a:	e0bf      	b.n	801749c <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801731c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801731e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017322:	d104      	bne.n	801732e <f_lseek+0x29c>
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	2201      	movs	r2, #1
 8017328:	755a      	strb	r2, [r3, #21]
 801732a:	2301      	movs	r3, #1
 801732c:	e0b6      	b.n	801749c <f_lseek+0x40a>
					fp->obj.sclust = clst;
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017332:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017338:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801733a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801733c:	2b00      	cmp	r3, #0
 801733e:	d05d      	beq.n	80173fc <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8017340:	e03a      	b.n	80173b8 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8017342:	683a      	ldr	r2, [r7, #0]
 8017344:	69fb      	ldr	r3, [r7, #28]
 8017346:	1ad3      	subs	r3, r2, r3
 8017348:	603b      	str	r3, [r7, #0]
 801734a:	687b      	ldr	r3, [r7, #4]
 801734c:	699a      	ldr	r2, [r3, #24]
 801734e:	69fb      	ldr	r3, [r7, #28]
 8017350:	441a      	add	r2, r3
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	7d1b      	ldrb	r3, [r3, #20]
 801735a:	f003 0302 	and.w	r3, r3, #2
 801735e:	2b00      	cmp	r3, #0
 8017360:	d00b      	beq.n	801737a <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017366:	4618      	mov	r0, r3
 8017368:	f7fd ff59 	bl	801521e <create_chain>
 801736c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801736e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017370:	2b00      	cmp	r3, #0
 8017372:	d108      	bne.n	8017386 <f_lseek+0x2f4>
							ofs = 0; break;
 8017374:	2300      	movs	r3, #0
 8017376:	603b      	str	r3, [r7, #0]
 8017378:	e022      	b.n	80173c0 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801737e:	4618      	mov	r0, r3
 8017380:	f7fd fd57 	bl	8014e32 <get_fat>
 8017384:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8017386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017388:	f1b3 3fff 	cmp.w	r3, #4294967295
 801738c:	d104      	bne.n	8017398 <f_lseek+0x306>
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	2201      	movs	r2, #1
 8017392:	755a      	strb	r2, [r3, #21]
 8017394:	2301      	movs	r3, #1
 8017396:	e081      	b.n	801749c <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8017398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801739a:	2b01      	cmp	r3, #1
 801739c:	d904      	bls.n	80173a8 <f_lseek+0x316>
 801739e:	68bb      	ldr	r3, [r7, #8]
 80173a0:	699b      	ldr	r3, [r3, #24]
 80173a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80173a4:	429a      	cmp	r2, r3
 80173a6:	d304      	bcc.n	80173b2 <f_lseek+0x320>
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	2202      	movs	r2, #2
 80173ac:	755a      	strb	r2, [r3, #21]
 80173ae:	2302      	movs	r3, #2
 80173b0:	e074      	b.n	801749c <f_lseek+0x40a>
					fp->clust = clst;
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80173b6:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80173b8:	683a      	ldr	r2, [r7, #0]
 80173ba:	69fb      	ldr	r3, [r7, #28]
 80173bc:	429a      	cmp	r2, r3
 80173be:	d8c0      	bhi.n	8017342 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	699a      	ldr	r2, [r3, #24]
 80173c4:	683b      	ldr	r3, [r7, #0]
 80173c6:	441a      	add	r2, r3
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80173cc:	683b      	ldr	r3, [r7, #0]
 80173ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	d012      	beq.n	80173fc <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80173d6:	68bb      	ldr	r3, [r7, #8]
 80173d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80173da:	4618      	mov	r0, r3
 80173dc:	f7fd fd0a 	bl	8014df4 <clust2sect>
 80173e0:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80173e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d104      	bne.n	80173f2 <f_lseek+0x360>
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	2202      	movs	r2, #2
 80173ec:	755a      	strb	r2, [r3, #21]
 80173ee:	2302      	movs	r3, #2
 80173f0:	e054      	b.n	801749c <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80173f2:	683b      	ldr	r3, [r7, #0]
 80173f4:	0a5b      	lsrs	r3, r3, #9
 80173f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80173f8:	4413      	add	r3, r2
 80173fa:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80173fc:	687b      	ldr	r3, [r7, #4]
 80173fe:	699a      	ldr	r2, [r3, #24]
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	68db      	ldr	r3, [r3, #12]
 8017404:	429a      	cmp	r2, r3
 8017406:	d90a      	bls.n	801741e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	699a      	ldr	r2, [r3, #24]
 801740c:	687b      	ldr	r3, [r7, #4]
 801740e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	7d1b      	ldrb	r3, [r3, #20]
 8017414:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017418:	b2da      	uxtb	r2, r3
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	699b      	ldr	r3, [r3, #24]
 8017422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017426:	2b00      	cmp	r3, #0
 8017428:	d036      	beq.n	8017498 <f_lseek+0x406>
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	6a1b      	ldr	r3, [r3, #32]
 801742e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017430:	429a      	cmp	r2, r3
 8017432:	d031      	beq.n	8017498 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	7d1b      	ldrb	r3, [r3, #20]
 8017438:	b25b      	sxtb	r3, r3
 801743a:	2b00      	cmp	r3, #0
 801743c:	da18      	bge.n	8017470 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801743e:	68bb      	ldr	r3, [r7, #8]
 8017440:	7858      	ldrb	r0, [r3, #1]
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	6a1a      	ldr	r2, [r3, #32]
 801744c:	2301      	movs	r3, #1
 801744e:	f7fd f945 	bl	80146dc <disk_write>
 8017452:	4603      	mov	r3, r0
 8017454:	2b00      	cmp	r3, #0
 8017456:	d004      	beq.n	8017462 <f_lseek+0x3d0>
 8017458:	687b      	ldr	r3, [r7, #4]
 801745a:	2201      	movs	r2, #1
 801745c:	755a      	strb	r2, [r3, #21]
 801745e:	2301      	movs	r3, #1
 8017460:	e01c      	b.n	801749c <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	7d1b      	ldrb	r3, [r3, #20]
 8017466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801746a:	b2da      	uxtb	r2, r3
 801746c:	687b      	ldr	r3, [r7, #4]
 801746e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	7858      	ldrb	r0, [r3, #1]
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801747a:	2301      	movs	r3, #1
 801747c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801747e:	f7fd f90d 	bl	801469c <disk_read>
 8017482:	4603      	mov	r3, r0
 8017484:	2b00      	cmp	r3, #0
 8017486:	d004      	beq.n	8017492 <f_lseek+0x400>
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	2201      	movs	r2, #1
 801748c:	755a      	strb	r2, [r3, #21]
 801748e:	2301      	movs	r3, #1
 8017490:	e004      	b.n	801749c <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017496:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8017498:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801749c:	4618      	mov	r0, r3
 801749e:	3740      	adds	r7, #64	@ 0x40
 80174a0:	46bd      	mov	sp, r7
 80174a2:	bd80      	pop	{r7, pc}

080174a4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80174a4:	b480      	push	{r7}
 80174a6:	b087      	sub	sp, #28
 80174a8:	af00      	add	r7, sp, #0
 80174aa:	60f8      	str	r0, [r7, #12]
 80174ac:	60b9      	str	r1, [r7, #8]
 80174ae:	4613      	mov	r3, r2
 80174b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80174b2:	2301      	movs	r3, #1
 80174b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80174b6:	2300      	movs	r3, #0
 80174b8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80174ba:	4b1f      	ldr	r3, [pc, #124]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174bc:	7a5b      	ldrb	r3, [r3, #9]
 80174be:	b2db      	uxtb	r3, r3
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d131      	bne.n	8017528 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80174c4:	4b1c      	ldr	r3, [pc, #112]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174c6:	7a5b      	ldrb	r3, [r3, #9]
 80174c8:	b2db      	uxtb	r3, r3
 80174ca:	461a      	mov	r2, r3
 80174cc:	4b1a      	ldr	r3, [pc, #104]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174ce:	2100      	movs	r1, #0
 80174d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80174d2:	4b19      	ldr	r3, [pc, #100]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174d4:	7a5b      	ldrb	r3, [r3, #9]
 80174d6:	b2db      	uxtb	r3, r3
 80174d8:	4a17      	ldr	r2, [pc, #92]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174da:	009b      	lsls	r3, r3, #2
 80174dc:	4413      	add	r3, r2
 80174de:	68fa      	ldr	r2, [r7, #12]
 80174e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80174e2:	4b15      	ldr	r3, [pc, #84]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174e4:	7a5b      	ldrb	r3, [r3, #9]
 80174e6:	b2db      	uxtb	r3, r3
 80174e8:	461a      	mov	r2, r3
 80174ea:	4b13      	ldr	r3, [pc, #76]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174ec:	4413      	add	r3, r2
 80174ee:	79fa      	ldrb	r2, [r7, #7]
 80174f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80174f2:	4b11      	ldr	r3, [pc, #68]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174f4:	7a5b      	ldrb	r3, [r3, #9]
 80174f6:	b2db      	uxtb	r3, r3
 80174f8:	1c5a      	adds	r2, r3, #1
 80174fa:	b2d1      	uxtb	r1, r2
 80174fc:	4a0e      	ldr	r2, [pc, #56]	@ (8017538 <FATFS_LinkDriverEx+0x94>)
 80174fe:	7251      	strb	r1, [r2, #9]
 8017500:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8017502:	7dbb      	ldrb	r3, [r7, #22]
 8017504:	3330      	adds	r3, #48	@ 0x30
 8017506:	b2da      	uxtb	r2, r3
 8017508:	68bb      	ldr	r3, [r7, #8]
 801750a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801750c:	68bb      	ldr	r3, [r7, #8]
 801750e:	3301      	adds	r3, #1
 8017510:	223a      	movs	r2, #58	@ 0x3a
 8017512:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8017514:	68bb      	ldr	r3, [r7, #8]
 8017516:	3302      	adds	r3, #2
 8017518:	222f      	movs	r2, #47	@ 0x2f
 801751a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801751c:	68bb      	ldr	r3, [r7, #8]
 801751e:	3303      	adds	r3, #3
 8017520:	2200      	movs	r2, #0
 8017522:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8017524:	2300      	movs	r3, #0
 8017526:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8017528:	7dfb      	ldrb	r3, [r7, #23]
}
 801752a:	4618      	mov	r0, r3
 801752c:	371c      	adds	r7, #28
 801752e:	46bd      	mov	sp, r7
 8017530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017534:	4770      	bx	lr
 8017536:	bf00      	nop
 8017538:	20002bbc 	.word	0x20002bbc

0801753c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801753c:	b580      	push	{r7, lr}
 801753e:	b082      	sub	sp, #8
 8017540:	af00      	add	r7, sp, #0
 8017542:	6078      	str	r0, [r7, #4]
 8017544:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8017546:	2200      	movs	r2, #0
 8017548:	6839      	ldr	r1, [r7, #0]
 801754a:	6878      	ldr	r0, [r7, #4]
 801754c:	f7ff ffaa 	bl	80174a4 <FATFS_LinkDriverEx>
 8017550:	4603      	mov	r3, r0
}
 8017552:	4618      	mov	r0, r3
 8017554:	3708      	adds	r7, #8
 8017556:	46bd      	mov	sp, r7
 8017558:	bd80      	pop	{r7, pc}
	...

0801755c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801755c:	b480      	push	{r7}
 801755e:	b085      	sub	sp, #20
 8017560:	af00      	add	r7, sp, #0
 8017562:	4603      	mov	r3, r0
 8017564:	6039      	str	r1, [r7, #0]
 8017566:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8017568:	88fb      	ldrh	r3, [r7, #6]
 801756a:	2b7f      	cmp	r3, #127	@ 0x7f
 801756c:	d802      	bhi.n	8017574 <ff_convert+0x18>
		c = chr;
 801756e:	88fb      	ldrh	r3, [r7, #6]
 8017570:	81fb      	strh	r3, [r7, #14]
 8017572:	e025      	b.n	80175c0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8017574:	683b      	ldr	r3, [r7, #0]
 8017576:	2b00      	cmp	r3, #0
 8017578:	d00b      	beq.n	8017592 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801757a:	88fb      	ldrh	r3, [r7, #6]
 801757c:	2bff      	cmp	r3, #255	@ 0xff
 801757e:	d805      	bhi.n	801758c <ff_convert+0x30>
 8017580:	88fb      	ldrh	r3, [r7, #6]
 8017582:	3b80      	subs	r3, #128	@ 0x80
 8017584:	4a12      	ldr	r2, [pc, #72]	@ (80175d0 <ff_convert+0x74>)
 8017586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801758a:	e000      	b.n	801758e <ff_convert+0x32>
 801758c:	2300      	movs	r3, #0
 801758e:	81fb      	strh	r3, [r7, #14]
 8017590:	e016      	b.n	80175c0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8017592:	2300      	movs	r3, #0
 8017594:	81fb      	strh	r3, [r7, #14]
 8017596:	e009      	b.n	80175ac <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8017598:	89fb      	ldrh	r3, [r7, #14]
 801759a:	4a0d      	ldr	r2, [pc, #52]	@ (80175d0 <ff_convert+0x74>)
 801759c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80175a0:	88fa      	ldrh	r2, [r7, #6]
 80175a2:	429a      	cmp	r2, r3
 80175a4:	d006      	beq.n	80175b4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80175a6:	89fb      	ldrh	r3, [r7, #14]
 80175a8:	3301      	adds	r3, #1
 80175aa:	81fb      	strh	r3, [r7, #14]
 80175ac:	89fb      	ldrh	r3, [r7, #14]
 80175ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80175b0:	d9f2      	bls.n	8017598 <ff_convert+0x3c>
 80175b2:	e000      	b.n	80175b6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80175b4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80175b6:	89fb      	ldrh	r3, [r7, #14]
 80175b8:	3380      	adds	r3, #128	@ 0x80
 80175ba:	b29b      	uxth	r3, r3
 80175bc:	b2db      	uxtb	r3, r3
 80175be:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80175c0:	89fb      	ldrh	r3, [r7, #14]
}
 80175c2:	4618      	mov	r0, r3
 80175c4:	3714      	adds	r7, #20
 80175c6:	46bd      	mov	sp, r7
 80175c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175cc:	4770      	bx	lr
 80175ce:	bf00      	nop
 80175d0:	0801ce28 	.word	0x0801ce28

080175d4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80175d4:	b480      	push	{r7}
 80175d6:	b087      	sub	sp, #28
 80175d8:	af00      	add	r7, sp, #0
 80175da:	4603      	mov	r3, r0
 80175dc:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80175de:	88fb      	ldrh	r3, [r7, #6]
 80175e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80175e4:	d201      	bcs.n	80175ea <ff_wtoupper+0x16>
 80175e6:	4b3e      	ldr	r3, [pc, #248]	@ (80176e0 <ff_wtoupper+0x10c>)
 80175e8:	e000      	b.n	80175ec <ff_wtoupper+0x18>
 80175ea:	4b3e      	ldr	r3, [pc, #248]	@ (80176e4 <ff_wtoupper+0x110>)
 80175ec:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80175ee:	697b      	ldr	r3, [r7, #20]
 80175f0:	1c9a      	adds	r2, r3, #2
 80175f2:	617a      	str	r2, [r7, #20]
 80175f4:	881b      	ldrh	r3, [r3, #0]
 80175f6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80175f8:	8a7b      	ldrh	r3, [r7, #18]
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	d068      	beq.n	80176d0 <ff_wtoupper+0xfc>
 80175fe:	88fa      	ldrh	r2, [r7, #6]
 8017600:	8a7b      	ldrh	r3, [r7, #18]
 8017602:	429a      	cmp	r2, r3
 8017604:	d364      	bcc.n	80176d0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8017606:	697b      	ldr	r3, [r7, #20]
 8017608:	1c9a      	adds	r2, r3, #2
 801760a:	617a      	str	r2, [r7, #20]
 801760c:	881b      	ldrh	r3, [r3, #0]
 801760e:	823b      	strh	r3, [r7, #16]
 8017610:	8a3b      	ldrh	r3, [r7, #16]
 8017612:	0a1b      	lsrs	r3, r3, #8
 8017614:	81fb      	strh	r3, [r7, #14]
 8017616:	8a3b      	ldrh	r3, [r7, #16]
 8017618:	b2db      	uxtb	r3, r3
 801761a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801761c:	88fa      	ldrh	r2, [r7, #6]
 801761e:	8a79      	ldrh	r1, [r7, #18]
 8017620:	8a3b      	ldrh	r3, [r7, #16]
 8017622:	440b      	add	r3, r1
 8017624:	429a      	cmp	r2, r3
 8017626:	da49      	bge.n	80176bc <ff_wtoupper+0xe8>
			switch (cmd) {
 8017628:	89fb      	ldrh	r3, [r7, #14]
 801762a:	2b08      	cmp	r3, #8
 801762c:	d84f      	bhi.n	80176ce <ff_wtoupper+0xfa>
 801762e:	a201      	add	r2, pc, #4	@ (adr r2, 8017634 <ff_wtoupper+0x60>)
 8017630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017634:	08017659 	.word	0x08017659
 8017638:	0801766b 	.word	0x0801766b
 801763c:	08017681 	.word	0x08017681
 8017640:	08017689 	.word	0x08017689
 8017644:	08017691 	.word	0x08017691
 8017648:	08017699 	.word	0x08017699
 801764c:	080176a1 	.word	0x080176a1
 8017650:	080176a9 	.word	0x080176a9
 8017654:	080176b1 	.word	0x080176b1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8017658:	88fa      	ldrh	r2, [r7, #6]
 801765a:	8a7b      	ldrh	r3, [r7, #18]
 801765c:	1ad3      	subs	r3, r2, r3
 801765e:	005b      	lsls	r3, r3, #1
 8017660:	697a      	ldr	r2, [r7, #20]
 8017662:	4413      	add	r3, r2
 8017664:	881b      	ldrh	r3, [r3, #0]
 8017666:	80fb      	strh	r3, [r7, #6]
 8017668:	e027      	b.n	80176ba <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801766a:	88fa      	ldrh	r2, [r7, #6]
 801766c:	8a7b      	ldrh	r3, [r7, #18]
 801766e:	1ad3      	subs	r3, r2, r3
 8017670:	b29b      	uxth	r3, r3
 8017672:	f003 0301 	and.w	r3, r3, #1
 8017676:	b29b      	uxth	r3, r3
 8017678:	88fa      	ldrh	r2, [r7, #6]
 801767a:	1ad3      	subs	r3, r2, r3
 801767c:	80fb      	strh	r3, [r7, #6]
 801767e:	e01c      	b.n	80176ba <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017680:	88fb      	ldrh	r3, [r7, #6]
 8017682:	3b10      	subs	r3, #16
 8017684:	80fb      	strh	r3, [r7, #6]
 8017686:	e018      	b.n	80176ba <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8017688:	88fb      	ldrh	r3, [r7, #6]
 801768a:	3b20      	subs	r3, #32
 801768c:	80fb      	strh	r3, [r7, #6]
 801768e:	e014      	b.n	80176ba <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017690:	88fb      	ldrh	r3, [r7, #6]
 8017692:	3b30      	subs	r3, #48	@ 0x30
 8017694:	80fb      	strh	r3, [r7, #6]
 8017696:	e010      	b.n	80176ba <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8017698:	88fb      	ldrh	r3, [r7, #6]
 801769a:	3b1a      	subs	r3, #26
 801769c:	80fb      	strh	r3, [r7, #6]
 801769e:	e00c      	b.n	80176ba <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80176a0:	88fb      	ldrh	r3, [r7, #6]
 80176a2:	3308      	adds	r3, #8
 80176a4:	80fb      	strh	r3, [r7, #6]
 80176a6:	e008      	b.n	80176ba <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80176a8:	88fb      	ldrh	r3, [r7, #6]
 80176aa:	3b50      	subs	r3, #80	@ 0x50
 80176ac:	80fb      	strh	r3, [r7, #6]
 80176ae:	e004      	b.n	80176ba <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80176b0:	88fb      	ldrh	r3, [r7, #6]
 80176b2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80176b6:	80fb      	strh	r3, [r7, #6]
 80176b8:	bf00      	nop
			}
			break;
 80176ba:	e008      	b.n	80176ce <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80176bc:	89fb      	ldrh	r3, [r7, #14]
 80176be:	2b00      	cmp	r3, #0
 80176c0:	d195      	bne.n	80175ee <ff_wtoupper+0x1a>
 80176c2:	8a3b      	ldrh	r3, [r7, #16]
 80176c4:	005b      	lsls	r3, r3, #1
 80176c6:	697a      	ldr	r2, [r7, #20]
 80176c8:	4413      	add	r3, r2
 80176ca:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80176cc:	e78f      	b.n	80175ee <ff_wtoupper+0x1a>
			break;
 80176ce:	bf00      	nop
	}

	return chr;
 80176d0:	88fb      	ldrh	r3, [r7, #6]
}
 80176d2:	4618      	mov	r0, r3
 80176d4:	371c      	adds	r7, #28
 80176d6:	46bd      	mov	sp, r7
 80176d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176dc:	4770      	bx	lr
 80176de:	bf00      	nop
 80176e0:	0801cf28 	.word	0x0801cf28
 80176e4:	0801d11c 	.word	0x0801d11c

080176e8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80176e8:	b580      	push	{r7, lr}
 80176ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 80176ec:	2200      	movs	r2, #0
 80176ee:	4912      	ldr	r1, [pc, #72]	@ (8017738 <MX_USB_Device_Init+0x50>)
 80176f0:	4812      	ldr	r0, [pc, #72]	@ (801773c <MX_USB_Device_Init+0x54>)
 80176f2:	f7fb fe71 	bl	80133d8 <USBD_Init>
 80176f6:	4603      	mov	r3, r0
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	d001      	beq.n	8017700 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80176fc:	f7ed fa72 	bl	8004be4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017700:	490f      	ldr	r1, [pc, #60]	@ (8017740 <MX_USB_Device_Init+0x58>)
 8017702:	480e      	ldr	r0, [pc, #56]	@ (801773c <MX_USB_Device_Init+0x54>)
 8017704:	f7fb fe98 	bl	8013438 <USBD_RegisterClass>
 8017708:	4603      	mov	r3, r0
 801770a:	2b00      	cmp	r3, #0
 801770c:	d001      	beq.n	8017712 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 801770e:	f7ed fa69 	bl	8004be4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8017712:	490c      	ldr	r1, [pc, #48]	@ (8017744 <MX_USB_Device_Init+0x5c>)
 8017714:	4809      	ldr	r0, [pc, #36]	@ (801773c <MX_USB_Device_Init+0x54>)
 8017716:	f7fb fdb9 	bl	801328c <USBD_CDC_RegisterInterface>
 801771a:	4603      	mov	r3, r0
 801771c:	2b00      	cmp	r3, #0
 801771e:	d001      	beq.n	8017724 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8017720:	f7ed fa60 	bl	8004be4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8017724:	4805      	ldr	r0, [pc, #20]	@ (801773c <MX_USB_Device_Init+0x54>)
 8017726:	f7fb feae 	bl	8013486 <USBD_Start>
 801772a:	4603      	mov	r3, r0
 801772c:	2b00      	cmp	r3, #0
 801772e:	d001      	beq.n	8017734 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8017730:	f7ed fa58 	bl	8004be4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8017734:	bf00      	nop
 8017736:	bd80      	pop	{r7, pc}
 8017738:	2000014c 	.word	0x2000014c
 801773c:	20002bc8 	.word	0x20002bc8
 8017740:	20000034 	.word	0x20000034
 8017744:	20000138 	.word	0x20000138

08017748 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017748:	b580      	push	{r7, lr}
 801774a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801774c:	2200      	movs	r2, #0
 801774e:	4905      	ldr	r1, [pc, #20]	@ (8017764 <CDC_Init_FS+0x1c>)
 8017750:	4805      	ldr	r0, [pc, #20]	@ (8017768 <CDC_Init_FS+0x20>)
 8017752:	f7fb fdb0 	bl	80132b6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017756:	4905      	ldr	r1, [pc, #20]	@ (801776c <CDC_Init_FS+0x24>)
 8017758:	4803      	ldr	r0, [pc, #12]	@ (8017768 <CDC_Init_FS+0x20>)
 801775a:	f7fb fdca 	bl	80132f2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801775e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017760:	4618      	mov	r0, r3
 8017762:	bd80      	pop	{r7, pc}
 8017764:	20003298 	.word	0x20003298
 8017768:	20002bc8 	.word	0x20002bc8
 801776c:	20002e98 	.word	0x20002e98

08017770 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017770:	b480      	push	{r7}
 8017772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017774:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017776:	4618      	mov	r0, r3
 8017778:	46bd      	mov	sp, r7
 801777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801777e:	4770      	bx	lr

08017780 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017780:	b480      	push	{r7}
 8017782:	b083      	sub	sp, #12
 8017784:	af00      	add	r7, sp, #0
 8017786:	4603      	mov	r3, r0
 8017788:	6039      	str	r1, [r7, #0]
 801778a:	71fb      	strb	r3, [r7, #7]
 801778c:	4613      	mov	r3, r2
 801778e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017790:	79fb      	ldrb	r3, [r7, #7]
 8017792:	2b23      	cmp	r3, #35	@ 0x23
 8017794:	d84a      	bhi.n	801782c <CDC_Control_FS+0xac>
 8017796:	a201      	add	r2, pc, #4	@ (adr r2, 801779c <CDC_Control_FS+0x1c>)
 8017798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801779c:	0801782d 	.word	0x0801782d
 80177a0:	0801782d 	.word	0x0801782d
 80177a4:	0801782d 	.word	0x0801782d
 80177a8:	0801782d 	.word	0x0801782d
 80177ac:	0801782d 	.word	0x0801782d
 80177b0:	0801782d 	.word	0x0801782d
 80177b4:	0801782d 	.word	0x0801782d
 80177b8:	0801782d 	.word	0x0801782d
 80177bc:	0801782d 	.word	0x0801782d
 80177c0:	0801782d 	.word	0x0801782d
 80177c4:	0801782d 	.word	0x0801782d
 80177c8:	0801782d 	.word	0x0801782d
 80177cc:	0801782d 	.word	0x0801782d
 80177d0:	0801782d 	.word	0x0801782d
 80177d4:	0801782d 	.word	0x0801782d
 80177d8:	0801782d 	.word	0x0801782d
 80177dc:	0801782d 	.word	0x0801782d
 80177e0:	0801782d 	.word	0x0801782d
 80177e4:	0801782d 	.word	0x0801782d
 80177e8:	0801782d 	.word	0x0801782d
 80177ec:	0801782d 	.word	0x0801782d
 80177f0:	0801782d 	.word	0x0801782d
 80177f4:	0801782d 	.word	0x0801782d
 80177f8:	0801782d 	.word	0x0801782d
 80177fc:	0801782d 	.word	0x0801782d
 8017800:	0801782d 	.word	0x0801782d
 8017804:	0801782d 	.word	0x0801782d
 8017808:	0801782d 	.word	0x0801782d
 801780c:	0801782d 	.word	0x0801782d
 8017810:	0801782d 	.word	0x0801782d
 8017814:	0801782d 	.word	0x0801782d
 8017818:	0801782d 	.word	0x0801782d
 801781c:	0801782d 	.word	0x0801782d
 8017820:	0801782d 	.word	0x0801782d
 8017824:	0801782d 	.word	0x0801782d
 8017828:	0801782d 	.word	0x0801782d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801782c:	bf00      	nop
  }

  return (USBD_OK);
 801782e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017830:	4618      	mov	r0, r3
 8017832:	370c      	adds	r7, #12
 8017834:	46bd      	mov	sp, r7
 8017836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801783a:	4770      	bx	lr

0801783c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801783c:	b580      	push	{r7, lr}
 801783e:	b082      	sub	sp, #8
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
 8017844:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017846:	6879      	ldr	r1, [r7, #4]
 8017848:	4805      	ldr	r0, [pc, #20]	@ (8017860 <CDC_Receive_FS+0x24>)
 801784a:	f7fb fd52 	bl	80132f2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801784e:	4804      	ldr	r0, [pc, #16]	@ (8017860 <CDC_Receive_FS+0x24>)
 8017850:	f7fb fd98 	bl	8013384 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017854:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017856:	4618      	mov	r0, r3
 8017858:	3708      	adds	r7, #8
 801785a:	46bd      	mov	sp, r7
 801785c:	bd80      	pop	{r7, pc}
 801785e:	bf00      	nop
 8017860:	20002bc8 	.word	0x20002bc8

08017864 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017864:	b580      	push	{r7, lr}
 8017866:	b084      	sub	sp, #16
 8017868:	af00      	add	r7, sp, #0
 801786a:	6078      	str	r0, [r7, #4]
 801786c:	460b      	mov	r3, r1
 801786e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017870:	2300      	movs	r3, #0
 8017872:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017874:	4b0d      	ldr	r3, [pc, #52]	@ (80178ac <CDC_Transmit_FS+0x48>)
 8017876:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801787a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801787c:	68bb      	ldr	r3, [r7, #8]
 801787e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017882:	2b00      	cmp	r3, #0
 8017884:	d001      	beq.n	801788a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017886:	2301      	movs	r3, #1
 8017888:	e00b      	b.n	80178a2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801788a:	887b      	ldrh	r3, [r7, #2]
 801788c:	461a      	mov	r2, r3
 801788e:	6879      	ldr	r1, [r7, #4]
 8017890:	4806      	ldr	r0, [pc, #24]	@ (80178ac <CDC_Transmit_FS+0x48>)
 8017892:	f7fb fd10 	bl	80132b6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017896:	4805      	ldr	r0, [pc, #20]	@ (80178ac <CDC_Transmit_FS+0x48>)
 8017898:	f7fb fd44 	bl	8013324 <USBD_CDC_TransmitPacket>
 801789c:	4603      	mov	r3, r0
 801789e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80178a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80178a2:	4618      	mov	r0, r3
 80178a4:	3710      	adds	r7, #16
 80178a6:	46bd      	mov	sp, r7
 80178a8:	bd80      	pop	{r7, pc}
 80178aa:	bf00      	nop
 80178ac:	20002bc8 	.word	0x20002bc8

080178b0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80178b0:	b480      	push	{r7}
 80178b2:	b087      	sub	sp, #28
 80178b4:	af00      	add	r7, sp, #0
 80178b6:	60f8      	str	r0, [r7, #12]
 80178b8:	60b9      	str	r1, [r7, #8]
 80178ba:	4613      	mov	r3, r2
 80178bc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80178be:	2300      	movs	r3, #0
 80178c0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80178c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80178c6:	4618      	mov	r0, r3
 80178c8:	371c      	adds	r7, #28
 80178ca:	46bd      	mov	sp, r7
 80178cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178d0:	4770      	bx	lr
	...

080178d4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80178d4:	b480      	push	{r7}
 80178d6:	b083      	sub	sp, #12
 80178d8:	af00      	add	r7, sp, #0
 80178da:	4603      	mov	r3, r0
 80178dc:	6039      	str	r1, [r7, #0]
 80178de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80178e0:	683b      	ldr	r3, [r7, #0]
 80178e2:	2212      	movs	r2, #18
 80178e4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80178e6:	4b03      	ldr	r3, [pc, #12]	@ (80178f4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80178e8:	4618      	mov	r0, r3
 80178ea:	370c      	adds	r7, #12
 80178ec:	46bd      	mov	sp, r7
 80178ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f2:	4770      	bx	lr
 80178f4:	2000016c 	.word	0x2000016c

080178f8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80178f8:	b480      	push	{r7}
 80178fa:	b083      	sub	sp, #12
 80178fc:	af00      	add	r7, sp, #0
 80178fe:	4603      	mov	r3, r0
 8017900:	6039      	str	r1, [r7, #0]
 8017902:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017904:	683b      	ldr	r3, [r7, #0]
 8017906:	2204      	movs	r2, #4
 8017908:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801790a:	4b03      	ldr	r3, [pc, #12]	@ (8017918 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 801790c:	4618      	mov	r0, r3
 801790e:	370c      	adds	r7, #12
 8017910:	46bd      	mov	sp, r7
 8017912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017916:	4770      	bx	lr
 8017918:	20000180 	.word	0x20000180

0801791c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801791c:	b580      	push	{r7, lr}
 801791e:	b082      	sub	sp, #8
 8017920:	af00      	add	r7, sp, #0
 8017922:	4603      	mov	r3, r0
 8017924:	6039      	str	r1, [r7, #0]
 8017926:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017928:	79fb      	ldrb	r3, [r7, #7]
 801792a:	2b00      	cmp	r3, #0
 801792c:	d105      	bne.n	801793a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801792e:	683a      	ldr	r2, [r7, #0]
 8017930:	4907      	ldr	r1, [pc, #28]	@ (8017950 <USBD_CDC_ProductStrDescriptor+0x34>)
 8017932:	4808      	ldr	r0, [pc, #32]	@ (8017954 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017934:	f7fc fd91 	bl	801445a <USBD_GetString>
 8017938:	e004      	b.n	8017944 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801793a:	683a      	ldr	r2, [r7, #0]
 801793c:	4904      	ldr	r1, [pc, #16]	@ (8017950 <USBD_CDC_ProductStrDescriptor+0x34>)
 801793e:	4805      	ldr	r0, [pc, #20]	@ (8017954 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017940:	f7fc fd8b 	bl	801445a <USBD_GetString>
  }
  return USBD_StrDesc;
 8017944:	4b02      	ldr	r3, [pc, #8]	@ (8017950 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8017946:	4618      	mov	r0, r3
 8017948:	3708      	adds	r7, #8
 801794a:	46bd      	mov	sp, r7
 801794c:	bd80      	pop	{r7, pc}
 801794e:	bf00      	nop
 8017950:	20003698 	.word	0x20003698
 8017954:	0801b234 	.word	0x0801b234

08017958 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017958:	b580      	push	{r7, lr}
 801795a:	b082      	sub	sp, #8
 801795c:	af00      	add	r7, sp, #0
 801795e:	4603      	mov	r3, r0
 8017960:	6039      	str	r1, [r7, #0]
 8017962:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017964:	683a      	ldr	r2, [r7, #0]
 8017966:	4904      	ldr	r1, [pc, #16]	@ (8017978 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8017968:	4804      	ldr	r0, [pc, #16]	@ (801797c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801796a:	f7fc fd76 	bl	801445a <USBD_GetString>
  return USBD_StrDesc;
 801796e:	4b02      	ldr	r3, [pc, #8]	@ (8017978 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8017970:	4618      	mov	r0, r3
 8017972:	3708      	adds	r7, #8
 8017974:	46bd      	mov	sp, r7
 8017976:	bd80      	pop	{r7, pc}
 8017978:	20003698 	.word	0x20003698
 801797c:	0801b24c 	.word	0x0801b24c

08017980 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017980:	b580      	push	{r7, lr}
 8017982:	b082      	sub	sp, #8
 8017984:	af00      	add	r7, sp, #0
 8017986:	4603      	mov	r3, r0
 8017988:	6039      	str	r1, [r7, #0]
 801798a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801798c:	683b      	ldr	r3, [r7, #0]
 801798e:	221a      	movs	r2, #26
 8017990:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017992:	f000 f843 	bl	8017a1c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8017996:	4b02      	ldr	r3, [pc, #8]	@ (80179a0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8017998:	4618      	mov	r0, r3
 801799a:	3708      	adds	r7, #8
 801799c:	46bd      	mov	sp, r7
 801799e:	bd80      	pop	{r7, pc}
 80179a0:	20000184 	.word	0x20000184

080179a4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80179a4:	b580      	push	{r7, lr}
 80179a6:	b082      	sub	sp, #8
 80179a8:	af00      	add	r7, sp, #0
 80179aa:	4603      	mov	r3, r0
 80179ac:	6039      	str	r1, [r7, #0]
 80179ae:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80179b0:	79fb      	ldrb	r3, [r7, #7]
 80179b2:	2b00      	cmp	r3, #0
 80179b4:	d105      	bne.n	80179c2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80179b6:	683a      	ldr	r2, [r7, #0]
 80179b8:	4907      	ldr	r1, [pc, #28]	@ (80179d8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80179ba:	4808      	ldr	r0, [pc, #32]	@ (80179dc <USBD_CDC_ConfigStrDescriptor+0x38>)
 80179bc:	f7fc fd4d 	bl	801445a <USBD_GetString>
 80179c0:	e004      	b.n	80179cc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80179c2:	683a      	ldr	r2, [r7, #0]
 80179c4:	4904      	ldr	r1, [pc, #16]	@ (80179d8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80179c6:	4805      	ldr	r0, [pc, #20]	@ (80179dc <USBD_CDC_ConfigStrDescriptor+0x38>)
 80179c8:	f7fc fd47 	bl	801445a <USBD_GetString>
  }
  return USBD_StrDesc;
 80179cc:	4b02      	ldr	r3, [pc, #8]	@ (80179d8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80179ce:	4618      	mov	r0, r3
 80179d0:	3708      	adds	r7, #8
 80179d2:	46bd      	mov	sp, r7
 80179d4:	bd80      	pop	{r7, pc}
 80179d6:	bf00      	nop
 80179d8:	20003698 	.word	0x20003698
 80179dc:	0801b260 	.word	0x0801b260

080179e0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80179e0:	b580      	push	{r7, lr}
 80179e2:	b082      	sub	sp, #8
 80179e4:	af00      	add	r7, sp, #0
 80179e6:	4603      	mov	r3, r0
 80179e8:	6039      	str	r1, [r7, #0]
 80179ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80179ec:	79fb      	ldrb	r3, [r7, #7]
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d105      	bne.n	80179fe <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80179f2:	683a      	ldr	r2, [r7, #0]
 80179f4:	4907      	ldr	r1, [pc, #28]	@ (8017a14 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80179f6:	4808      	ldr	r0, [pc, #32]	@ (8017a18 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80179f8:	f7fc fd2f 	bl	801445a <USBD_GetString>
 80179fc:	e004      	b.n	8017a08 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80179fe:	683a      	ldr	r2, [r7, #0]
 8017a00:	4904      	ldr	r1, [pc, #16]	@ (8017a14 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017a02:	4805      	ldr	r0, [pc, #20]	@ (8017a18 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017a04:	f7fc fd29 	bl	801445a <USBD_GetString>
  }
  return USBD_StrDesc;
 8017a08:	4b02      	ldr	r3, [pc, #8]	@ (8017a14 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017a0a:	4618      	mov	r0, r3
 8017a0c:	3708      	adds	r7, #8
 8017a0e:	46bd      	mov	sp, r7
 8017a10:	bd80      	pop	{r7, pc}
 8017a12:	bf00      	nop
 8017a14:	20003698 	.word	0x20003698
 8017a18:	0801b26c 	.word	0x0801b26c

08017a1c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017a1c:	b580      	push	{r7, lr}
 8017a1e:	b084      	sub	sp, #16
 8017a20:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017a22:	4b0f      	ldr	r3, [pc, #60]	@ (8017a60 <Get_SerialNum+0x44>)
 8017a24:	681b      	ldr	r3, [r3, #0]
 8017a26:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017a28:	4b0e      	ldr	r3, [pc, #56]	@ (8017a64 <Get_SerialNum+0x48>)
 8017a2a:	681b      	ldr	r3, [r3, #0]
 8017a2c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8017a68 <Get_SerialNum+0x4c>)
 8017a30:	681b      	ldr	r3, [r3, #0]
 8017a32:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017a34:	68fa      	ldr	r2, [r7, #12]
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	4413      	add	r3, r2
 8017a3a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017a3c:	68fb      	ldr	r3, [r7, #12]
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d009      	beq.n	8017a56 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017a42:	2208      	movs	r2, #8
 8017a44:	4909      	ldr	r1, [pc, #36]	@ (8017a6c <Get_SerialNum+0x50>)
 8017a46:	68f8      	ldr	r0, [r7, #12]
 8017a48:	f000 f814 	bl	8017a74 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017a4c:	2204      	movs	r2, #4
 8017a4e:	4908      	ldr	r1, [pc, #32]	@ (8017a70 <Get_SerialNum+0x54>)
 8017a50:	68b8      	ldr	r0, [r7, #8]
 8017a52:	f000 f80f 	bl	8017a74 <IntToUnicode>
  }
}
 8017a56:	bf00      	nop
 8017a58:	3710      	adds	r7, #16
 8017a5a:	46bd      	mov	sp, r7
 8017a5c:	bd80      	pop	{r7, pc}
 8017a5e:	bf00      	nop
 8017a60:	1fff7590 	.word	0x1fff7590
 8017a64:	1fff7594 	.word	0x1fff7594
 8017a68:	1fff7598 	.word	0x1fff7598
 8017a6c:	20000186 	.word	0x20000186
 8017a70:	20000196 	.word	0x20000196

08017a74 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017a74:	b480      	push	{r7}
 8017a76:	b087      	sub	sp, #28
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	60f8      	str	r0, [r7, #12]
 8017a7c:	60b9      	str	r1, [r7, #8]
 8017a7e:	4613      	mov	r3, r2
 8017a80:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017a82:	2300      	movs	r3, #0
 8017a84:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017a86:	2300      	movs	r3, #0
 8017a88:	75fb      	strb	r3, [r7, #23]
 8017a8a:	e027      	b.n	8017adc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	0f1b      	lsrs	r3, r3, #28
 8017a90:	2b09      	cmp	r3, #9
 8017a92:	d80b      	bhi.n	8017aac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017a94:	68fb      	ldr	r3, [r7, #12]
 8017a96:	0f1b      	lsrs	r3, r3, #28
 8017a98:	b2da      	uxtb	r2, r3
 8017a9a:	7dfb      	ldrb	r3, [r7, #23]
 8017a9c:	005b      	lsls	r3, r3, #1
 8017a9e:	4619      	mov	r1, r3
 8017aa0:	68bb      	ldr	r3, [r7, #8]
 8017aa2:	440b      	add	r3, r1
 8017aa4:	3230      	adds	r2, #48	@ 0x30
 8017aa6:	b2d2      	uxtb	r2, r2
 8017aa8:	701a      	strb	r2, [r3, #0]
 8017aaa:	e00a      	b.n	8017ac2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017aac:	68fb      	ldr	r3, [r7, #12]
 8017aae:	0f1b      	lsrs	r3, r3, #28
 8017ab0:	b2da      	uxtb	r2, r3
 8017ab2:	7dfb      	ldrb	r3, [r7, #23]
 8017ab4:	005b      	lsls	r3, r3, #1
 8017ab6:	4619      	mov	r1, r3
 8017ab8:	68bb      	ldr	r3, [r7, #8]
 8017aba:	440b      	add	r3, r1
 8017abc:	3237      	adds	r2, #55	@ 0x37
 8017abe:	b2d2      	uxtb	r2, r2
 8017ac0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017ac2:	68fb      	ldr	r3, [r7, #12]
 8017ac4:	011b      	lsls	r3, r3, #4
 8017ac6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017ac8:	7dfb      	ldrb	r3, [r7, #23]
 8017aca:	005b      	lsls	r3, r3, #1
 8017acc:	3301      	adds	r3, #1
 8017ace:	68ba      	ldr	r2, [r7, #8]
 8017ad0:	4413      	add	r3, r2
 8017ad2:	2200      	movs	r2, #0
 8017ad4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017ad6:	7dfb      	ldrb	r3, [r7, #23]
 8017ad8:	3301      	adds	r3, #1
 8017ada:	75fb      	strb	r3, [r7, #23]
 8017adc:	7dfa      	ldrb	r2, [r7, #23]
 8017ade:	79fb      	ldrb	r3, [r7, #7]
 8017ae0:	429a      	cmp	r2, r3
 8017ae2:	d3d3      	bcc.n	8017a8c <IntToUnicode+0x18>
  }
}
 8017ae4:	bf00      	nop
 8017ae6:	bf00      	nop
 8017ae8:	371c      	adds	r7, #28
 8017aea:	46bd      	mov	sp, r7
 8017aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017af0:	4770      	bx	lr
	...

08017af4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017af4:	b580      	push	{r7, lr}
 8017af6:	b094      	sub	sp, #80	@ 0x50
 8017af8:	af00      	add	r7, sp, #0
 8017afa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8017afc:	f107 030c 	add.w	r3, r7, #12
 8017b00:	2244      	movs	r2, #68	@ 0x44
 8017b02:	2100      	movs	r1, #0
 8017b04:	4618      	mov	r0, r3
 8017b06:	f001 f8c6 	bl	8018c96 <memset>
  if(pcdHandle->Instance==USB)
 8017b0a:	687b      	ldr	r3, [r7, #4]
 8017b0c:	681b      	ldr	r3, [r3, #0]
 8017b0e:	4a15      	ldr	r2, [pc, #84]	@ (8017b64 <HAL_PCD_MspInit+0x70>)
 8017b10:	4293      	cmp	r3, r2
 8017b12:	d123      	bne.n	8017b5c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017b14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8017b18:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8017b1a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8017b1e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8017b20:	f107 030c 	add.w	r3, r7, #12
 8017b24:	4618      	mov	r0, r3
 8017b26:	f7f6 fd83 	bl	800e630 <HAL_RCCEx_PeriphCLKConfig>
 8017b2a:	4603      	mov	r3, r0
 8017b2c:	2b00      	cmp	r3, #0
 8017b2e:	d001      	beq.n	8017b34 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8017b30:	f7ed f858 	bl	8004be4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8017b34:	4b0c      	ldr	r3, [pc, #48]	@ (8017b68 <HAL_PCD_MspInit+0x74>)
 8017b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b38:	4a0b      	ldr	r2, [pc, #44]	@ (8017b68 <HAL_PCD_MspInit+0x74>)
 8017b3a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017b3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8017b40:	4b09      	ldr	r3, [pc, #36]	@ (8017b68 <HAL_PCD_MspInit+0x74>)
 8017b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017b48:	60bb      	str	r3, [r7, #8]
 8017b4a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8017b4c:	2200      	movs	r2, #0
 8017b4e:	2100      	movs	r1, #0
 8017b50:	2014      	movs	r0, #20
 8017b52:	f7f2 fbac 	bl	800a2ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8017b56:	2014      	movs	r0, #20
 8017b58:	f7f2 fbc3 	bl	800a2e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8017b5c:	bf00      	nop
 8017b5e:	3750      	adds	r7, #80	@ 0x50
 8017b60:	46bd      	mov	sp, r7
 8017b62:	bd80      	pop	{r7, pc}
 8017b64:	40005c00 	.word	0x40005c00
 8017b68:	40021000 	.word	0x40021000

08017b6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b6c:	b580      	push	{r7, lr}
 8017b6e:	b082      	sub	sp, #8
 8017b70:	af00      	add	r7, sp, #0
 8017b72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8017b80:	4619      	mov	r1, r3
 8017b82:	4610      	mov	r0, r2
 8017b84:	f7fb fcca 	bl	801351c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017b88:	bf00      	nop
 8017b8a:	3708      	adds	r7, #8
 8017b8c:	46bd      	mov	sp, r7
 8017b8e:	bd80      	pop	{r7, pc}

08017b90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017b90:	b580      	push	{r7, lr}
 8017b92:	b082      	sub	sp, #8
 8017b94:	af00      	add	r7, sp, #0
 8017b96:	6078      	str	r0, [r7, #4]
 8017b98:	460b      	mov	r3, r1
 8017b9a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017ba2:	78fa      	ldrb	r2, [r7, #3]
 8017ba4:	6879      	ldr	r1, [r7, #4]
 8017ba6:	4613      	mov	r3, r2
 8017ba8:	009b      	lsls	r3, r3, #2
 8017baa:	4413      	add	r3, r2
 8017bac:	00db      	lsls	r3, r3, #3
 8017bae:	440b      	add	r3, r1
 8017bb0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017bb4:	681a      	ldr	r2, [r3, #0]
 8017bb6:	78fb      	ldrb	r3, [r7, #3]
 8017bb8:	4619      	mov	r1, r3
 8017bba:	f7fb fd04 	bl	80135c6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8017bbe:	bf00      	nop
 8017bc0:	3708      	adds	r7, #8
 8017bc2:	46bd      	mov	sp, r7
 8017bc4:	bd80      	pop	{r7, pc}

08017bc6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017bc6:	b580      	push	{r7, lr}
 8017bc8:	b082      	sub	sp, #8
 8017bca:	af00      	add	r7, sp, #0
 8017bcc:	6078      	str	r0, [r7, #4]
 8017bce:	460b      	mov	r3, r1
 8017bd0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017bd8:	78fa      	ldrb	r2, [r7, #3]
 8017bda:	6879      	ldr	r1, [r7, #4]
 8017bdc:	4613      	mov	r3, r2
 8017bde:	009b      	lsls	r3, r3, #2
 8017be0:	4413      	add	r3, r2
 8017be2:	00db      	lsls	r3, r3, #3
 8017be4:	440b      	add	r3, r1
 8017be6:	3324      	adds	r3, #36	@ 0x24
 8017be8:	681a      	ldr	r2, [r3, #0]
 8017bea:	78fb      	ldrb	r3, [r7, #3]
 8017bec:	4619      	mov	r1, r3
 8017bee:	f7fb fd4d 	bl	801368c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8017bf2:	bf00      	nop
 8017bf4:	3708      	adds	r7, #8
 8017bf6:	46bd      	mov	sp, r7
 8017bf8:	bd80      	pop	{r7, pc}

08017bfa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017bfa:	b580      	push	{r7, lr}
 8017bfc:	b082      	sub	sp, #8
 8017bfe:	af00      	add	r7, sp, #0
 8017c00:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017c08:	4618      	mov	r0, r3
 8017c0a:	f7fb fe61 	bl	80138d0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8017c0e:	bf00      	nop
 8017c10:	3708      	adds	r7, #8
 8017c12:	46bd      	mov	sp, r7
 8017c14:	bd80      	pop	{r7, pc}

08017c16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c16:	b580      	push	{r7, lr}
 8017c18:	b084      	sub	sp, #16
 8017c1a:	af00      	add	r7, sp, #0
 8017c1c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017c1e:	2301      	movs	r3, #1
 8017c20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	795b      	ldrb	r3, [r3, #5]
 8017c26:	2b02      	cmp	r3, #2
 8017c28:	d001      	beq.n	8017c2e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017c2a:	f7ec ffdb 	bl	8004be4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017c34:	7bfa      	ldrb	r2, [r7, #15]
 8017c36:	4611      	mov	r1, r2
 8017c38:	4618      	mov	r0, r3
 8017c3a:	f7fb fe0b 	bl	8013854 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017c3e:	687b      	ldr	r3, [r7, #4]
 8017c40:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017c44:	4618      	mov	r0, r3
 8017c46:	f7fb fdb7 	bl	80137b8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8017c4a:	bf00      	nop
 8017c4c:	3710      	adds	r7, #16
 8017c4e:	46bd      	mov	sp, r7
 8017c50:	bd80      	pop	{r7, pc}
	...

08017c54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c54:	b580      	push	{r7, lr}
 8017c56:	b082      	sub	sp, #8
 8017c58:	af00      	add	r7, sp, #0
 8017c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017c5c:	687b      	ldr	r3, [r7, #4]
 8017c5e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017c62:	4618      	mov	r0, r3
 8017c64:	f7fb fe06 	bl	8013874 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017c68:	687b      	ldr	r3, [r7, #4]
 8017c6a:	7a5b      	ldrb	r3, [r3, #9]
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d005      	beq.n	8017c7c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017c70:	4b04      	ldr	r3, [pc, #16]	@ (8017c84 <HAL_PCD_SuspendCallback+0x30>)
 8017c72:	691b      	ldr	r3, [r3, #16]
 8017c74:	4a03      	ldr	r2, [pc, #12]	@ (8017c84 <HAL_PCD_SuspendCallback+0x30>)
 8017c76:	f043 0306 	orr.w	r3, r3, #6
 8017c7a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017c7c:	bf00      	nop
 8017c7e:	3708      	adds	r7, #8
 8017c80:	46bd      	mov	sp, r7
 8017c82:	bd80      	pop	{r7, pc}
 8017c84:	e000ed00 	.word	0xe000ed00

08017c88 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c88:	b580      	push	{r7, lr}
 8017c8a:	b082      	sub	sp, #8
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017c90:	687b      	ldr	r3, [r7, #4]
 8017c92:	7a5b      	ldrb	r3, [r3, #9]
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	d007      	beq.n	8017ca8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017c98:	4b08      	ldr	r3, [pc, #32]	@ (8017cbc <HAL_PCD_ResumeCallback+0x34>)
 8017c9a:	691b      	ldr	r3, [r3, #16]
 8017c9c:	4a07      	ldr	r2, [pc, #28]	@ (8017cbc <HAL_PCD_ResumeCallback+0x34>)
 8017c9e:	f023 0306 	bic.w	r3, r3, #6
 8017ca2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017ca4:	f000 f9f8 	bl	8018098 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017ca8:	687b      	ldr	r3, [r7, #4]
 8017caa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017cae:	4618      	mov	r0, r3
 8017cb0:	f7fb fdf6 	bl	80138a0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017cb4:	bf00      	nop
 8017cb6:	3708      	adds	r7, #8
 8017cb8:	46bd      	mov	sp, r7
 8017cba:	bd80      	pop	{r7, pc}
 8017cbc:	e000ed00 	.word	0xe000ed00

08017cc0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017cc0:	b580      	push	{r7, lr}
 8017cc2:	b082      	sub	sp, #8
 8017cc4:	af00      	add	r7, sp, #0
 8017cc6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017cc8:	4a2b      	ldr	r2, [pc, #172]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017cd0:	687b      	ldr	r3, [r7, #4]
 8017cd2:	4a29      	ldr	r2, [pc, #164]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cd4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017cd8:	4b27      	ldr	r3, [pc, #156]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cda:	4a28      	ldr	r2, [pc, #160]	@ (8017d7c <USBD_LL_Init+0xbc>)
 8017cdc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017cde:	4b26      	ldr	r3, [pc, #152]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017ce0:	2208      	movs	r2, #8
 8017ce2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017ce4:	4b24      	ldr	r3, [pc, #144]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017ce6:	2202      	movs	r2, #2
 8017ce8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017cea:	4b23      	ldr	r3, [pc, #140]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cec:	2202      	movs	r2, #2
 8017cee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017cf0:	4b21      	ldr	r3, [pc, #132]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cf2:	2200      	movs	r2, #0
 8017cf4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8017cf6:	4b20      	ldr	r3, [pc, #128]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cf8:	2200      	movs	r2, #0
 8017cfa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017cfc:	4b1e      	ldr	r3, [pc, #120]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017cfe:	2200      	movs	r2, #0
 8017d00:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017d02:	4b1d      	ldr	r3, [pc, #116]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017d04:	2200      	movs	r2, #0
 8017d06:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017d08:	481b      	ldr	r0, [pc, #108]	@ (8017d78 <USBD_LL_Init+0xb8>)
 8017d0a:	f7f4 f9ae 	bl	800c06a <HAL_PCD_Init>
 8017d0e:	4603      	mov	r3, r0
 8017d10:	2b00      	cmp	r3, #0
 8017d12:	d001      	beq.n	8017d18 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8017d14:	f7ec ff66 	bl	8004be4 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017d1e:	2318      	movs	r3, #24
 8017d20:	2200      	movs	r2, #0
 8017d22:	2100      	movs	r1, #0
 8017d24:	f7f5 fe35 	bl	800d992 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017d2e:	2358      	movs	r3, #88	@ 0x58
 8017d30:	2200      	movs	r2, #0
 8017d32:	2180      	movs	r1, #128	@ 0x80
 8017d34:	f7f5 fe2d 	bl	800d992 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017d3e:	23c0      	movs	r3, #192	@ 0xc0
 8017d40:	2200      	movs	r2, #0
 8017d42:	2181      	movs	r1, #129	@ 0x81
 8017d44:	f7f5 fe25 	bl	800d992 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017d4e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8017d52:	2200      	movs	r2, #0
 8017d54:	2101      	movs	r1, #1
 8017d56:	f7f5 fe1c 	bl	800d992 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017d60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017d64:	2200      	movs	r2, #0
 8017d66:	2182      	movs	r1, #130	@ 0x82
 8017d68:	f7f5 fe13 	bl	800d992 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017d6c:	2300      	movs	r3, #0
}
 8017d6e:	4618      	mov	r0, r3
 8017d70:	3708      	adds	r7, #8
 8017d72:	46bd      	mov	sp, r7
 8017d74:	bd80      	pop	{r7, pc}
 8017d76:	bf00      	nop
 8017d78:	20003898 	.word	0x20003898
 8017d7c:	40005c00 	.word	0x40005c00

08017d80 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017d80:	b580      	push	{r7, lr}
 8017d82:	b084      	sub	sp, #16
 8017d84:	af00      	add	r7, sp, #0
 8017d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d88:	2300      	movs	r3, #0
 8017d8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d8c:	2300      	movs	r3, #0
 8017d8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017d96:	4618      	mov	r0, r3
 8017d98:	f7f4 fa35 	bl	800c206 <HAL_PCD_Start>
 8017d9c:	4603      	mov	r3, r0
 8017d9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017da0:	7bfb      	ldrb	r3, [r7, #15]
 8017da2:	4618      	mov	r0, r3
 8017da4:	f000 f97e 	bl	80180a4 <USBD_Get_USB_Status>
 8017da8:	4603      	mov	r3, r0
 8017daa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017dac:	7bbb      	ldrb	r3, [r7, #14]
}
 8017dae:	4618      	mov	r0, r3
 8017db0:	3710      	adds	r7, #16
 8017db2:	46bd      	mov	sp, r7
 8017db4:	bd80      	pop	{r7, pc}

08017db6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017db6:	b580      	push	{r7, lr}
 8017db8:	b084      	sub	sp, #16
 8017dba:	af00      	add	r7, sp, #0
 8017dbc:	6078      	str	r0, [r7, #4]
 8017dbe:	4608      	mov	r0, r1
 8017dc0:	4611      	mov	r1, r2
 8017dc2:	461a      	mov	r2, r3
 8017dc4:	4603      	mov	r3, r0
 8017dc6:	70fb      	strb	r3, [r7, #3]
 8017dc8:	460b      	mov	r3, r1
 8017dca:	70bb      	strb	r3, [r7, #2]
 8017dcc:	4613      	mov	r3, r2
 8017dce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017dd4:	2300      	movs	r3, #0
 8017dd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017dde:	78bb      	ldrb	r3, [r7, #2]
 8017de0:	883a      	ldrh	r2, [r7, #0]
 8017de2:	78f9      	ldrb	r1, [r7, #3]
 8017de4:	f7f4 fb7c 	bl	800c4e0 <HAL_PCD_EP_Open>
 8017de8:	4603      	mov	r3, r0
 8017dea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017dec:	7bfb      	ldrb	r3, [r7, #15]
 8017dee:	4618      	mov	r0, r3
 8017df0:	f000 f958 	bl	80180a4 <USBD_Get_USB_Status>
 8017df4:	4603      	mov	r3, r0
 8017df6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017df8:	7bbb      	ldrb	r3, [r7, #14]
}
 8017dfa:	4618      	mov	r0, r3
 8017dfc:	3710      	adds	r7, #16
 8017dfe:	46bd      	mov	sp, r7
 8017e00:	bd80      	pop	{r7, pc}

08017e02 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e02:	b580      	push	{r7, lr}
 8017e04:	b084      	sub	sp, #16
 8017e06:	af00      	add	r7, sp, #0
 8017e08:	6078      	str	r0, [r7, #4]
 8017e0a:	460b      	mov	r3, r1
 8017e0c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e0e:	2300      	movs	r3, #0
 8017e10:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e12:	2300      	movs	r3, #0
 8017e14:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017e16:	687b      	ldr	r3, [r7, #4]
 8017e18:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017e1c:	78fa      	ldrb	r2, [r7, #3]
 8017e1e:	4611      	mov	r1, r2
 8017e20:	4618      	mov	r0, r3
 8017e22:	f7f4 fbbc 	bl	800c59e <HAL_PCD_EP_Close>
 8017e26:	4603      	mov	r3, r0
 8017e28:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e2a:	7bfb      	ldrb	r3, [r7, #15]
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	f000 f939 	bl	80180a4 <USBD_Get_USB_Status>
 8017e32:	4603      	mov	r3, r0
 8017e34:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e36:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e38:	4618      	mov	r0, r3
 8017e3a:	3710      	adds	r7, #16
 8017e3c:	46bd      	mov	sp, r7
 8017e3e:	bd80      	pop	{r7, pc}

08017e40 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e40:	b580      	push	{r7, lr}
 8017e42:	b084      	sub	sp, #16
 8017e44:	af00      	add	r7, sp, #0
 8017e46:	6078      	str	r0, [r7, #4]
 8017e48:	460b      	mov	r3, r1
 8017e4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e4c:	2300      	movs	r3, #0
 8017e4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e50:	2300      	movs	r3, #0
 8017e52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017e5a:	78fa      	ldrb	r2, [r7, #3]
 8017e5c:	4611      	mov	r1, r2
 8017e5e:	4618      	mov	r0, r3
 8017e60:	f7f4 fc65 	bl	800c72e <HAL_PCD_EP_SetStall>
 8017e64:	4603      	mov	r3, r0
 8017e66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017e68:	7bfb      	ldrb	r3, [r7, #15]
 8017e6a:	4618      	mov	r0, r3
 8017e6c:	f000 f91a 	bl	80180a4 <USBD_Get_USB_Status>
 8017e70:	4603      	mov	r3, r0
 8017e72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017e74:	7bbb      	ldrb	r3, [r7, #14]
}
 8017e76:	4618      	mov	r0, r3
 8017e78:	3710      	adds	r7, #16
 8017e7a:	46bd      	mov	sp, r7
 8017e7c:	bd80      	pop	{r7, pc}

08017e7e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017e7e:	b580      	push	{r7, lr}
 8017e80:	b084      	sub	sp, #16
 8017e82:	af00      	add	r7, sp, #0
 8017e84:	6078      	str	r0, [r7, #4]
 8017e86:	460b      	mov	r3, r1
 8017e88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017e8a:	2300      	movs	r3, #0
 8017e8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017e8e:	2300      	movs	r3, #0
 8017e90:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017e98:	78fa      	ldrb	r2, [r7, #3]
 8017e9a:	4611      	mov	r1, r2
 8017e9c:	4618      	mov	r0, r3
 8017e9e:	f7f4 fc98 	bl	800c7d2 <HAL_PCD_EP_ClrStall>
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ea6:	7bfb      	ldrb	r3, [r7, #15]
 8017ea8:	4618      	mov	r0, r3
 8017eaa:	f000 f8fb 	bl	80180a4 <USBD_Get_USB_Status>
 8017eae:	4603      	mov	r3, r0
 8017eb0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017eb2:	7bbb      	ldrb	r3, [r7, #14]
}
 8017eb4:	4618      	mov	r0, r3
 8017eb6:	3710      	adds	r7, #16
 8017eb8:	46bd      	mov	sp, r7
 8017eba:	bd80      	pop	{r7, pc}

08017ebc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017ebc:	b480      	push	{r7}
 8017ebe:	b085      	sub	sp, #20
 8017ec0:	af00      	add	r7, sp, #0
 8017ec2:	6078      	str	r0, [r7, #4]
 8017ec4:	460b      	mov	r3, r1
 8017ec6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017ec8:	687b      	ldr	r3, [r7, #4]
 8017eca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017ece:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017ed0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017ed4:	2b00      	cmp	r3, #0
 8017ed6:	da0b      	bge.n	8017ef0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017ed8:	78fb      	ldrb	r3, [r7, #3]
 8017eda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017ede:	68f9      	ldr	r1, [r7, #12]
 8017ee0:	4613      	mov	r3, r2
 8017ee2:	009b      	lsls	r3, r3, #2
 8017ee4:	4413      	add	r3, r2
 8017ee6:	00db      	lsls	r3, r3, #3
 8017ee8:	440b      	add	r3, r1
 8017eea:	3312      	adds	r3, #18
 8017eec:	781b      	ldrb	r3, [r3, #0]
 8017eee:	e00b      	b.n	8017f08 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017ef0:	78fb      	ldrb	r3, [r7, #3]
 8017ef2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017ef6:	68f9      	ldr	r1, [r7, #12]
 8017ef8:	4613      	mov	r3, r2
 8017efa:	009b      	lsls	r3, r3, #2
 8017efc:	4413      	add	r3, r2
 8017efe:	00db      	lsls	r3, r3, #3
 8017f00:	440b      	add	r3, r1
 8017f02:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8017f06:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017f08:	4618      	mov	r0, r3
 8017f0a:	3714      	adds	r7, #20
 8017f0c:	46bd      	mov	sp, r7
 8017f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f12:	4770      	bx	lr

08017f14 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017f14:	b580      	push	{r7, lr}
 8017f16:	b084      	sub	sp, #16
 8017f18:	af00      	add	r7, sp, #0
 8017f1a:	6078      	str	r0, [r7, #4]
 8017f1c:	460b      	mov	r3, r1
 8017f1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f20:	2300      	movs	r3, #0
 8017f22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f24:	2300      	movs	r3, #0
 8017f26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017f2e:	78fa      	ldrb	r2, [r7, #3]
 8017f30:	4611      	mov	r1, r2
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7f4 fab0 	bl	800c498 <HAL_PCD_SetAddress>
 8017f38:	4603      	mov	r3, r0
 8017f3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f3c:	7bfb      	ldrb	r3, [r7, #15]
 8017f3e:	4618      	mov	r0, r3
 8017f40:	f000 f8b0 	bl	80180a4 <USBD_Get_USB_Status>
 8017f44:	4603      	mov	r3, r0
 8017f46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f48:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f4a:	4618      	mov	r0, r3
 8017f4c:	3710      	adds	r7, #16
 8017f4e:	46bd      	mov	sp, r7
 8017f50:	bd80      	pop	{r7, pc}

08017f52 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017f52:	b580      	push	{r7, lr}
 8017f54:	b086      	sub	sp, #24
 8017f56:	af00      	add	r7, sp, #0
 8017f58:	60f8      	str	r0, [r7, #12]
 8017f5a:	607a      	str	r2, [r7, #4]
 8017f5c:	603b      	str	r3, [r7, #0]
 8017f5e:	460b      	mov	r3, r1
 8017f60:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f62:	2300      	movs	r3, #0
 8017f64:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f66:	2300      	movs	r3, #0
 8017f68:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017f6a:	68fb      	ldr	r3, [r7, #12]
 8017f6c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017f70:	7af9      	ldrb	r1, [r7, #11]
 8017f72:	683b      	ldr	r3, [r7, #0]
 8017f74:	687a      	ldr	r2, [r7, #4]
 8017f76:	f7f4 fba3 	bl	800c6c0 <HAL_PCD_EP_Transmit>
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f7e:	7dfb      	ldrb	r3, [r7, #23]
 8017f80:	4618      	mov	r0, r3
 8017f82:	f000 f88f 	bl	80180a4 <USBD_Get_USB_Status>
 8017f86:	4603      	mov	r3, r0
 8017f88:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017f8a:	7dbb      	ldrb	r3, [r7, #22]
}
 8017f8c:	4618      	mov	r0, r3
 8017f8e:	3718      	adds	r7, #24
 8017f90:	46bd      	mov	sp, r7
 8017f92:	bd80      	pop	{r7, pc}

08017f94 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017f94:	b580      	push	{r7, lr}
 8017f96:	b086      	sub	sp, #24
 8017f98:	af00      	add	r7, sp, #0
 8017f9a:	60f8      	str	r0, [r7, #12]
 8017f9c:	607a      	str	r2, [r7, #4]
 8017f9e:	603b      	str	r3, [r7, #0]
 8017fa0:	460b      	mov	r3, r1
 8017fa2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017fa4:	2300      	movs	r3, #0
 8017fa6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017fa8:	2300      	movs	r3, #0
 8017faa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017fac:	68fb      	ldr	r3, [r7, #12]
 8017fae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017fb2:	7af9      	ldrb	r1, [r7, #11]
 8017fb4:	683b      	ldr	r3, [r7, #0]
 8017fb6:	687a      	ldr	r2, [r7, #4]
 8017fb8:	f7f4 fb39 	bl	800c62e <HAL_PCD_EP_Receive>
 8017fbc:	4603      	mov	r3, r0
 8017fbe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017fc0:	7dfb      	ldrb	r3, [r7, #23]
 8017fc2:	4618      	mov	r0, r3
 8017fc4:	f000 f86e 	bl	80180a4 <USBD_Get_USB_Status>
 8017fc8:	4603      	mov	r3, r0
 8017fca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017fcc:	7dbb      	ldrb	r3, [r7, #22]
}
 8017fce:	4618      	mov	r0, r3
 8017fd0:	3718      	adds	r7, #24
 8017fd2:	46bd      	mov	sp, r7
 8017fd4:	bd80      	pop	{r7, pc}

08017fd6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017fd6:	b580      	push	{r7, lr}
 8017fd8:	b082      	sub	sp, #8
 8017fda:	af00      	add	r7, sp, #0
 8017fdc:	6078      	str	r0, [r7, #4]
 8017fde:	460b      	mov	r3, r1
 8017fe0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017fe2:	687b      	ldr	r3, [r7, #4]
 8017fe4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017fe8:	78fa      	ldrb	r2, [r7, #3]
 8017fea:	4611      	mov	r1, r2
 8017fec:	4618      	mov	r0, r3
 8017fee:	f7f4 fb4f 	bl	800c690 <HAL_PCD_EP_GetRxCount>
 8017ff2:	4603      	mov	r3, r0
}
 8017ff4:	4618      	mov	r0, r3
 8017ff6:	3708      	adds	r7, #8
 8017ff8:	46bd      	mov	sp, r7
 8017ffa:	bd80      	pop	{r7, pc}

08017ffc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017ffc:	b580      	push	{r7, lr}
 8017ffe:	b082      	sub	sp, #8
 8018000:	af00      	add	r7, sp, #0
 8018002:	6078      	str	r0, [r7, #4]
 8018004:	460b      	mov	r3, r1
 8018006:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8018008:	78fb      	ldrb	r3, [r7, #3]
 801800a:	2b00      	cmp	r3, #0
 801800c:	d002      	beq.n	8018014 <HAL_PCDEx_LPM_Callback+0x18>
 801800e:	2b01      	cmp	r3, #1
 8018010:	d013      	beq.n	801803a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8018012:	e023      	b.n	801805c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8018014:	687b      	ldr	r3, [r7, #4]
 8018016:	7a5b      	ldrb	r3, [r3, #9]
 8018018:	2b00      	cmp	r3, #0
 801801a:	d007      	beq.n	801802c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801801c:	f000 f83c 	bl	8018098 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8018020:	4b10      	ldr	r3, [pc, #64]	@ (8018064 <HAL_PCDEx_LPM_Callback+0x68>)
 8018022:	691b      	ldr	r3, [r3, #16]
 8018024:	4a0f      	ldr	r2, [pc, #60]	@ (8018064 <HAL_PCDEx_LPM_Callback+0x68>)
 8018026:	f023 0306 	bic.w	r3, r3, #6
 801802a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 801802c:	687b      	ldr	r3, [r7, #4]
 801802e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018032:	4618      	mov	r0, r3
 8018034:	f7fb fc34 	bl	80138a0 <USBD_LL_Resume>
    break;
 8018038:	e010      	b.n	801805c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801803a:	687b      	ldr	r3, [r7, #4]
 801803c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8018040:	4618      	mov	r0, r3
 8018042:	f7fb fc17 	bl	8013874 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8018046:	687b      	ldr	r3, [r7, #4]
 8018048:	7a5b      	ldrb	r3, [r3, #9]
 801804a:	2b00      	cmp	r3, #0
 801804c:	d005      	beq.n	801805a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801804e:	4b05      	ldr	r3, [pc, #20]	@ (8018064 <HAL_PCDEx_LPM_Callback+0x68>)
 8018050:	691b      	ldr	r3, [r3, #16]
 8018052:	4a04      	ldr	r2, [pc, #16]	@ (8018064 <HAL_PCDEx_LPM_Callback+0x68>)
 8018054:	f043 0306 	orr.w	r3, r3, #6
 8018058:	6113      	str	r3, [r2, #16]
    break;
 801805a:	bf00      	nop
}
 801805c:	bf00      	nop
 801805e:	3708      	adds	r7, #8
 8018060:	46bd      	mov	sp, r7
 8018062:	bd80      	pop	{r7, pc}
 8018064:	e000ed00 	.word	0xe000ed00

08018068 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018068:	b480      	push	{r7}
 801806a:	b083      	sub	sp, #12
 801806c:	af00      	add	r7, sp, #0
 801806e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018070:	4b03      	ldr	r3, [pc, #12]	@ (8018080 <USBD_static_malloc+0x18>)
}
 8018072:	4618      	mov	r0, r3
 8018074:	370c      	adds	r7, #12
 8018076:	46bd      	mov	sp, r7
 8018078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801807c:	4770      	bx	lr
 801807e:	bf00      	nop
 8018080:	20003b74 	.word	0x20003b74

08018084 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018084:	b480      	push	{r7}
 8018086:	b083      	sub	sp, #12
 8018088:	af00      	add	r7, sp, #0
 801808a:	6078      	str	r0, [r7, #4]

}
 801808c:	bf00      	nop
 801808e:	370c      	adds	r7, #12
 8018090:	46bd      	mov	sp, r7
 8018092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018096:	4770      	bx	lr

08018098 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8018098:	b580      	push	{r7, lr}
 801809a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801809c:	f7ec fae2 	bl	8004664 <SystemClock_Config>
}
 80180a0:	bf00      	nop
 80180a2:	bd80      	pop	{r7, pc}

080180a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80180a4:	b480      	push	{r7}
 80180a6:	b085      	sub	sp, #20
 80180a8:	af00      	add	r7, sp, #0
 80180aa:	4603      	mov	r3, r0
 80180ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80180ae:	2300      	movs	r3, #0
 80180b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80180b2:	79fb      	ldrb	r3, [r7, #7]
 80180b4:	2b03      	cmp	r3, #3
 80180b6:	d817      	bhi.n	80180e8 <USBD_Get_USB_Status+0x44>
 80180b8:	a201      	add	r2, pc, #4	@ (adr r2, 80180c0 <USBD_Get_USB_Status+0x1c>)
 80180ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80180be:	bf00      	nop
 80180c0:	080180d1 	.word	0x080180d1
 80180c4:	080180d7 	.word	0x080180d7
 80180c8:	080180dd 	.word	0x080180dd
 80180cc:	080180e3 	.word	0x080180e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80180d0:	2300      	movs	r3, #0
 80180d2:	73fb      	strb	r3, [r7, #15]
    break;
 80180d4:	e00b      	b.n	80180ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80180d6:	2303      	movs	r3, #3
 80180d8:	73fb      	strb	r3, [r7, #15]
    break;
 80180da:	e008      	b.n	80180ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80180dc:	2301      	movs	r3, #1
 80180de:	73fb      	strb	r3, [r7, #15]
    break;
 80180e0:	e005      	b.n	80180ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80180e2:	2303      	movs	r3, #3
 80180e4:	73fb      	strb	r3, [r7, #15]
    break;
 80180e6:	e002      	b.n	80180ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80180e8:	2303      	movs	r3, #3
 80180ea:	73fb      	strb	r3, [r7, #15]
    break;
 80180ec:	bf00      	nop
  }
  return usb_status;
 80180ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80180f0:	4618      	mov	r0, r3
 80180f2:	3714      	adds	r7, #20
 80180f4:	46bd      	mov	sp, r7
 80180f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180fa:	4770      	bx	lr

080180fc <__cvt>:
 80180fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018100:	ec57 6b10 	vmov	r6, r7, d0
 8018104:	2f00      	cmp	r7, #0
 8018106:	460c      	mov	r4, r1
 8018108:	4619      	mov	r1, r3
 801810a:	463b      	mov	r3, r7
 801810c:	bfbb      	ittet	lt
 801810e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8018112:	461f      	movlt	r7, r3
 8018114:	2300      	movge	r3, #0
 8018116:	232d      	movlt	r3, #45	@ 0x2d
 8018118:	700b      	strb	r3, [r1, #0]
 801811a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801811c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8018120:	4691      	mov	r9, r2
 8018122:	f023 0820 	bic.w	r8, r3, #32
 8018126:	bfbc      	itt	lt
 8018128:	4632      	movlt	r2, r6
 801812a:	4616      	movlt	r6, r2
 801812c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018130:	d005      	beq.n	801813e <__cvt+0x42>
 8018132:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8018136:	d100      	bne.n	801813a <__cvt+0x3e>
 8018138:	3401      	adds	r4, #1
 801813a:	2102      	movs	r1, #2
 801813c:	e000      	b.n	8018140 <__cvt+0x44>
 801813e:	2103      	movs	r1, #3
 8018140:	ab03      	add	r3, sp, #12
 8018142:	9301      	str	r3, [sp, #4]
 8018144:	ab02      	add	r3, sp, #8
 8018146:	9300      	str	r3, [sp, #0]
 8018148:	ec47 6b10 	vmov	d0, r6, r7
 801814c:	4653      	mov	r3, sl
 801814e:	4622      	mov	r2, r4
 8018150:	f000 feba 	bl	8018ec8 <_dtoa_r>
 8018154:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8018158:	4605      	mov	r5, r0
 801815a:	d119      	bne.n	8018190 <__cvt+0x94>
 801815c:	f019 0f01 	tst.w	r9, #1
 8018160:	d00e      	beq.n	8018180 <__cvt+0x84>
 8018162:	eb00 0904 	add.w	r9, r0, r4
 8018166:	2200      	movs	r2, #0
 8018168:	2300      	movs	r3, #0
 801816a:	4630      	mov	r0, r6
 801816c:	4639      	mov	r1, r7
 801816e:	f7e8 fcd3 	bl	8000b18 <__aeabi_dcmpeq>
 8018172:	b108      	cbz	r0, 8018178 <__cvt+0x7c>
 8018174:	f8cd 900c 	str.w	r9, [sp, #12]
 8018178:	2230      	movs	r2, #48	@ 0x30
 801817a:	9b03      	ldr	r3, [sp, #12]
 801817c:	454b      	cmp	r3, r9
 801817e:	d31e      	bcc.n	80181be <__cvt+0xc2>
 8018180:	9b03      	ldr	r3, [sp, #12]
 8018182:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018184:	1b5b      	subs	r3, r3, r5
 8018186:	4628      	mov	r0, r5
 8018188:	6013      	str	r3, [r2, #0]
 801818a:	b004      	add	sp, #16
 801818c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018190:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018194:	eb00 0904 	add.w	r9, r0, r4
 8018198:	d1e5      	bne.n	8018166 <__cvt+0x6a>
 801819a:	7803      	ldrb	r3, [r0, #0]
 801819c:	2b30      	cmp	r3, #48	@ 0x30
 801819e:	d10a      	bne.n	80181b6 <__cvt+0xba>
 80181a0:	2200      	movs	r2, #0
 80181a2:	2300      	movs	r3, #0
 80181a4:	4630      	mov	r0, r6
 80181a6:	4639      	mov	r1, r7
 80181a8:	f7e8 fcb6 	bl	8000b18 <__aeabi_dcmpeq>
 80181ac:	b918      	cbnz	r0, 80181b6 <__cvt+0xba>
 80181ae:	f1c4 0401 	rsb	r4, r4, #1
 80181b2:	f8ca 4000 	str.w	r4, [sl]
 80181b6:	f8da 3000 	ldr.w	r3, [sl]
 80181ba:	4499      	add	r9, r3
 80181bc:	e7d3      	b.n	8018166 <__cvt+0x6a>
 80181be:	1c59      	adds	r1, r3, #1
 80181c0:	9103      	str	r1, [sp, #12]
 80181c2:	701a      	strb	r2, [r3, #0]
 80181c4:	e7d9      	b.n	801817a <__cvt+0x7e>

080181c6 <__exponent>:
 80181c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80181c8:	2900      	cmp	r1, #0
 80181ca:	bfba      	itte	lt
 80181cc:	4249      	neglt	r1, r1
 80181ce:	232d      	movlt	r3, #45	@ 0x2d
 80181d0:	232b      	movge	r3, #43	@ 0x2b
 80181d2:	2909      	cmp	r1, #9
 80181d4:	7002      	strb	r2, [r0, #0]
 80181d6:	7043      	strb	r3, [r0, #1]
 80181d8:	dd29      	ble.n	801822e <__exponent+0x68>
 80181da:	f10d 0307 	add.w	r3, sp, #7
 80181de:	461d      	mov	r5, r3
 80181e0:	270a      	movs	r7, #10
 80181e2:	461a      	mov	r2, r3
 80181e4:	fbb1 f6f7 	udiv	r6, r1, r7
 80181e8:	fb07 1416 	mls	r4, r7, r6, r1
 80181ec:	3430      	adds	r4, #48	@ 0x30
 80181ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 80181f2:	460c      	mov	r4, r1
 80181f4:	2c63      	cmp	r4, #99	@ 0x63
 80181f6:	f103 33ff 	add.w	r3, r3, #4294967295
 80181fa:	4631      	mov	r1, r6
 80181fc:	dcf1      	bgt.n	80181e2 <__exponent+0x1c>
 80181fe:	3130      	adds	r1, #48	@ 0x30
 8018200:	1e94      	subs	r4, r2, #2
 8018202:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018206:	1c41      	adds	r1, r0, #1
 8018208:	4623      	mov	r3, r4
 801820a:	42ab      	cmp	r3, r5
 801820c:	d30a      	bcc.n	8018224 <__exponent+0x5e>
 801820e:	f10d 0309 	add.w	r3, sp, #9
 8018212:	1a9b      	subs	r3, r3, r2
 8018214:	42ac      	cmp	r4, r5
 8018216:	bf88      	it	hi
 8018218:	2300      	movhi	r3, #0
 801821a:	3302      	adds	r3, #2
 801821c:	4403      	add	r3, r0
 801821e:	1a18      	subs	r0, r3, r0
 8018220:	b003      	add	sp, #12
 8018222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018224:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018228:	f801 6f01 	strb.w	r6, [r1, #1]!
 801822c:	e7ed      	b.n	801820a <__exponent+0x44>
 801822e:	2330      	movs	r3, #48	@ 0x30
 8018230:	3130      	adds	r1, #48	@ 0x30
 8018232:	7083      	strb	r3, [r0, #2]
 8018234:	70c1      	strb	r1, [r0, #3]
 8018236:	1d03      	adds	r3, r0, #4
 8018238:	e7f1      	b.n	801821e <__exponent+0x58>
	...

0801823c <_printf_float>:
 801823c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018240:	b08d      	sub	sp, #52	@ 0x34
 8018242:	460c      	mov	r4, r1
 8018244:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018248:	4616      	mov	r6, r2
 801824a:	461f      	mov	r7, r3
 801824c:	4605      	mov	r5, r0
 801824e:	f000 fd2b 	bl	8018ca8 <_localeconv_r>
 8018252:	6803      	ldr	r3, [r0, #0]
 8018254:	9304      	str	r3, [sp, #16]
 8018256:	4618      	mov	r0, r3
 8018258:	f7e8 f832 	bl	80002c0 <strlen>
 801825c:	2300      	movs	r3, #0
 801825e:	930a      	str	r3, [sp, #40]	@ 0x28
 8018260:	f8d8 3000 	ldr.w	r3, [r8]
 8018264:	9005      	str	r0, [sp, #20]
 8018266:	3307      	adds	r3, #7
 8018268:	f023 0307 	bic.w	r3, r3, #7
 801826c:	f103 0208 	add.w	r2, r3, #8
 8018270:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018274:	f8d4 b000 	ldr.w	fp, [r4]
 8018278:	f8c8 2000 	str.w	r2, [r8]
 801827c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018280:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018284:	9307      	str	r3, [sp, #28]
 8018286:	f8cd 8018 	str.w	r8, [sp, #24]
 801828a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801828e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018292:	4b9c      	ldr	r3, [pc, #624]	@ (8018504 <_printf_float+0x2c8>)
 8018294:	f04f 32ff 	mov.w	r2, #4294967295
 8018298:	f7e8 fc70 	bl	8000b7c <__aeabi_dcmpun>
 801829c:	bb70      	cbnz	r0, 80182fc <_printf_float+0xc0>
 801829e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80182a2:	4b98      	ldr	r3, [pc, #608]	@ (8018504 <_printf_float+0x2c8>)
 80182a4:	f04f 32ff 	mov.w	r2, #4294967295
 80182a8:	f7e8 fc4a 	bl	8000b40 <__aeabi_dcmple>
 80182ac:	bb30      	cbnz	r0, 80182fc <_printf_float+0xc0>
 80182ae:	2200      	movs	r2, #0
 80182b0:	2300      	movs	r3, #0
 80182b2:	4640      	mov	r0, r8
 80182b4:	4649      	mov	r1, r9
 80182b6:	f7e8 fc39 	bl	8000b2c <__aeabi_dcmplt>
 80182ba:	b110      	cbz	r0, 80182c2 <_printf_float+0x86>
 80182bc:	232d      	movs	r3, #45	@ 0x2d
 80182be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80182c2:	4a91      	ldr	r2, [pc, #580]	@ (8018508 <_printf_float+0x2cc>)
 80182c4:	4b91      	ldr	r3, [pc, #580]	@ (801850c <_printf_float+0x2d0>)
 80182c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80182ca:	bf8c      	ite	hi
 80182cc:	4690      	movhi	r8, r2
 80182ce:	4698      	movls	r8, r3
 80182d0:	2303      	movs	r3, #3
 80182d2:	6123      	str	r3, [r4, #16]
 80182d4:	f02b 0304 	bic.w	r3, fp, #4
 80182d8:	6023      	str	r3, [r4, #0]
 80182da:	f04f 0900 	mov.w	r9, #0
 80182de:	9700      	str	r7, [sp, #0]
 80182e0:	4633      	mov	r3, r6
 80182e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80182e4:	4621      	mov	r1, r4
 80182e6:	4628      	mov	r0, r5
 80182e8:	f000 f9d2 	bl	8018690 <_printf_common>
 80182ec:	3001      	adds	r0, #1
 80182ee:	f040 808d 	bne.w	801840c <_printf_float+0x1d0>
 80182f2:	f04f 30ff 	mov.w	r0, #4294967295
 80182f6:	b00d      	add	sp, #52	@ 0x34
 80182f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80182fc:	4642      	mov	r2, r8
 80182fe:	464b      	mov	r3, r9
 8018300:	4640      	mov	r0, r8
 8018302:	4649      	mov	r1, r9
 8018304:	f7e8 fc3a 	bl	8000b7c <__aeabi_dcmpun>
 8018308:	b140      	cbz	r0, 801831c <_printf_float+0xe0>
 801830a:	464b      	mov	r3, r9
 801830c:	2b00      	cmp	r3, #0
 801830e:	bfbc      	itt	lt
 8018310:	232d      	movlt	r3, #45	@ 0x2d
 8018312:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018316:	4a7e      	ldr	r2, [pc, #504]	@ (8018510 <_printf_float+0x2d4>)
 8018318:	4b7e      	ldr	r3, [pc, #504]	@ (8018514 <_printf_float+0x2d8>)
 801831a:	e7d4      	b.n	80182c6 <_printf_float+0x8a>
 801831c:	6863      	ldr	r3, [r4, #4]
 801831e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8018322:	9206      	str	r2, [sp, #24]
 8018324:	1c5a      	adds	r2, r3, #1
 8018326:	d13b      	bne.n	80183a0 <_printf_float+0x164>
 8018328:	2306      	movs	r3, #6
 801832a:	6063      	str	r3, [r4, #4]
 801832c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8018330:	2300      	movs	r3, #0
 8018332:	6022      	str	r2, [r4, #0]
 8018334:	9303      	str	r3, [sp, #12]
 8018336:	ab0a      	add	r3, sp, #40	@ 0x28
 8018338:	e9cd a301 	strd	sl, r3, [sp, #4]
 801833c:	ab09      	add	r3, sp, #36	@ 0x24
 801833e:	9300      	str	r3, [sp, #0]
 8018340:	6861      	ldr	r1, [r4, #4]
 8018342:	ec49 8b10 	vmov	d0, r8, r9
 8018346:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801834a:	4628      	mov	r0, r5
 801834c:	f7ff fed6 	bl	80180fc <__cvt>
 8018350:	9b06      	ldr	r3, [sp, #24]
 8018352:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018354:	2b47      	cmp	r3, #71	@ 0x47
 8018356:	4680      	mov	r8, r0
 8018358:	d129      	bne.n	80183ae <_printf_float+0x172>
 801835a:	1cc8      	adds	r0, r1, #3
 801835c:	db02      	blt.n	8018364 <_printf_float+0x128>
 801835e:	6863      	ldr	r3, [r4, #4]
 8018360:	4299      	cmp	r1, r3
 8018362:	dd41      	ble.n	80183e8 <_printf_float+0x1ac>
 8018364:	f1aa 0a02 	sub.w	sl, sl, #2
 8018368:	fa5f fa8a 	uxtb.w	sl, sl
 801836c:	3901      	subs	r1, #1
 801836e:	4652      	mov	r2, sl
 8018370:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018374:	9109      	str	r1, [sp, #36]	@ 0x24
 8018376:	f7ff ff26 	bl	80181c6 <__exponent>
 801837a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801837c:	1813      	adds	r3, r2, r0
 801837e:	2a01      	cmp	r2, #1
 8018380:	4681      	mov	r9, r0
 8018382:	6123      	str	r3, [r4, #16]
 8018384:	dc02      	bgt.n	801838c <_printf_float+0x150>
 8018386:	6822      	ldr	r2, [r4, #0]
 8018388:	07d2      	lsls	r2, r2, #31
 801838a:	d501      	bpl.n	8018390 <_printf_float+0x154>
 801838c:	3301      	adds	r3, #1
 801838e:	6123      	str	r3, [r4, #16]
 8018390:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018394:	2b00      	cmp	r3, #0
 8018396:	d0a2      	beq.n	80182de <_printf_float+0xa2>
 8018398:	232d      	movs	r3, #45	@ 0x2d
 801839a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801839e:	e79e      	b.n	80182de <_printf_float+0xa2>
 80183a0:	9a06      	ldr	r2, [sp, #24]
 80183a2:	2a47      	cmp	r2, #71	@ 0x47
 80183a4:	d1c2      	bne.n	801832c <_printf_float+0xf0>
 80183a6:	2b00      	cmp	r3, #0
 80183a8:	d1c0      	bne.n	801832c <_printf_float+0xf0>
 80183aa:	2301      	movs	r3, #1
 80183ac:	e7bd      	b.n	801832a <_printf_float+0xee>
 80183ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80183b2:	d9db      	bls.n	801836c <_printf_float+0x130>
 80183b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80183b8:	d118      	bne.n	80183ec <_printf_float+0x1b0>
 80183ba:	2900      	cmp	r1, #0
 80183bc:	6863      	ldr	r3, [r4, #4]
 80183be:	dd0b      	ble.n	80183d8 <_printf_float+0x19c>
 80183c0:	6121      	str	r1, [r4, #16]
 80183c2:	b913      	cbnz	r3, 80183ca <_printf_float+0x18e>
 80183c4:	6822      	ldr	r2, [r4, #0]
 80183c6:	07d0      	lsls	r0, r2, #31
 80183c8:	d502      	bpl.n	80183d0 <_printf_float+0x194>
 80183ca:	3301      	adds	r3, #1
 80183cc:	440b      	add	r3, r1
 80183ce:	6123      	str	r3, [r4, #16]
 80183d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80183d2:	f04f 0900 	mov.w	r9, #0
 80183d6:	e7db      	b.n	8018390 <_printf_float+0x154>
 80183d8:	b913      	cbnz	r3, 80183e0 <_printf_float+0x1a4>
 80183da:	6822      	ldr	r2, [r4, #0]
 80183dc:	07d2      	lsls	r2, r2, #31
 80183de:	d501      	bpl.n	80183e4 <_printf_float+0x1a8>
 80183e0:	3302      	adds	r3, #2
 80183e2:	e7f4      	b.n	80183ce <_printf_float+0x192>
 80183e4:	2301      	movs	r3, #1
 80183e6:	e7f2      	b.n	80183ce <_printf_float+0x192>
 80183e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80183ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80183ee:	4299      	cmp	r1, r3
 80183f0:	db05      	blt.n	80183fe <_printf_float+0x1c2>
 80183f2:	6823      	ldr	r3, [r4, #0]
 80183f4:	6121      	str	r1, [r4, #16]
 80183f6:	07d8      	lsls	r0, r3, #31
 80183f8:	d5ea      	bpl.n	80183d0 <_printf_float+0x194>
 80183fa:	1c4b      	adds	r3, r1, #1
 80183fc:	e7e7      	b.n	80183ce <_printf_float+0x192>
 80183fe:	2900      	cmp	r1, #0
 8018400:	bfd4      	ite	le
 8018402:	f1c1 0202 	rsble	r2, r1, #2
 8018406:	2201      	movgt	r2, #1
 8018408:	4413      	add	r3, r2
 801840a:	e7e0      	b.n	80183ce <_printf_float+0x192>
 801840c:	6823      	ldr	r3, [r4, #0]
 801840e:	055a      	lsls	r2, r3, #21
 8018410:	d407      	bmi.n	8018422 <_printf_float+0x1e6>
 8018412:	6923      	ldr	r3, [r4, #16]
 8018414:	4642      	mov	r2, r8
 8018416:	4631      	mov	r1, r6
 8018418:	4628      	mov	r0, r5
 801841a:	47b8      	blx	r7
 801841c:	3001      	adds	r0, #1
 801841e:	d12b      	bne.n	8018478 <_printf_float+0x23c>
 8018420:	e767      	b.n	80182f2 <_printf_float+0xb6>
 8018422:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018426:	f240 80dd 	bls.w	80185e4 <_printf_float+0x3a8>
 801842a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801842e:	2200      	movs	r2, #0
 8018430:	2300      	movs	r3, #0
 8018432:	f7e8 fb71 	bl	8000b18 <__aeabi_dcmpeq>
 8018436:	2800      	cmp	r0, #0
 8018438:	d033      	beq.n	80184a2 <_printf_float+0x266>
 801843a:	4a37      	ldr	r2, [pc, #220]	@ (8018518 <_printf_float+0x2dc>)
 801843c:	2301      	movs	r3, #1
 801843e:	4631      	mov	r1, r6
 8018440:	4628      	mov	r0, r5
 8018442:	47b8      	blx	r7
 8018444:	3001      	adds	r0, #1
 8018446:	f43f af54 	beq.w	80182f2 <_printf_float+0xb6>
 801844a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801844e:	4543      	cmp	r3, r8
 8018450:	db02      	blt.n	8018458 <_printf_float+0x21c>
 8018452:	6823      	ldr	r3, [r4, #0]
 8018454:	07d8      	lsls	r0, r3, #31
 8018456:	d50f      	bpl.n	8018478 <_printf_float+0x23c>
 8018458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801845c:	4631      	mov	r1, r6
 801845e:	4628      	mov	r0, r5
 8018460:	47b8      	blx	r7
 8018462:	3001      	adds	r0, #1
 8018464:	f43f af45 	beq.w	80182f2 <_printf_float+0xb6>
 8018468:	f04f 0900 	mov.w	r9, #0
 801846c:	f108 38ff 	add.w	r8, r8, #4294967295
 8018470:	f104 0a1a 	add.w	sl, r4, #26
 8018474:	45c8      	cmp	r8, r9
 8018476:	dc09      	bgt.n	801848c <_printf_float+0x250>
 8018478:	6823      	ldr	r3, [r4, #0]
 801847a:	079b      	lsls	r3, r3, #30
 801847c:	f100 8103 	bmi.w	8018686 <_printf_float+0x44a>
 8018480:	68e0      	ldr	r0, [r4, #12]
 8018482:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018484:	4298      	cmp	r0, r3
 8018486:	bfb8      	it	lt
 8018488:	4618      	movlt	r0, r3
 801848a:	e734      	b.n	80182f6 <_printf_float+0xba>
 801848c:	2301      	movs	r3, #1
 801848e:	4652      	mov	r2, sl
 8018490:	4631      	mov	r1, r6
 8018492:	4628      	mov	r0, r5
 8018494:	47b8      	blx	r7
 8018496:	3001      	adds	r0, #1
 8018498:	f43f af2b 	beq.w	80182f2 <_printf_float+0xb6>
 801849c:	f109 0901 	add.w	r9, r9, #1
 80184a0:	e7e8      	b.n	8018474 <_printf_float+0x238>
 80184a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184a4:	2b00      	cmp	r3, #0
 80184a6:	dc39      	bgt.n	801851c <_printf_float+0x2e0>
 80184a8:	4a1b      	ldr	r2, [pc, #108]	@ (8018518 <_printf_float+0x2dc>)
 80184aa:	2301      	movs	r3, #1
 80184ac:	4631      	mov	r1, r6
 80184ae:	4628      	mov	r0, r5
 80184b0:	47b8      	blx	r7
 80184b2:	3001      	adds	r0, #1
 80184b4:	f43f af1d 	beq.w	80182f2 <_printf_float+0xb6>
 80184b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80184bc:	ea59 0303 	orrs.w	r3, r9, r3
 80184c0:	d102      	bne.n	80184c8 <_printf_float+0x28c>
 80184c2:	6823      	ldr	r3, [r4, #0]
 80184c4:	07d9      	lsls	r1, r3, #31
 80184c6:	d5d7      	bpl.n	8018478 <_printf_float+0x23c>
 80184c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80184cc:	4631      	mov	r1, r6
 80184ce:	4628      	mov	r0, r5
 80184d0:	47b8      	blx	r7
 80184d2:	3001      	adds	r0, #1
 80184d4:	f43f af0d 	beq.w	80182f2 <_printf_float+0xb6>
 80184d8:	f04f 0a00 	mov.w	sl, #0
 80184dc:	f104 0b1a 	add.w	fp, r4, #26
 80184e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80184e2:	425b      	negs	r3, r3
 80184e4:	4553      	cmp	r3, sl
 80184e6:	dc01      	bgt.n	80184ec <_printf_float+0x2b0>
 80184e8:	464b      	mov	r3, r9
 80184ea:	e793      	b.n	8018414 <_printf_float+0x1d8>
 80184ec:	2301      	movs	r3, #1
 80184ee:	465a      	mov	r2, fp
 80184f0:	4631      	mov	r1, r6
 80184f2:	4628      	mov	r0, r5
 80184f4:	47b8      	blx	r7
 80184f6:	3001      	adds	r0, #1
 80184f8:	f43f aefb 	beq.w	80182f2 <_printf_float+0xb6>
 80184fc:	f10a 0a01 	add.w	sl, sl, #1
 8018500:	e7ee      	b.n	80184e0 <_printf_float+0x2a4>
 8018502:	bf00      	nop
 8018504:	7fefffff 	.word	0x7fefffff
 8018508:	0801d1dc 	.word	0x0801d1dc
 801850c:	0801d1d8 	.word	0x0801d1d8
 8018510:	0801d1e4 	.word	0x0801d1e4
 8018514:	0801d1e0 	.word	0x0801d1e0
 8018518:	0801d1e8 	.word	0x0801d1e8
 801851c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801851e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018522:	4553      	cmp	r3, sl
 8018524:	bfa8      	it	ge
 8018526:	4653      	movge	r3, sl
 8018528:	2b00      	cmp	r3, #0
 801852a:	4699      	mov	r9, r3
 801852c:	dc36      	bgt.n	801859c <_printf_float+0x360>
 801852e:	f04f 0b00 	mov.w	fp, #0
 8018532:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018536:	f104 021a 	add.w	r2, r4, #26
 801853a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801853c:	9306      	str	r3, [sp, #24]
 801853e:	eba3 0309 	sub.w	r3, r3, r9
 8018542:	455b      	cmp	r3, fp
 8018544:	dc31      	bgt.n	80185aa <_printf_float+0x36e>
 8018546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018548:	459a      	cmp	sl, r3
 801854a:	dc3a      	bgt.n	80185c2 <_printf_float+0x386>
 801854c:	6823      	ldr	r3, [r4, #0]
 801854e:	07da      	lsls	r2, r3, #31
 8018550:	d437      	bmi.n	80185c2 <_printf_float+0x386>
 8018552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018554:	ebaa 0903 	sub.w	r9, sl, r3
 8018558:	9b06      	ldr	r3, [sp, #24]
 801855a:	ebaa 0303 	sub.w	r3, sl, r3
 801855e:	4599      	cmp	r9, r3
 8018560:	bfa8      	it	ge
 8018562:	4699      	movge	r9, r3
 8018564:	f1b9 0f00 	cmp.w	r9, #0
 8018568:	dc33      	bgt.n	80185d2 <_printf_float+0x396>
 801856a:	f04f 0800 	mov.w	r8, #0
 801856e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018572:	f104 0b1a 	add.w	fp, r4, #26
 8018576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018578:	ebaa 0303 	sub.w	r3, sl, r3
 801857c:	eba3 0309 	sub.w	r3, r3, r9
 8018580:	4543      	cmp	r3, r8
 8018582:	f77f af79 	ble.w	8018478 <_printf_float+0x23c>
 8018586:	2301      	movs	r3, #1
 8018588:	465a      	mov	r2, fp
 801858a:	4631      	mov	r1, r6
 801858c:	4628      	mov	r0, r5
 801858e:	47b8      	blx	r7
 8018590:	3001      	adds	r0, #1
 8018592:	f43f aeae 	beq.w	80182f2 <_printf_float+0xb6>
 8018596:	f108 0801 	add.w	r8, r8, #1
 801859a:	e7ec      	b.n	8018576 <_printf_float+0x33a>
 801859c:	4642      	mov	r2, r8
 801859e:	4631      	mov	r1, r6
 80185a0:	4628      	mov	r0, r5
 80185a2:	47b8      	blx	r7
 80185a4:	3001      	adds	r0, #1
 80185a6:	d1c2      	bne.n	801852e <_printf_float+0x2f2>
 80185a8:	e6a3      	b.n	80182f2 <_printf_float+0xb6>
 80185aa:	2301      	movs	r3, #1
 80185ac:	4631      	mov	r1, r6
 80185ae:	4628      	mov	r0, r5
 80185b0:	9206      	str	r2, [sp, #24]
 80185b2:	47b8      	blx	r7
 80185b4:	3001      	adds	r0, #1
 80185b6:	f43f ae9c 	beq.w	80182f2 <_printf_float+0xb6>
 80185ba:	9a06      	ldr	r2, [sp, #24]
 80185bc:	f10b 0b01 	add.w	fp, fp, #1
 80185c0:	e7bb      	b.n	801853a <_printf_float+0x2fe>
 80185c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80185c6:	4631      	mov	r1, r6
 80185c8:	4628      	mov	r0, r5
 80185ca:	47b8      	blx	r7
 80185cc:	3001      	adds	r0, #1
 80185ce:	d1c0      	bne.n	8018552 <_printf_float+0x316>
 80185d0:	e68f      	b.n	80182f2 <_printf_float+0xb6>
 80185d2:	9a06      	ldr	r2, [sp, #24]
 80185d4:	464b      	mov	r3, r9
 80185d6:	4442      	add	r2, r8
 80185d8:	4631      	mov	r1, r6
 80185da:	4628      	mov	r0, r5
 80185dc:	47b8      	blx	r7
 80185de:	3001      	adds	r0, #1
 80185e0:	d1c3      	bne.n	801856a <_printf_float+0x32e>
 80185e2:	e686      	b.n	80182f2 <_printf_float+0xb6>
 80185e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80185e8:	f1ba 0f01 	cmp.w	sl, #1
 80185ec:	dc01      	bgt.n	80185f2 <_printf_float+0x3b6>
 80185ee:	07db      	lsls	r3, r3, #31
 80185f0:	d536      	bpl.n	8018660 <_printf_float+0x424>
 80185f2:	2301      	movs	r3, #1
 80185f4:	4642      	mov	r2, r8
 80185f6:	4631      	mov	r1, r6
 80185f8:	4628      	mov	r0, r5
 80185fa:	47b8      	blx	r7
 80185fc:	3001      	adds	r0, #1
 80185fe:	f43f ae78 	beq.w	80182f2 <_printf_float+0xb6>
 8018602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018606:	4631      	mov	r1, r6
 8018608:	4628      	mov	r0, r5
 801860a:	47b8      	blx	r7
 801860c:	3001      	adds	r0, #1
 801860e:	f43f ae70 	beq.w	80182f2 <_printf_float+0xb6>
 8018612:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018616:	2200      	movs	r2, #0
 8018618:	2300      	movs	r3, #0
 801861a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801861e:	f7e8 fa7b 	bl	8000b18 <__aeabi_dcmpeq>
 8018622:	b9c0      	cbnz	r0, 8018656 <_printf_float+0x41a>
 8018624:	4653      	mov	r3, sl
 8018626:	f108 0201 	add.w	r2, r8, #1
 801862a:	4631      	mov	r1, r6
 801862c:	4628      	mov	r0, r5
 801862e:	47b8      	blx	r7
 8018630:	3001      	adds	r0, #1
 8018632:	d10c      	bne.n	801864e <_printf_float+0x412>
 8018634:	e65d      	b.n	80182f2 <_printf_float+0xb6>
 8018636:	2301      	movs	r3, #1
 8018638:	465a      	mov	r2, fp
 801863a:	4631      	mov	r1, r6
 801863c:	4628      	mov	r0, r5
 801863e:	47b8      	blx	r7
 8018640:	3001      	adds	r0, #1
 8018642:	f43f ae56 	beq.w	80182f2 <_printf_float+0xb6>
 8018646:	f108 0801 	add.w	r8, r8, #1
 801864a:	45d0      	cmp	r8, sl
 801864c:	dbf3      	blt.n	8018636 <_printf_float+0x3fa>
 801864e:	464b      	mov	r3, r9
 8018650:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018654:	e6df      	b.n	8018416 <_printf_float+0x1da>
 8018656:	f04f 0800 	mov.w	r8, #0
 801865a:	f104 0b1a 	add.w	fp, r4, #26
 801865e:	e7f4      	b.n	801864a <_printf_float+0x40e>
 8018660:	2301      	movs	r3, #1
 8018662:	4642      	mov	r2, r8
 8018664:	e7e1      	b.n	801862a <_printf_float+0x3ee>
 8018666:	2301      	movs	r3, #1
 8018668:	464a      	mov	r2, r9
 801866a:	4631      	mov	r1, r6
 801866c:	4628      	mov	r0, r5
 801866e:	47b8      	blx	r7
 8018670:	3001      	adds	r0, #1
 8018672:	f43f ae3e 	beq.w	80182f2 <_printf_float+0xb6>
 8018676:	f108 0801 	add.w	r8, r8, #1
 801867a:	68e3      	ldr	r3, [r4, #12]
 801867c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801867e:	1a5b      	subs	r3, r3, r1
 8018680:	4543      	cmp	r3, r8
 8018682:	dcf0      	bgt.n	8018666 <_printf_float+0x42a>
 8018684:	e6fc      	b.n	8018480 <_printf_float+0x244>
 8018686:	f04f 0800 	mov.w	r8, #0
 801868a:	f104 0919 	add.w	r9, r4, #25
 801868e:	e7f4      	b.n	801867a <_printf_float+0x43e>

08018690 <_printf_common>:
 8018690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018694:	4616      	mov	r6, r2
 8018696:	4698      	mov	r8, r3
 8018698:	688a      	ldr	r2, [r1, #8]
 801869a:	690b      	ldr	r3, [r1, #16]
 801869c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80186a0:	4293      	cmp	r3, r2
 80186a2:	bfb8      	it	lt
 80186a4:	4613      	movlt	r3, r2
 80186a6:	6033      	str	r3, [r6, #0]
 80186a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80186ac:	4607      	mov	r7, r0
 80186ae:	460c      	mov	r4, r1
 80186b0:	b10a      	cbz	r2, 80186b6 <_printf_common+0x26>
 80186b2:	3301      	adds	r3, #1
 80186b4:	6033      	str	r3, [r6, #0]
 80186b6:	6823      	ldr	r3, [r4, #0]
 80186b8:	0699      	lsls	r1, r3, #26
 80186ba:	bf42      	ittt	mi
 80186bc:	6833      	ldrmi	r3, [r6, #0]
 80186be:	3302      	addmi	r3, #2
 80186c0:	6033      	strmi	r3, [r6, #0]
 80186c2:	6825      	ldr	r5, [r4, #0]
 80186c4:	f015 0506 	ands.w	r5, r5, #6
 80186c8:	d106      	bne.n	80186d8 <_printf_common+0x48>
 80186ca:	f104 0a19 	add.w	sl, r4, #25
 80186ce:	68e3      	ldr	r3, [r4, #12]
 80186d0:	6832      	ldr	r2, [r6, #0]
 80186d2:	1a9b      	subs	r3, r3, r2
 80186d4:	42ab      	cmp	r3, r5
 80186d6:	dc26      	bgt.n	8018726 <_printf_common+0x96>
 80186d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80186dc:	6822      	ldr	r2, [r4, #0]
 80186de:	3b00      	subs	r3, #0
 80186e0:	bf18      	it	ne
 80186e2:	2301      	movne	r3, #1
 80186e4:	0692      	lsls	r2, r2, #26
 80186e6:	d42b      	bmi.n	8018740 <_printf_common+0xb0>
 80186e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80186ec:	4641      	mov	r1, r8
 80186ee:	4638      	mov	r0, r7
 80186f0:	47c8      	blx	r9
 80186f2:	3001      	adds	r0, #1
 80186f4:	d01e      	beq.n	8018734 <_printf_common+0xa4>
 80186f6:	6823      	ldr	r3, [r4, #0]
 80186f8:	6922      	ldr	r2, [r4, #16]
 80186fa:	f003 0306 	and.w	r3, r3, #6
 80186fe:	2b04      	cmp	r3, #4
 8018700:	bf02      	ittt	eq
 8018702:	68e5      	ldreq	r5, [r4, #12]
 8018704:	6833      	ldreq	r3, [r6, #0]
 8018706:	1aed      	subeq	r5, r5, r3
 8018708:	68a3      	ldr	r3, [r4, #8]
 801870a:	bf0c      	ite	eq
 801870c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018710:	2500      	movne	r5, #0
 8018712:	4293      	cmp	r3, r2
 8018714:	bfc4      	itt	gt
 8018716:	1a9b      	subgt	r3, r3, r2
 8018718:	18ed      	addgt	r5, r5, r3
 801871a:	2600      	movs	r6, #0
 801871c:	341a      	adds	r4, #26
 801871e:	42b5      	cmp	r5, r6
 8018720:	d11a      	bne.n	8018758 <_printf_common+0xc8>
 8018722:	2000      	movs	r0, #0
 8018724:	e008      	b.n	8018738 <_printf_common+0xa8>
 8018726:	2301      	movs	r3, #1
 8018728:	4652      	mov	r2, sl
 801872a:	4641      	mov	r1, r8
 801872c:	4638      	mov	r0, r7
 801872e:	47c8      	blx	r9
 8018730:	3001      	adds	r0, #1
 8018732:	d103      	bne.n	801873c <_printf_common+0xac>
 8018734:	f04f 30ff 	mov.w	r0, #4294967295
 8018738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801873c:	3501      	adds	r5, #1
 801873e:	e7c6      	b.n	80186ce <_printf_common+0x3e>
 8018740:	18e1      	adds	r1, r4, r3
 8018742:	1c5a      	adds	r2, r3, #1
 8018744:	2030      	movs	r0, #48	@ 0x30
 8018746:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801874a:	4422      	add	r2, r4
 801874c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018750:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018754:	3302      	adds	r3, #2
 8018756:	e7c7      	b.n	80186e8 <_printf_common+0x58>
 8018758:	2301      	movs	r3, #1
 801875a:	4622      	mov	r2, r4
 801875c:	4641      	mov	r1, r8
 801875e:	4638      	mov	r0, r7
 8018760:	47c8      	blx	r9
 8018762:	3001      	adds	r0, #1
 8018764:	d0e6      	beq.n	8018734 <_printf_common+0xa4>
 8018766:	3601      	adds	r6, #1
 8018768:	e7d9      	b.n	801871e <_printf_common+0x8e>
	...

0801876c <_printf_i>:
 801876c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018770:	7e0f      	ldrb	r7, [r1, #24]
 8018772:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018774:	2f78      	cmp	r7, #120	@ 0x78
 8018776:	4691      	mov	r9, r2
 8018778:	4680      	mov	r8, r0
 801877a:	460c      	mov	r4, r1
 801877c:	469a      	mov	sl, r3
 801877e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018782:	d807      	bhi.n	8018794 <_printf_i+0x28>
 8018784:	2f62      	cmp	r7, #98	@ 0x62
 8018786:	d80a      	bhi.n	801879e <_printf_i+0x32>
 8018788:	2f00      	cmp	r7, #0
 801878a:	f000 80d1 	beq.w	8018930 <_printf_i+0x1c4>
 801878e:	2f58      	cmp	r7, #88	@ 0x58
 8018790:	f000 80b8 	beq.w	8018904 <_printf_i+0x198>
 8018794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018798:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801879c:	e03a      	b.n	8018814 <_printf_i+0xa8>
 801879e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80187a2:	2b15      	cmp	r3, #21
 80187a4:	d8f6      	bhi.n	8018794 <_printf_i+0x28>
 80187a6:	a101      	add	r1, pc, #4	@ (adr r1, 80187ac <_printf_i+0x40>)
 80187a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80187ac:	08018805 	.word	0x08018805
 80187b0:	08018819 	.word	0x08018819
 80187b4:	08018795 	.word	0x08018795
 80187b8:	08018795 	.word	0x08018795
 80187bc:	08018795 	.word	0x08018795
 80187c0:	08018795 	.word	0x08018795
 80187c4:	08018819 	.word	0x08018819
 80187c8:	08018795 	.word	0x08018795
 80187cc:	08018795 	.word	0x08018795
 80187d0:	08018795 	.word	0x08018795
 80187d4:	08018795 	.word	0x08018795
 80187d8:	08018917 	.word	0x08018917
 80187dc:	08018843 	.word	0x08018843
 80187e0:	080188d1 	.word	0x080188d1
 80187e4:	08018795 	.word	0x08018795
 80187e8:	08018795 	.word	0x08018795
 80187ec:	08018939 	.word	0x08018939
 80187f0:	08018795 	.word	0x08018795
 80187f4:	08018843 	.word	0x08018843
 80187f8:	08018795 	.word	0x08018795
 80187fc:	08018795 	.word	0x08018795
 8018800:	080188d9 	.word	0x080188d9
 8018804:	6833      	ldr	r3, [r6, #0]
 8018806:	1d1a      	adds	r2, r3, #4
 8018808:	681b      	ldr	r3, [r3, #0]
 801880a:	6032      	str	r2, [r6, #0]
 801880c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018810:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018814:	2301      	movs	r3, #1
 8018816:	e09c      	b.n	8018952 <_printf_i+0x1e6>
 8018818:	6833      	ldr	r3, [r6, #0]
 801881a:	6820      	ldr	r0, [r4, #0]
 801881c:	1d19      	adds	r1, r3, #4
 801881e:	6031      	str	r1, [r6, #0]
 8018820:	0606      	lsls	r6, r0, #24
 8018822:	d501      	bpl.n	8018828 <_printf_i+0xbc>
 8018824:	681d      	ldr	r5, [r3, #0]
 8018826:	e003      	b.n	8018830 <_printf_i+0xc4>
 8018828:	0645      	lsls	r5, r0, #25
 801882a:	d5fb      	bpl.n	8018824 <_printf_i+0xb8>
 801882c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018830:	2d00      	cmp	r5, #0
 8018832:	da03      	bge.n	801883c <_printf_i+0xd0>
 8018834:	232d      	movs	r3, #45	@ 0x2d
 8018836:	426d      	negs	r5, r5
 8018838:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801883c:	4858      	ldr	r0, [pc, #352]	@ (80189a0 <_printf_i+0x234>)
 801883e:	230a      	movs	r3, #10
 8018840:	e011      	b.n	8018866 <_printf_i+0xfa>
 8018842:	6821      	ldr	r1, [r4, #0]
 8018844:	6833      	ldr	r3, [r6, #0]
 8018846:	0608      	lsls	r0, r1, #24
 8018848:	f853 5b04 	ldr.w	r5, [r3], #4
 801884c:	d402      	bmi.n	8018854 <_printf_i+0xe8>
 801884e:	0649      	lsls	r1, r1, #25
 8018850:	bf48      	it	mi
 8018852:	b2ad      	uxthmi	r5, r5
 8018854:	2f6f      	cmp	r7, #111	@ 0x6f
 8018856:	4852      	ldr	r0, [pc, #328]	@ (80189a0 <_printf_i+0x234>)
 8018858:	6033      	str	r3, [r6, #0]
 801885a:	bf14      	ite	ne
 801885c:	230a      	movne	r3, #10
 801885e:	2308      	moveq	r3, #8
 8018860:	2100      	movs	r1, #0
 8018862:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018866:	6866      	ldr	r6, [r4, #4]
 8018868:	60a6      	str	r6, [r4, #8]
 801886a:	2e00      	cmp	r6, #0
 801886c:	db05      	blt.n	801887a <_printf_i+0x10e>
 801886e:	6821      	ldr	r1, [r4, #0]
 8018870:	432e      	orrs	r6, r5
 8018872:	f021 0104 	bic.w	r1, r1, #4
 8018876:	6021      	str	r1, [r4, #0]
 8018878:	d04b      	beq.n	8018912 <_printf_i+0x1a6>
 801887a:	4616      	mov	r6, r2
 801887c:	fbb5 f1f3 	udiv	r1, r5, r3
 8018880:	fb03 5711 	mls	r7, r3, r1, r5
 8018884:	5dc7      	ldrb	r7, [r0, r7]
 8018886:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801888a:	462f      	mov	r7, r5
 801888c:	42bb      	cmp	r3, r7
 801888e:	460d      	mov	r5, r1
 8018890:	d9f4      	bls.n	801887c <_printf_i+0x110>
 8018892:	2b08      	cmp	r3, #8
 8018894:	d10b      	bne.n	80188ae <_printf_i+0x142>
 8018896:	6823      	ldr	r3, [r4, #0]
 8018898:	07df      	lsls	r7, r3, #31
 801889a:	d508      	bpl.n	80188ae <_printf_i+0x142>
 801889c:	6923      	ldr	r3, [r4, #16]
 801889e:	6861      	ldr	r1, [r4, #4]
 80188a0:	4299      	cmp	r1, r3
 80188a2:	bfde      	ittt	le
 80188a4:	2330      	movle	r3, #48	@ 0x30
 80188a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80188aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80188ae:	1b92      	subs	r2, r2, r6
 80188b0:	6122      	str	r2, [r4, #16]
 80188b2:	f8cd a000 	str.w	sl, [sp]
 80188b6:	464b      	mov	r3, r9
 80188b8:	aa03      	add	r2, sp, #12
 80188ba:	4621      	mov	r1, r4
 80188bc:	4640      	mov	r0, r8
 80188be:	f7ff fee7 	bl	8018690 <_printf_common>
 80188c2:	3001      	adds	r0, #1
 80188c4:	d14a      	bne.n	801895c <_printf_i+0x1f0>
 80188c6:	f04f 30ff 	mov.w	r0, #4294967295
 80188ca:	b004      	add	sp, #16
 80188cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188d0:	6823      	ldr	r3, [r4, #0]
 80188d2:	f043 0320 	orr.w	r3, r3, #32
 80188d6:	6023      	str	r3, [r4, #0]
 80188d8:	4832      	ldr	r0, [pc, #200]	@ (80189a4 <_printf_i+0x238>)
 80188da:	2778      	movs	r7, #120	@ 0x78
 80188dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80188e0:	6823      	ldr	r3, [r4, #0]
 80188e2:	6831      	ldr	r1, [r6, #0]
 80188e4:	061f      	lsls	r7, r3, #24
 80188e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80188ea:	d402      	bmi.n	80188f2 <_printf_i+0x186>
 80188ec:	065f      	lsls	r7, r3, #25
 80188ee:	bf48      	it	mi
 80188f0:	b2ad      	uxthmi	r5, r5
 80188f2:	6031      	str	r1, [r6, #0]
 80188f4:	07d9      	lsls	r1, r3, #31
 80188f6:	bf44      	itt	mi
 80188f8:	f043 0320 	orrmi.w	r3, r3, #32
 80188fc:	6023      	strmi	r3, [r4, #0]
 80188fe:	b11d      	cbz	r5, 8018908 <_printf_i+0x19c>
 8018900:	2310      	movs	r3, #16
 8018902:	e7ad      	b.n	8018860 <_printf_i+0xf4>
 8018904:	4826      	ldr	r0, [pc, #152]	@ (80189a0 <_printf_i+0x234>)
 8018906:	e7e9      	b.n	80188dc <_printf_i+0x170>
 8018908:	6823      	ldr	r3, [r4, #0]
 801890a:	f023 0320 	bic.w	r3, r3, #32
 801890e:	6023      	str	r3, [r4, #0]
 8018910:	e7f6      	b.n	8018900 <_printf_i+0x194>
 8018912:	4616      	mov	r6, r2
 8018914:	e7bd      	b.n	8018892 <_printf_i+0x126>
 8018916:	6833      	ldr	r3, [r6, #0]
 8018918:	6825      	ldr	r5, [r4, #0]
 801891a:	6961      	ldr	r1, [r4, #20]
 801891c:	1d18      	adds	r0, r3, #4
 801891e:	6030      	str	r0, [r6, #0]
 8018920:	062e      	lsls	r6, r5, #24
 8018922:	681b      	ldr	r3, [r3, #0]
 8018924:	d501      	bpl.n	801892a <_printf_i+0x1be>
 8018926:	6019      	str	r1, [r3, #0]
 8018928:	e002      	b.n	8018930 <_printf_i+0x1c4>
 801892a:	0668      	lsls	r0, r5, #25
 801892c:	d5fb      	bpl.n	8018926 <_printf_i+0x1ba>
 801892e:	8019      	strh	r1, [r3, #0]
 8018930:	2300      	movs	r3, #0
 8018932:	6123      	str	r3, [r4, #16]
 8018934:	4616      	mov	r6, r2
 8018936:	e7bc      	b.n	80188b2 <_printf_i+0x146>
 8018938:	6833      	ldr	r3, [r6, #0]
 801893a:	1d1a      	adds	r2, r3, #4
 801893c:	6032      	str	r2, [r6, #0]
 801893e:	681e      	ldr	r6, [r3, #0]
 8018940:	6862      	ldr	r2, [r4, #4]
 8018942:	2100      	movs	r1, #0
 8018944:	4630      	mov	r0, r6
 8018946:	f7e7 fc6b 	bl	8000220 <memchr>
 801894a:	b108      	cbz	r0, 8018950 <_printf_i+0x1e4>
 801894c:	1b80      	subs	r0, r0, r6
 801894e:	6060      	str	r0, [r4, #4]
 8018950:	6863      	ldr	r3, [r4, #4]
 8018952:	6123      	str	r3, [r4, #16]
 8018954:	2300      	movs	r3, #0
 8018956:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801895a:	e7aa      	b.n	80188b2 <_printf_i+0x146>
 801895c:	6923      	ldr	r3, [r4, #16]
 801895e:	4632      	mov	r2, r6
 8018960:	4649      	mov	r1, r9
 8018962:	4640      	mov	r0, r8
 8018964:	47d0      	blx	sl
 8018966:	3001      	adds	r0, #1
 8018968:	d0ad      	beq.n	80188c6 <_printf_i+0x15a>
 801896a:	6823      	ldr	r3, [r4, #0]
 801896c:	079b      	lsls	r3, r3, #30
 801896e:	d413      	bmi.n	8018998 <_printf_i+0x22c>
 8018970:	68e0      	ldr	r0, [r4, #12]
 8018972:	9b03      	ldr	r3, [sp, #12]
 8018974:	4298      	cmp	r0, r3
 8018976:	bfb8      	it	lt
 8018978:	4618      	movlt	r0, r3
 801897a:	e7a6      	b.n	80188ca <_printf_i+0x15e>
 801897c:	2301      	movs	r3, #1
 801897e:	4632      	mov	r2, r6
 8018980:	4649      	mov	r1, r9
 8018982:	4640      	mov	r0, r8
 8018984:	47d0      	blx	sl
 8018986:	3001      	adds	r0, #1
 8018988:	d09d      	beq.n	80188c6 <_printf_i+0x15a>
 801898a:	3501      	adds	r5, #1
 801898c:	68e3      	ldr	r3, [r4, #12]
 801898e:	9903      	ldr	r1, [sp, #12]
 8018990:	1a5b      	subs	r3, r3, r1
 8018992:	42ab      	cmp	r3, r5
 8018994:	dcf2      	bgt.n	801897c <_printf_i+0x210>
 8018996:	e7eb      	b.n	8018970 <_printf_i+0x204>
 8018998:	2500      	movs	r5, #0
 801899a:	f104 0619 	add.w	r6, r4, #25
 801899e:	e7f5      	b.n	801898c <_printf_i+0x220>
 80189a0:	0801d1ea 	.word	0x0801d1ea
 80189a4:	0801d1fb 	.word	0x0801d1fb

080189a8 <std>:
 80189a8:	2300      	movs	r3, #0
 80189aa:	b510      	push	{r4, lr}
 80189ac:	4604      	mov	r4, r0
 80189ae:	e9c0 3300 	strd	r3, r3, [r0]
 80189b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80189b6:	6083      	str	r3, [r0, #8]
 80189b8:	8181      	strh	r1, [r0, #12]
 80189ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80189bc:	81c2      	strh	r2, [r0, #14]
 80189be:	6183      	str	r3, [r0, #24]
 80189c0:	4619      	mov	r1, r3
 80189c2:	2208      	movs	r2, #8
 80189c4:	305c      	adds	r0, #92	@ 0x5c
 80189c6:	f000 f966 	bl	8018c96 <memset>
 80189ca:	4b0d      	ldr	r3, [pc, #52]	@ (8018a00 <std+0x58>)
 80189cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80189ce:	4b0d      	ldr	r3, [pc, #52]	@ (8018a04 <std+0x5c>)
 80189d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80189d2:	4b0d      	ldr	r3, [pc, #52]	@ (8018a08 <std+0x60>)
 80189d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80189d6:	4b0d      	ldr	r3, [pc, #52]	@ (8018a0c <std+0x64>)
 80189d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80189da:	4b0d      	ldr	r3, [pc, #52]	@ (8018a10 <std+0x68>)
 80189dc:	6224      	str	r4, [r4, #32]
 80189de:	429c      	cmp	r4, r3
 80189e0:	d006      	beq.n	80189f0 <std+0x48>
 80189e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80189e6:	4294      	cmp	r4, r2
 80189e8:	d002      	beq.n	80189f0 <std+0x48>
 80189ea:	33d0      	adds	r3, #208	@ 0xd0
 80189ec:	429c      	cmp	r4, r3
 80189ee:	d105      	bne.n	80189fc <std+0x54>
 80189f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80189f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80189f8:	f000 b9ca 	b.w	8018d90 <__retarget_lock_init_recursive>
 80189fc:	bd10      	pop	{r4, pc}
 80189fe:	bf00      	nop
 8018a00:	08018bdd 	.word	0x08018bdd
 8018a04:	08018bff 	.word	0x08018bff
 8018a08:	08018c37 	.word	0x08018c37
 8018a0c:	08018c5b 	.word	0x08018c5b
 8018a10:	20003d94 	.word	0x20003d94

08018a14 <stdio_exit_handler>:
 8018a14:	4a02      	ldr	r2, [pc, #8]	@ (8018a20 <stdio_exit_handler+0xc>)
 8018a16:	4903      	ldr	r1, [pc, #12]	@ (8018a24 <stdio_exit_handler+0x10>)
 8018a18:	4803      	ldr	r0, [pc, #12]	@ (8018a28 <stdio_exit_handler+0x14>)
 8018a1a:	f000 b869 	b.w	8018af0 <_fwalk_sglue>
 8018a1e:	bf00      	nop
 8018a20:	200001a0 	.word	0x200001a0
 8018a24:	0801a715 	.word	0x0801a715
 8018a28:	200001b0 	.word	0x200001b0

08018a2c <cleanup_stdio>:
 8018a2c:	6841      	ldr	r1, [r0, #4]
 8018a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8018a60 <cleanup_stdio+0x34>)
 8018a30:	4299      	cmp	r1, r3
 8018a32:	b510      	push	{r4, lr}
 8018a34:	4604      	mov	r4, r0
 8018a36:	d001      	beq.n	8018a3c <cleanup_stdio+0x10>
 8018a38:	f001 fe6c 	bl	801a714 <_fflush_r>
 8018a3c:	68a1      	ldr	r1, [r4, #8]
 8018a3e:	4b09      	ldr	r3, [pc, #36]	@ (8018a64 <cleanup_stdio+0x38>)
 8018a40:	4299      	cmp	r1, r3
 8018a42:	d002      	beq.n	8018a4a <cleanup_stdio+0x1e>
 8018a44:	4620      	mov	r0, r4
 8018a46:	f001 fe65 	bl	801a714 <_fflush_r>
 8018a4a:	68e1      	ldr	r1, [r4, #12]
 8018a4c:	4b06      	ldr	r3, [pc, #24]	@ (8018a68 <cleanup_stdio+0x3c>)
 8018a4e:	4299      	cmp	r1, r3
 8018a50:	d004      	beq.n	8018a5c <cleanup_stdio+0x30>
 8018a52:	4620      	mov	r0, r4
 8018a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a58:	f001 be5c 	b.w	801a714 <_fflush_r>
 8018a5c:	bd10      	pop	{r4, pc}
 8018a5e:	bf00      	nop
 8018a60:	20003d94 	.word	0x20003d94
 8018a64:	20003dfc 	.word	0x20003dfc
 8018a68:	20003e64 	.word	0x20003e64

08018a6c <global_stdio_init.part.0>:
 8018a6c:	b510      	push	{r4, lr}
 8018a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8018a9c <global_stdio_init.part.0+0x30>)
 8018a70:	4c0b      	ldr	r4, [pc, #44]	@ (8018aa0 <global_stdio_init.part.0+0x34>)
 8018a72:	4a0c      	ldr	r2, [pc, #48]	@ (8018aa4 <global_stdio_init.part.0+0x38>)
 8018a74:	601a      	str	r2, [r3, #0]
 8018a76:	4620      	mov	r0, r4
 8018a78:	2200      	movs	r2, #0
 8018a7a:	2104      	movs	r1, #4
 8018a7c:	f7ff ff94 	bl	80189a8 <std>
 8018a80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018a84:	2201      	movs	r2, #1
 8018a86:	2109      	movs	r1, #9
 8018a88:	f7ff ff8e 	bl	80189a8 <std>
 8018a8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018a90:	2202      	movs	r2, #2
 8018a92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018a96:	2112      	movs	r1, #18
 8018a98:	f7ff bf86 	b.w	80189a8 <std>
 8018a9c:	20003ecc 	.word	0x20003ecc
 8018aa0:	20003d94 	.word	0x20003d94
 8018aa4:	08018a15 	.word	0x08018a15

08018aa8 <__sfp_lock_acquire>:
 8018aa8:	4801      	ldr	r0, [pc, #4]	@ (8018ab0 <__sfp_lock_acquire+0x8>)
 8018aaa:	f000 b972 	b.w	8018d92 <__retarget_lock_acquire_recursive>
 8018aae:	bf00      	nop
 8018ab0:	20003ed5 	.word	0x20003ed5

08018ab4 <__sfp_lock_release>:
 8018ab4:	4801      	ldr	r0, [pc, #4]	@ (8018abc <__sfp_lock_release+0x8>)
 8018ab6:	f000 b96d 	b.w	8018d94 <__retarget_lock_release_recursive>
 8018aba:	bf00      	nop
 8018abc:	20003ed5 	.word	0x20003ed5

08018ac0 <__sinit>:
 8018ac0:	b510      	push	{r4, lr}
 8018ac2:	4604      	mov	r4, r0
 8018ac4:	f7ff fff0 	bl	8018aa8 <__sfp_lock_acquire>
 8018ac8:	6a23      	ldr	r3, [r4, #32]
 8018aca:	b11b      	cbz	r3, 8018ad4 <__sinit+0x14>
 8018acc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ad0:	f7ff bff0 	b.w	8018ab4 <__sfp_lock_release>
 8018ad4:	4b04      	ldr	r3, [pc, #16]	@ (8018ae8 <__sinit+0x28>)
 8018ad6:	6223      	str	r3, [r4, #32]
 8018ad8:	4b04      	ldr	r3, [pc, #16]	@ (8018aec <__sinit+0x2c>)
 8018ada:	681b      	ldr	r3, [r3, #0]
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	d1f5      	bne.n	8018acc <__sinit+0xc>
 8018ae0:	f7ff ffc4 	bl	8018a6c <global_stdio_init.part.0>
 8018ae4:	e7f2      	b.n	8018acc <__sinit+0xc>
 8018ae6:	bf00      	nop
 8018ae8:	08018a2d 	.word	0x08018a2d
 8018aec:	20003ecc 	.word	0x20003ecc

08018af0 <_fwalk_sglue>:
 8018af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018af4:	4607      	mov	r7, r0
 8018af6:	4688      	mov	r8, r1
 8018af8:	4614      	mov	r4, r2
 8018afa:	2600      	movs	r6, #0
 8018afc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018b00:	f1b9 0901 	subs.w	r9, r9, #1
 8018b04:	d505      	bpl.n	8018b12 <_fwalk_sglue+0x22>
 8018b06:	6824      	ldr	r4, [r4, #0]
 8018b08:	2c00      	cmp	r4, #0
 8018b0a:	d1f7      	bne.n	8018afc <_fwalk_sglue+0xc>
 8018b0c:	4630      	mov	r0, r6
 8018b0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018b12:	89ab      	ldrh	r3, [r5, #12]
 8018b14:	2b01      	cmp	r3, #1
 8018b16:	d907      	bls.n	8018b28 <_fwalk_sglue+0x38>
 8018b18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018b1c:	3301      	adds	r3, #1
 8018b1e:	d003      	beq.n	8018b28 <_fwalk_sglue+0x38>
 8018b20:	4629      	mov	r1, r5
 8018b22:	4638      	mov	r0, r7
 8018b24:	47c0      	blx	r8
 8018b26:	4306      	orrs	r6, r0
 8018b28:	3568      	adds	r5, #104	@ 0x68
 8018b2a:	e7e9      	b.n	8018b00 <_fwalk_sglue+0x10>

08018b2c <sniprintf>:
 8018b2c:	b40c      	push	{r2, r3}
 8018b2e:	b530      	push	{r4, r5, lr}
 8018b30:	4b18      	ldr	r3, [pc, #96]	@ (8018b94 <sniprintf+0x68>)
 8018b32:	1e0c      	subs	r4, r1, #0
 8018b34:	681d      	ldr	r5, [r3, #0]
 8018b36:	b09d      	sub	sp, #116	@ 0x74
 8018b38:	da08      	bge.n	8018b4c <sniprintf+0x20>
 8018b3a:	238b      	movs	r3, #139	@ 0x8b
 8018b3c:	602b      	str	r3, [r5, #0]
 8018b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8018b42:	b01d      	add	sp, #116	@ 0x74
 8018b44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018b48:	b002      	add	sp, #8
 8018b4a:	4770      	bx	lr
 8018b4c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018b50:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018b54:	f04f 0300 	mov.w	r3, #0
 8018b58:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018b5a:	bf14      	ite	ne
 8018b5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018b60:	4623      	moveq	r3, r4
 8018b62:	9304      	str	r3, [sp, #16]
 8018b64:	9307      	str	r3, [sp, #28]
 8018b66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018b6a:	9002      	str	r0, [sp, #8]
 8018b6c:	9006      	str	r0, [sp, #24]
 8018b6e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018b72:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018b74:	ab21      	add	r3, sp, #132	@ 0x84
 8018b76:	a902      	add	r1, sp, #8
 8018b78:	4628      	mov	r0, r5
 8018b7a:	9301      	str	r3, [sp, #4]
 8018b7c:	f001 fc4a 	bl	801a414 <_svfiprintf_r>
 8018b80:	1c43      	adds	r3, r0, #1
 8018b82:	bfbc      	itt	lt
 8018b84:	238b      	movlt	r3, #139	@ 0x8b
 8018b86:	602b      	strlt	r3, [r5, #0]
 8018b88:	2c00      	cmp	r4, #0
 8018b8a:	d0da      	beq.n	8018b42 <sniprintf+0x16>
 8018b8c:	9b02      	ldr	r3, [sp, #8]
 8018b8e:	2200      	movs	r2, #0
 8018b90:	701a      	strb	r2, [r3, #0]
 8018b92:	e7d6      	b.n	8018b42 <sniprintf+0x16>
 8018b94:	200001ac 	.word	0x200001ac

08018b98 <siprintf>:
 8018b98:	b40e      	push	{r1, r2, r3}
 8018b9a:	b510      	push	{r4, lr}
 8018b9c:	b09d      	sub	sp, #116	@ 0x74
 8018b9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018ba0:	9002      	str	r0, [sp, #8]
 8018ba2:	9006      	str	r0, [sp, #24]
 8018ba4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018ba8:	480a      	ldr	r0, [pc, #40]	@ (8018bd4 <siprintf+0x3c>)
 8018baa:	9107      	str	r1, [sp, #28]
 8018bac:	9104      	str	r1, [sp, #16]
 8018bae:	490a      	ldr	r1, [pc, #40]	@ (8018bd8 <siprintf+0x40>)
 8018bb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8018bb4:	9105      	str	r1, [sp, #20]
 8018bb6:	2400      	movs	r4, #0
 8018bb8:	a902      	add	r1, sp, #8
 8018bba:	6800      	ldr	r0, [r0, #0]
 8018bbc:	9301      	str	r3, [sp, #4]
 8018bbe:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018bc0:	f001 fc28 	bl	801a414 <_svfiprintf_r>
 8018bc4:	9b02      	ldr	r3, [sp, #8]
 8018bc6:	701c      	strb	r4, [r3, #0]
 8018bc8:	b01d      	add	sp, #116	@ 0x74
 8018bca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018bce:	b003      	add	sp, #12
 8018bd0:	4770      	bx	lr
 8018bd2:	bf00      	nop
 8018bd4:	200001ac 	.word	0x200001ac
 8018bd8:	ffff0208 	.word	0xffff0208

08018bdc <__sread>:
 8018bdc:	b510      	push	{r4, lr}
 8018bde:	460c      	mov	r4, r1
 8018be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018be4:	f000 f886 	bl	8018cf4 <_read_r>
 8018be8:	2800      	cmp	r0, #0
 8018bea:	bfab      	itete	ge
 8018bec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018bee:	89a3      	ldrhlt	r3, [r4, #12]
 8018bf0:	181b      	addge	r3, r3, r0
 8018bf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018bf6:	bfac      	ite	ge
 8018bf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018bfa:	81a3      	strhlt	r3, [r4, #12]
 8018bfc:	bd10      	pop	{r4, pc}

08018bfe <__swrite>:
 8018bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c02:	461f      	mov	r7, r3
 8018c04:	898b      	ldrh	r3, [r1, #12]
 8018c06:	05db      	lsls	r3, r3, #23
 8018c08:	4605      	mov	r5, r0
 8018c0a:	460c      	mov	r4, r1
 8018c0c:	4616      	mov	r6, r2
 8018c0e:	d505      	bpl.n	8018c1c <__swrite+0x1e>
 8018c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018c14:	2302      	movs	r3, #2
 8018c16:	2200      	movs	r2, #0
 8018c18:	f000 f85a 	bl	8018cd0 <_lseek_r>
 8018c1c:	89a3      	ldrh	r3, [r4, #12]
 8018c1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018c22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018c26:	81a3      	strh	r3, [r4, #12]
 8018c28:	4632      	mov	r2, r6
 8018c2a:	463b      	mov	r3, r7
 8018c2c:	4628      	mov	r0, r5
 8018c2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018c32:	f000 b871 	b.w	8018d18 <_write_r>

08018c36 <__sseek>:
 8018c36:	b510      	push	{r4, lr}
 8018c38:	460c      	mov	r4, r1
 8018c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018c3e:	f000 f847 	bl	8018cd0 <_lseek_r>
 8018c42:	1c43      	adds	r3, r0, #1
 8018c44:	89a3      	ldrh	r3, [r4, #12]
 8018c46:	bf15      	itete	ne
 8018c48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018c4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018c4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018c52:	81a3      	strheq	r3, [r4, #12]
 8018c54:	bf18      	it	ne
 8018c56:	81a3      	strhne	r3, [r4, #12]
 8018c58:	bd10      	pop	{r4, pc}

08018c5a <__sclose>:
 8018c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018c5e:	f000 b827 	b.w	8018cb0 <_close_r>

08018c62 <memmove>:
 8018c62:	4288      	cmp	r0, r1
 8018c64:	b510      	push	{r4, lr}
 8018c66:	eb01 0402 	add.w	r4, r1, r2
 8018c6a:	d902      	bls.n	8018c72 <memmove+0x10>
 8018c6c:	4284      	cmp	r4, r0
 8018c6e:	4623      	mov	r3, r4
 8018c70:	d807      	bhi.n	8018c82 <memmove+0x20>
 8018c72:	1e43      	subs	r3, r0, #1
 8018c74:	42a1      	cmp	r1, r4
 8018c76:	d008      	beq.n	8018c8a <memmove+0x28>
 8018c78:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018c7c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018c80:	e7f8      	b.n	8018c74 <memmove+0x12>
 8018c82:	4402      	add	r2, r0
 8018c84:	4601      	mov	r1, r0
 8018c86:	428a      	cmp	r2, r1
 8018c88:	d100      	bne.n	8018c8c <memmove+0x2a>
 8018c8a:	bd10      	pop	{r4, pc}
 8018c8c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018c90:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018c94:	e7f7      	b.n	8018c86 <memmove+0x24>

08018c96 <memset>:
 8018c96:	4402      	add	r2, r0
 8018c98:	4603      	mov	r3, r0
 8018c9a:	4293      	cmp	r3, r2
 8018c9c:	d100      	bne.n	8018ca0 <memset+0xa>
 8018c9e:	4770      	bx	lr
 8018ca0:	f803 1b01 	strb.w	r1, [r3], #1
 8018ca4:	e7f9      	b.n	8018c9a <memset+0x4>
	...

08018ca8 <_localeconv_r>:
 8018ca8:	4800      	ldr	r0, [pc, #0]	@ (8018cac <_localeconv_r+0x4>)
 8018caa:	4770      	bx	lr
 8018cac:	200002ec 	.word	0x200002ec

08018cb0 <_close_r>:
 8018cb0:	b538      	push	{r3, r4, r5, lr}
 8018cb2:	4d06      	ldr	r5, [pc, #24]	@ (8018ccc <_close_r+0x1c>)
 8018cb4:	2300      	movs	r3, #0
 8018cb6:	4604      	mov	r4, r0
 8018cb8:	4608      	mov	r0, r1
 8018cba:	602b      	str	r3, [r5, #0]
 8018cbc:	f7ec fac2 	bl	8005244 <_close>
 8018cc0:	1c43      	adds	r3, r0, #1
 8018cc2:	d102      	bne.n	8018cca <_close_r+0x1a>
 8018cc4:	682b      	ldr	r3, [r5, #0]
 8018cc6:	b103      	cbz	r3, 8018cca <_close_r+0x1a>
 8018cc8:	6023      	str	r3, [r4, #0]
 8018cca:	bd38      	pop	{r3, r4, r5, pc}
 8018ccc:	20003ed0 	.word	0x20003ed0

08018cd0 <_lseek_r>:
 8018cd0:	b538      	push	{r3, r4, r5, lr}
 8018cd2:	4d07      	ldr	r5, [pc, #28]	@ (8018cf0 <_lseek_r+0x20>)
 8018cd4:	4604      	mov	r4, r0
 8018cd6:	4608      	mov	r0, r1
 8018cd8:	4611      	mov	r1, r2
 8018cda:	2200      	movs	r2, #0
 8018cdc:	602a      	str	r2, [r5, #0]
 8018cde:	461a      	mov	r2, r3
 8018ce0:	f7ec fad7 	bl	8005292 <_lseek>
 8018ce4:	1c43      	adds	r3, r0, #1
 8018ce6:	d102      	bne.n	8018cee <_lseek_r+0x1e>
 8018ce8:	682b      	ldr	r3, [r5, #0]
 8018cea:	b103      	cbz	r3, 8018cee <_lseek_r+0x1e>
 8018cec:	6023      	str	r3, [r4, #0]
 8018cee:	bd38      	pop	{r3, r4, r5, pc}
 8018cf0:	20003ed0 	.word	0x20003ed0

08018cf4 <_read_r>:
 8018cf4:	b538      	push	{r3, r4, r5, lr}
 8018cf6:	4d07      	ldr	r5, [pc, #28]	@ (8018d14 <_read_r+0x20>)
 8018cf8:	4604      	mov	r4, r0
 8018cfa:	4608      	mov	r0, r1
 8018cfc:	4611      	mov	r1, r2
 8018cfe:	2200      	movs	r2, #0
 8018d00:	602a      	str	r2, [r5, #0]
 8018d02:	461a      	mov	r2, r3
 8018d04:	f7ec fa65 	bl	80051d2 <_read>
 8018d08:	1c43      	adds	r3, r0, #1
 8018d0a:	d102      	bne.n	8018d12 <_read_r+0x1e>
 8018d0c:	682b      	ldr	r3, [r5, #0]
 8018d0e:	b103      	cbz	r3, 8018d12 <_read_r+0x1e>
 8018d10:	6023      	str	r3, [r4, #0]
 8018d12:	bd38      	pop	{r3, r4, r5, pc}
 8018d14:	20003ed0 	.word	0x20003ed0

08018d18 <_write_r>:
 8018d18:	b538      	push	{r3, r4, r5, lr}
 8018d1a:	4d07      	ldr	r5, [pc, #28]	@ (8018d38 <_write_r+0x20>)
 8018d1c:	4604      	mov	r4, r0
 8018d1e:	4608      	mov	r0, r1
 8018d20:	4611      	mov	r1, r2
 8018d22:	2200      	movs	r2, #0
 8018d24:	602a      	str	r2, [r5, #0]
 8018d26:	461a      	mov	r2, r3
 8018d28:	f7ec fa70 	bl	800520c <_write>
 8018d2c:	1c43      	adds	r3, r0, #1
 8018d2e:	d102      	bne.n	8018d36 <_write_r+0x1e>
 8018d30:	682b      	ldr	r3, [r5, #0]
 8018d32:	b103      	cbz	r3, 8018d36 <_write_r+0x1e>
 8018d34:	6023      	str	r3, [r4, #0]
 8018d36:	bd38      	pop	{r3, r4, r5, pc}
 8018d38:	20003ed0 	.word	0x20003ed0

08018d3c <__errno>:
 8018d3c:	4b01      	ldr	r3, [pc, #4]	@ (8018d44 <__errno+0x8>)
 8018d3e:	6818      	ldr	r0, [r3, #0]
 8018d40:	4770      	bx	lr
 8018d42:	bf00      	nop
 8018d44:	200001ac 	.word	0x200001ac

08018d48 <__libc_init_array>:
 8018d48:	b570      	push	{r4, r5, r6, lr}
 8018d4a:	4d0d      	ldr	r5, [pc, #52]	@ (8018d80 <__libc_init_array+0x38>)
 8018d4c:	4c0d      	ldr	r4, [pc, #52]	@ (8018d84 <__libc_init_array+0x3c>)
 8018d4e:	1b64      	subs	r4, r4, r5
 8018d50:	10a4      	asrs	r4, r4, #2
 8018d52:	2600      	movs	r6, #0
 8018d54:	42a6      	cmp	r6, r4
 8018d56:	d109      	bne.n	8018d6c <__libc_init_array+0x24>
 8018d58:	4d0b      	ldr	r5, [pc, #44]	@ (8018d88 <__libc_init_array+0x40>)
 8018d5a:	4c0c      	ldr	r4, [pc, #48]	@ (8018d8c <__libc_init_array+0x44>)
 8018d5c:	f002 f850 	bl	801ae00 <_init>
 8018d60:	1b64      	subs	r4, r4, r5
 8018d62:	10a4      	asrs	r4, r4, #2
 8018d64:	2600      	movs	r6, #0
 8018d66:	42a6      	cmp	r6, r4
 8018d68:	d105      	bne.n	8018d76 <__libc_init_array+0x2e>
 8018d6a:	bd70      	pop	{r4, r5, r6, pc}
 8018d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8018d70:	4798      	blx	r3
 8018d72:	3601      	adds	r6, #1
 8018d74:	e7ee      	b.n	8018d54 <__libc_init_array+0xc>
 8018d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8018d7a:	4798      	blx	r3
 8018d7c:	3601      	adds	r6, #1
 8018d7e:	e7f2      	b.n	8018d66 <__libc_init_array+0x1e>
 8018d80:	0801d554 	.word	0x0801d554
 8018d84:	0801d554 	.word	0x0801d554
 8018d88:	0801d554 	.word	0x0801d554
 8018d8c:	0801d558 	.word	0x0801d558

08018d90 <__retarget_lock_init_recursive>:
 8018d90:	4770      	bx	lr

08018d92 <__retarget_lock_acquire_recursive>:
 8018d92:	4770      	bx	lr

08018d94 <__retarget_lock_release_recursive>:
 8018d94:	4770      	bx	lr

08018d96 <memcpy>:
 8018d96:	440a      	add	r2, r1
 8018d98:	4291      	cmp	r1, r2
 8018d9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8018d9e:	d100      	bne.n	8018da2 <memcpy+0xc>
 8018da0:	4770      	bx	lr
 8018da2:	b510      	push	{r4, lr}
 8018da4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018da8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018dac:	4291      	cmp	r1, r2
 8018dae:	d1f9      	bne.n	8018da4 <memcpy+0xe>
 8018db0:	bd10      	pop	{r4, pc}

08018db2 <quorem>:
 8018db2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018db6:	6903      	ldr	r3, [r0, #16]
 8018db8:	690c      	ldr	r4, [r1, #16]
 8018dba:	42a3      	cmp	r3, r4
 8018dbc:	4607      	mov	r7, r0
 8018dbe:	db7e      	blt.n	8018ebe <quorem+0x10c>
 8018dc0:	3c01      	subs	r4, #1
 8018dc2:	f101 0814 	add.w	r8, r1, #20
 8018dc6:	00a3      	lsls	r3, r4, #2
 8018dc8:	f100 0514 	add.w	r5, r0, #20
 8018dcc:	9300      	str	r3, [sp, #0]
 8018dce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018dd2:	9301      	str	r3, [sp, #4]
 8018dd4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018dd8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018ddc:	3301      	adds	r3, #1
 8018dde:	429a      	cmp	r2, r3
 8018de0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018de4:	fbb2 f6f3 	udiv	r6, r2, r3
 8018de8:	d32e      	bcc.n	8018e48 <quorem+0x96>
 8018dea:	f04f 0a00 	mov.w	sl, #0
 8018dee:	46c4      	mov	ip, r8
 8018df0:	46ae      	mov	lr, r5
 8018df2:	46d3      	mov	fp, sl
 8018df4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8018df8:	b298      	uxth	r0, r3
 8018dfa:	fb06 a000 	mla	r0, r6, r0, sl
 8018dfe:	0c02      	lsrs	r2, r0, #16
 8018e00:	0c1b      	lsrs	r3, r3, #16
 8018e02:	fb06 2303 	mla	r3, r6, r3, r2
 8018e06:	f8de 2000 	ldr.w	r2, [lr]
 8018e0a:	b280      	uxth	r0, r0
 8018e0c:	b292      	uxth	r2, r2
 8018e0e:	1a12      	subs	r2, r2, r0
 8018e10:	445a      	add	r2, fp
 8018e12:	f8de 0000 	ldr.w	r0, [lr]
 8018e16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018e1a:	b29b      	uxth	r3, r3
 8018e1c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018e20:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8018e24:	b292      	uxth	r2, r2
 8018e26:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8018e2a:	45e1      	cmp	r9, ip
 8018e2c:	f84e 2b04 	str.w	r2, [lr], #4
 8018e30:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018e34:	d2de      	bcs.n	8018df4 <quorem+0x42>
 8018e36:	9b00      	ldr	r3, [sp, #0]
 8018e38:	58eb      	ldr	r3, [r5, r3]
 8018e3a:	b92b      	cbnz	r3, 8018e48 <quorem+0x96>
 8018e3c:	9b01      	ldr	r3, [sp, #4]
 8018e3e:	3b04      	subs	r3, #4
 8018e40:	429d      	cmp	r5, r3
 8018e42:	461a      	mov	r2, r3
 8018e44:	d32f      	bcc.n	8018ea6 <quorem+0xf4>
 8018e46:	613c      	str	r4, [r7, #16]
 8018e48:	4638      	mov	r0, r7
 8018e4a:	f001 f97f 	bl	801a14c <__mcmp>
 8018e4e:	2800      	cmp	r0, #0
 8018e50:	db25      	blt.n	8018e9e <quorem+0xec>
 8018e52:	4629      	mov	r1, r5
 8018e54:	2000      	movs	r0, #0
 8018e56:	f858 2b04 	ldr.w	r2, [r8], #4
 8018e5a:	f8d1 c000 	ldr.w	ip, [r1]
 8018e5e:	fa1f fe82 	uxth.w	lr, r2
 8018e62:	fa1f f38c 	uxth.w	r3, ip
 8018e66:	eba3 030e 	sub.w	r3, r3, lr
 8018e6a:	4403      	add	r3, r0
 8018e6c:	0c12      	lsrs	r2, r2, #16
 8018e6e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8018e72:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8018e76:	b29b      	uxth	r3, r3
 8018e78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018e7c:	45c1      	cmp	r9, r8
 8018e7e:	f841 3b04 	str.w	r3, [r1], #4
 8018e82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018e86:	d2e6      	bcs.n	8018e56 <quorem+0xa4>
 8018e88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018e8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018e90:	b922      	cbnz	r2, 8018e9c <quorem+0xea>
 8018e92:	3b04      	subs	r3, #4
 8018e94:	429d      	cmp	r5, r3
 8018e96:	461a      	mov	r2, r3
 8018e98:	d30b      	bcc.n	8018eb2 <quorem+0x100>
 8018e9a:	613c      	str	r4, [r7, #16]
 8018e9c:	3601      	adds	r6, #1
 8018e9e:	4630      	mov	r0, r6
 8018ea0:	b003      	add	sp, #12
 8018ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ea6:	6812      	ldr	r2, [r2, #0]
 8018ea8:	3b04      	subs	r3, #4
 8018eaa:	2a00      	cmp	r2, #0
 8018eac:	d1cb      	bne.n	8018e46 <quorem+0x94>
 8018eae:	3c01      	subs	r4, #1
 8018eb0:	e7c6      	b.n	8018e40 <quorem+0x8e>
 8018eb2:	6812      	ldr	r2, [r2, #0]
 8018eb4:	3b04      	subs	r3, #4
 8018eb6:	2a00      	cmp	r2, #0
 8018eb8:	d1ef      	bne.n	8018e9a <quorem+0xe8>
 8018eba:	3c01      	subs	r4, #1
 8018ebc:	e7ea      	b.n	8018e94 <quorem+0xe2>
 8018ebe:	2000      	movs	r0, #0
 8018ec0:	e7ee      	b.n	8018ea0 <quorem+0xee>
 8018ec2:	0000      	movs	r0, r0
 8018ec4:	0000      	movs	r0, r0
	...

08018ec8 <_dtoa_r>:
 8018ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018ecc:	69c7      	ldr	r7, [r0, #28]
 8018ece:	b097      	sub	sp, #92	@ 0x5c
 8018ed0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8018ed4:	ec55 4b10 	vmov	r4, r5, d0
 8018ed8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8018eda:	9107      	str	r1, [sp, #28]
 8018edc:	4681      	mov	r9, r0
 8018ede:	920c      	str	r2, [sp, #48]	@ 0x30
 8018ee0:	9311      	str	r3, [sp, #68]	@ 0x44
 8018ee2:	b97f      	cbnz	r7, 8018f04 <_dtoa_r+0x3c>
 8018ee4:	2010      	movs	r0, #16
 8018ee6:	f000 fe09 	bl	8019afc <malloc>
 8018eea:	4602      	mov	r2, r0
 8018eec:	f8c9 001c 	str.w	r0, [r9, #28]
 8018ef0:	b920      	cbnz	r0, 8018efc <_dtoa_r+0x34>
 8018ef2:	4ba9      	ldr	r3, [pc, #676]	@ (8019198 <_dtoa_r+0x2d0>)
 8018ef4:	21ef      	movs	r1, #239	@ 0xef
 8018ef6:	48a9      	ldr	r0, [pc, #676]	@ (801919c <_dtoa_r+0x2d4>)
 8018ef8:	f001 fc44 	bl	801a784 <__assert_func>
 8018efc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018f00:	6007      	str	r7, [r0, #0]
 8018f02:	60c7      	str	r7, [r0, #12]
 8018f04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018f08:	6819      	ldr	r1, [r3, #0]
 8018f0a:	b159      	cbz	r1, 8018f24 <_dtoa_r+0x5c>
 8018f0c:	685a      	ldr	r2, [r3, #4]
 8018f0e:	604a      	str	r2, [r1, #4]
 8018f10:	2301      	movs	r3, #1
 8018f12:	4093      	lsls	r3, r2
 8018f14:	608b      	str	r3, [r1, #8]
 8018f16:	4648      	mov	r0, r9
 8018f18:	f000 fee6 	bl	8019ce8 <_Bfree>
 8018f1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018f20:	2200      	movs	r2, #0
 8018f22:	601a      	str	r2, [r3, #0]
 8018f24:	1e2b      	subs	r3, r5, #0
 8018f26:	bfb9      	ittee	lt
 8018f28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8018f2c:	9305      	strlt	r3, [sp, #20]
 8018f2e:	2300      	movge	r3, #0
 8018f30:	6033      	strge	r3, [r6, #0]
 8018f32:	9f05      	ldr	r7, [sp, #20]
 8018f34:	4b9a      	ldr	r3, [pc, #616]	@ (80191a0 <_dtoa_r+0x2d8>)
 8018f36:	bfbc      	itt	lt
 8018f38:	2201      	movlt	r2, #1
 8018f3a:	6032      	strlt	r2, [r6, #0]
 8018f3c:	43bb      	bics	r3, r7
 8018f3e:	d112      	bne.n	8018f66 <_dtoa_r+0x9e>
 8018f40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018f42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8018f46:	6013      	str	r3, [r2, #0]
 8018f48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8018f4c:	4323      	orrs	r3, r4
 8018f4e:	f000 855a 	beq.w	8019a06 <_dtoa_r+0xb3e>
 8018f52:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018f54:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80191b4 <_dtoa_r+0x2ec>
 8018f58:	2b00      	cmp	r3, #0
 8018f5a:	f000 855c 	beq.w	8019a16 <_dtoa_r+0xb4e>
 8018f5e:	f10a 0303 	add.w	r3, sl, #3
 8018f62:	f000 bd56 	b.w	8019a12 <_dtoa_r+0xb4a>
 8018f66:	ed9d 7b04 	vldr	d7, [sp, #16]
 8018f6a:	2200      	movs	r2, #0
 8018f6c:	ec51 0b17 	vmov	r0, r1, d7
 8018f70:	2300      	movs	r3, #0
 8018f72:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8018f76:	f7e7 fdcf 	bl	8000b18 <__aeabi_dcmpeq>
 8018f7a:	4680      	mov	r8, r0
 8018f7c:	b158      	cbz	r0, 8018f96 <_dtoa_r+0xce>
 8018f7e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018f80:	2301      	movs	r3, #1
 8018f82:	6013      	str	r3, [r2, #0]
 8018f84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018f86:	b113      	cbz	r3, 8018f8e <_dtoa_r+0xc6>
 8018f88:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018f8a:	4b86      	ldr	r3, [pc, #536]	@ (80191a4 <_dtoa_r+0x2dc>)
 8018f8c:	6013      	str	r3, [r2, #0]
 8018f8e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80191b8 <_dtoa_r+0x2f0>
 8018f92:	f000 bd40 	b.w	8019a16 <_dtoa_r+0xb4e>
 8018f96:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8018f9a:	aa14      	add	r2, sp, #80	@ 0x50
 8018f9c:	a915      	add	r1, sp, #84	@ 0x54
 8018f9e:	4648      	mov	r0, r9
 8018fa0:	f001 f984 	bl	801a2ac <__d2b>
 8018fa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8018fa8:	9002      	str	r0, [sp, #8]
 8018faa:	2e00      	cmp	r6, #0
 8018fac:	d078      	beq.n	80190a0 <_dtoa_r+0x1d8>
 8018fae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018fb0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8018fb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018fb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018fbc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8018fc0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8018fc4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8018fc8:	4619      	mov	r1, r3
 8018fca:	2200      	movs	r2, #0
 8018fcc:	4b76      	ldr	r3, [pc, #472]	@ (80191a8 <_dtoa_r+0x2e0>)
 8018fce:	f7e7 f983 	bl	80002d8 <__aeabi_dsub>
 8018fd2:	a36b      	add	r3, pc, #428	@ (adr r3, 8019180 <_dtoa_r+0x2b8>)
 8018fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fd8:	f7e7 fb36 	bl	8000648 <__aeabi_dmul>
 8018fdc:	a36a      	add	r3, pc, #424	@ (adr r3, 8019188 <_dtoa_r+0x2c0>)
 8018fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fe2:	f7e7 f97b 	bl	80002dc <__adddf3>
 8018fe6:	4604      	mov	r4, r0
 8018fe8:	4630      	mov	r0, r6
 8018fea:	460d      	mov	r5, r1
 8018fec:	f7e7 fac2 	bl	8000574 <__aeabi_i2d>
 8018ff0:	a367      	add	r3, pc, #412	@ (adr r3, 8019190 <_dtoa_r+0x2c8>)
 8018ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ff6:	f7e7 fb27 	bl	8000648 <__aeabi_dmul>
 8018ffa:	4602      	mov	r2, r0
 8018ffc:	460b      	mov	r3, r1
 8018ffe:	4620      	mov	r0, r4
 8019000:	4629      	mov	r1, r5
 8019002:	f7e7 f96b 	bl	80002dc <__adddf3>
 8019006:	4604      	mov	r4, r0
 8019008:	460d      	mov	r5, r1
 801900a:	f7e7 fdcd 	bl	8000ba8 <__aeabi_d2iz>
 801900e:	2200      	movs	r2, #0
 8019010:	4607      	mov	r7, r0
 8019012:	2300      	movs	r3, #0
 8019014:	4620      	mov	r0, r4
 8019016:	4629      	mov	r1, r5
 8019018:	f7e7 fd88 	bl	8000b2c <__aeabi_dcmplt>
 801901c:	b140      	cbz	r0, 8019030 <_dtoa_r+0x168>
 801901e:	4638      	mov	r0, r7
 8019020:	f7e7 faa8 	bl	8000574 <__aeabi_i2d>
 8019024:	4622      	mov	r2, r4
 8019026:	462b      	mov	r3, r5
 8019028:	f7e7 fd76 	bl	8000b18 <__aeabi_dcmpeq>
 801902c:	b900      	cbnz	r0, 8019030 <_dtoa_r+0x168>
 801902e:	3f01      	subs	r7, #1
 8019030:	2f16      	cmp	r7, #22
 8019032:	d852      	bhi.n	80190da <_dtoa_r+0x212>
 8019034:	4b5d      	ldr	r3, [pc, #372]	@ (80191ac <_dtoa_r+0x2e4>)
 8019036:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801903a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801903e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019042:	f7e7 fd73 	bl	8000b2c <__aeabi_dcmplt>
 8019046:	2800      	cmp	r0, #0
 8019048:	d049      	beq.n	80190de <_dtoa_r+0x216>
 801904a:	3f01      	subs	r7, #1
 801904c:	2300      	movs	r3, #0
 801904e:	9310      	str	r3, [sp, #64]	@ 0x40
 8019050:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019052:	1b9b      	subs	r3, r3, r6
 8019054:	1e5a      	subs	r2, r3, #1
 8019056:	bf45      	ittet	mi
 8019058:	f1c3 0301 	rsbmi	r3, r3, #1
 801905c:	9300      	strmi	r3, [sp, #0]
 801905e:	2300      	movpl	r3, #0
 8019060:	2300      	movmi	r3, #0
 8019062:	9206      	str	r2, [sp, #24]
 8019064:	bf54      	ite	pl
 8019066:	9300      	strpl	r3, [sp, #0]
 8019068:	9306      	strmi	r3, [sp, #24]
 801906a:	2f00      	cmp	r7, #0
 801906c:	db39      	blt.n	80190e2 <_dtoa_r+0x21a>
 801906e:	9b06      	ldr	r3, [sp, #24]
 8019070:	970d      	str	r7, [sp, #52]	@ 0x34
 8019072:	443b      	add	r3, r7
 8019074:	9306      	str	r3, [sp, #24]
 8019076:	2300      	movs	r3, #0
 8019078:	9308      	str	r3, [sp, #32]
 801907a:	9b07      	ldr	r3, [sp, #28]
 801907c:	2b09      	cmp	r3, #9
 801907e:	d863      	bhi.n	8019148 <_dtoa_r+0x280>
 8019080:	2b05      	cmp	r3, #5
 8019082:	bfc4      	itt	gt
 8019084:	3b04      	subgt	r3, #4
 8019086:	9307      	strgt	r3, [sp, #28]
 8019088:	9b07      	ldr	r3, [sp, #28]
 801908a:	f1a3 0302 	sub.w	r3, r3, #2
 801908e:	bfcc      	ite	gt
 8019090:	2400      	movgt	r4, #0
 8019092:	2401      	movle	r4, #1
 8019094:	2b03      	cmp	r3, #3
 8019096:	d863      	bhi.n	8019160 <_dtoa_r+0x298>
 8019098:	e8df f003 	tbb	[pc, r3]
 801909c:	2b375452 	.word	0x2b375452
 80190a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80190a4:	441e      	add	r6, r3
 80190a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80190aa:	2b20      	cmp	r3, #32
 80190ac:	bfc1      	itttt	gt
 80190ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80190b2:	409f      	lslgt	r7, r3
 80190b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80190b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80190bc:	bfd6      	itet	le
 80190be:	f1c3 0320 	rsble	r3, r3, #32
 80190c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80190c6:	fa04 f003 	lslle.w	r0, r4, r3
 80190ca:	f7e7 fa43 	bl	8000554 <__aeabi_ui2d>
 80190ce:	2201      	movs	r2, #1
 80190d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80190d4:	3e01      	subs	r6, #1
 80190d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80190d8:	e776      	b.n	8018fc8 <_dtoa_r+0x100>
 80190da:	2301      	movs	r3, #1
 80190dc:	e7b7      	b.n	801904e <_dtoa_r+0x186>
 80190de:	9010      	str	r0, [sp, #64]	@ 0x40
 80190e0:	e7b6      	b.n	8019050 <_dtoa_r+0x188>
 80190e2:	9b00      	ldr	r3, [sp, #0]
 80190e4:	1bdb      	subs	r3, r3, r7
 80190e6:	9300      	str	r3, [sp, #0]
 80190e8:	427b      	negs	r3, r7
 80190ea:	9308      	str	r3, [sp, #32]
 80190ec:	2300      	movs	r3, #0
 80190ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80190f0:	e7c3      	b.n	801907a <_dtoa_r+0x1b2>
 80190f2:	2301      	movs	r3, #1
 80190f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80190f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80190f8:	eb07 0b03 	add.w	fp, r7, r3
 80190fc:	f10b 0301 	add.w	r3, fp, #1
 8019100:	2b01      	cmp	r3, #1
 8019102:	9303      	str	r3, [sp, #12]
 8019104:	bfb8      	it	lt
 8019106:	2301      	movlt	r3, #1
 8019108:	e006      	b.n	8019118 <_dtoa_r+0x250>
 801910a:	2301      	movs	r3, #1
 801910c:	9309      	str	r3, [sp, #36]	@ 0x24
 801910e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019110:	2b00      	cmp	r3, #0
 8019112:	dd28      	ble.n	8019166 <_dtoa_r+0x29e>
 8019114:	469b      	mov	fp, r3
 8019116:	9303      	str	r3, [sp, #12]
 8019118:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801911c:	2100      	movs	r1, #0
 801911e:	2204      	movs	r2, #4
 8019120:	f102 0514 	add.w	r5, r2, #20
 8019124:	429d      	cmp	r5, r3
 8019126:	d926      	bls.n	8019176 <_dtoa_r+0x2ae>
 8019128:	6041      	str	r1, [r0, #4]
 801912a:	4648      	mov	r0, r9
 801912c:	f000 fd9c 	bl	8019c68 <_Balloc>
 8019130:	4682      	mov	sl, r0
 8019132:	2800      	cmp	r0, #0
 8019134:	d142      	bne.n	80191bc <_dtoa_r+0x2f4>
 8019136:	4b1e      	ldr	r3, [pc, #120]	@ (80191b0 <_dtoa_r+0x2e8>)
 8019138:	4602      	mov	r2, r0
 801913a:	f240 11af 	movw	r1, #431	@ 0x1af
 801913e:	e6da      	b.n	8018ef6 <_dtoa_r+0x2e>
 8019140:	2300      	movs	r3, #0
 8019142:	e7e3      	b.n	801910c <_dtoa_r+0x244>
 8019144:	2300      	movs	r3, #0
 8019146:	e7d5      	b.n	80190f4 <_dtoa_r+0x22c>
 8019148:	2401      	movs	r4, #1
 801914a:	2300      	movs	r3, #0
 801914c:	9307      	str	r3, [sp, #28]
 801914e:	9409      	str	r4, [sp, #36]	@ 0x24
 8019150:	f04f 3bff 	mov.w	fp, #4294967295
 8019154:	2200      	movs	r2, #0
 8019156:	f8cd b00c 	str.w	fp, [sp, #12]
 801915a:	2312      	movs	r3, #18
 801915c:	920c      	str	r2, [sp, #48]	@ 0x30
 801915e:	e7db      	b.n	8019118 <_dtoa_r+0x250>
 8019160:	2301      	movs	r3, #1
 8019162:	9309      	str	r3, [sp, #36]	@ 0x24
 8019164:	e7f4      	b.n	8019150 <_dtoa_r+0x288>
 8019166:	f04f 0b01 	mov.w	fp, #1
 801916a:	f8cd b00c 	str.w	fp, [sp, #12]
 801916e:	465b      	mov	r3, fp
 8019170:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8019174:	e7d0      	b.n	8019118 <_dtoa_r+0x250>
 8019176:	3101      	adds	r1, #1
 8019178:	0052      	lsls	r2, r2, #1
 801917a:	e7d1      	b.n	8019120 <_dtoa_r+0x258>
 801917c:	f3af 8000 	nop.w
 8019180:	636f4361 	.word	0x636f4361
 8019184:	3fd287a7 	.word	0x3fd287a7
 8019188:	8b60c8b3 	.word	0x8b60c8b3
 801918c:	3fc68a28 	.word	0x3fc68a28
 8019190:	509f79fb 	.word	0x509f79fb
 8019194:	3fd34413 	.word	0x3fd34413
 8019198:	0801d219 	.word	0x0801d219
 801919c:	0801d230 	.word	0x0801d230
 80191a0:	7ff00000 	.word	0x7ff00000
 80191a4:	0801d1e9 	.word	0x0801d1e9
 80191a8:	3ff80000 	.word	0x3ff80000
 80191ac:	0801d380 	.word	0x0801d380
 80191b0:	0801d288 	.word	0x0801d288
 80191b4:	0801d215 	.word	0x0801d215
 80191b8:	0801d1e8 	.word	0x0801d1e8
 80191bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80191c0:	6018      	str	r0, [r3, #0]
 80191c2:	9b03      	ldr	r3, [sp, #12]
 80191c4:	2b0e      	cmp	r3, #14
 80191c6:	f200 80a1 	bhi.w	801930c <_dtoa_r+0x444>
 80191ca:	2c00      	cmp	r4, #0
 80191cc:	f000 809e 	beq.w	801930c <_dtoa_r+0x444>
 80191d0:	2f00      	cmp	r7, #0
 80191d2:	dd33      	ble.n	801923c <_dtoa_r+0x374>
 80191d4:	4b9c      	ldr	r3, [pc, #624]	@ (8019448 <_dtoa_r+0x580>)
 80191d6:	f007 020f 	and.w	r2, r7, #15
 80191da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80191de:	ed93 7b00 	vldr	d7, [r3]
 80191e2:	05f8      	lsls	r0, r7, #23
 80191e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80191e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80191ec:	d516      	bpl.n	801921c <_dtoa_r+0x354>
 80191ee:	4b97      	ldr	r3, [pc, #604]	@ (801944c <_dtoa_r+0x584>)
 80191f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80191f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80191f8:	f7e7 fb50 	bl	800089c <__aeabi_ddiv>
 80191fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019200:	f004 040f 	and.w	r4, r4, #15
 8019204:	2603      	movs	r6, #3
 8019206:	4d91      	ldr	r5, [pc, #580]	@ (801944c <_dtoa_r+0x584>)
 8019208:	b954      	cbnz	r4, 8019220 <_dtoa_r+0x358>
 801920a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801920e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019212:	f7e7 fb43 	bl	800089c <__aeabi_ddiv>
 8019216:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801921a:	e028      	b.n	801926e <_dtoa_r+0x3a6>
 801921c:	2602      	movs	r6, #2
 801921e:	e7f2      	b.n	8019206 <_dtoa_r+0x33e>
 8019220:	07e1      	lsls	r1, r4, #31
 8019222:	d508      	bpl.n	8019236 <_dtoa_r+0x36e>
 8019224:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019228:	e9d5 2300 	ldrd	r2, r3, [r5]
 801922c:	f7e7 fa0c 	bl	8000648 <__aeabi_dmul>
 8019230:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019234:	3601      	adds	r6, #1
 8019236:	1064      	asrs	r4, r4, #1
 8019238:	3508      	adds	r5, #8
 801923a:	e7e5      	b.n	8019208 <_dtoa_r+0x340>
 801923c:	f000 80af 	beq.w	801939e <_dtoa_r+0x4d6>
 8019240:	427c      	negs	r4, r7
 8019242:	4b81      	ldr	r3, [pc, #516]	@ (8019448 <_dtoa_r+0x580>)
 8019244:	4d81      	ldr	r5, [pc, #516]	@ (801944c <_dtoa_r+0x584>)
 8019246:	f004 020f 	and.w	r2, r4, #15
 801924a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801924e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019252:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019256:	f7e7 f9f7 	bl	8000648 <__aeabi_dmul>
 801925a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801925e:	1124      	asrs	r4, r4, #4
 8019260:	2300      	movs	r3, #0
 8019262:	2602      	movs	r6, #2
 8019264:	2c00      	cmp	r4, #0
 8019266:	f040 808f 	bne.w	8019388 <_dtoa_r+0x4c0>
 801926a:	2b00      	cmp	r3, #0
 801926c:	d1d3      	bne.n	8019216 <_dtoa_r+0x34e>
 801926e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019270:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019274:	2b00      	cmp	r3, #0
 8019276:	f000 8094 	beq.w	80193a2 <_dtoa_r+0x4da>
 801927a:	4b75      	ldr	r3, [pc, #468]	@ (8019450 <_dtoa_r+0x588>)
 801927c:	2200      	movs	r2, #0
 801927e:	4620      	mov	r0, r4
 8019280:	4629      	mov	r1, r5
 8019282:	f7e7 fc53 	bl	8000b2c <__aeabi_dcmplt>
 8019286:	2800      	cmp	r0, #0
 8019288:	f000 808b 	beq.w	80193a2 <_dtoa_r+0x4da>
 801928c:	9b03      	ldr	r3, [sp, #12]
 801928e:	2b00      	cmp	r3, #0
 8019290:	f000 8087 	beq.w	80193a2 <_dtoa_r+0x4da>
 8019294:	f1bb 0f00 	cmp.w	fp, #0
 8019298:	dd34      	ble.n	8019304 <_dtoa_r+0x43c>
 801929a:	4620      	mov	r0, r4
 801929c:	4b6d      	ldr	r3, [pc, #436]	@ (8019454 <_dtoa_r+0x58c>)
 801929e:	2200      	movs	r2, #0
 80192a0:	4629      	mov	r1, r5
 80192a2:	f7e7 f9d1 	bl	8000648 <__aeabi_dmul>
 80192a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80192aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80192ae:	3601      	adds	r6, #1
 80192b0:	465c      	mov	r4, fp
 80192b2:	4630      	mov	r0, r6
 80192b4:	f7e7 f95e 	bl	8000574 <__aeabi_i2d>
 80192b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80192bc:	f7e7 f9c4 	bl	8000648 <__aeabi_dmul>
 80192c0:	4b65      	ldr	r3, [pc, #404]	@ (8019458 <_dtoa_r+0x590>)
 80192c2:	2200      	movs	r2, #0
 80192c4:	f7e7 f80a 	bl	80002dc <__adddf3>
 80192c8:	4605      	mov	r5, r0
 80192ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80192ce:	2c00      	cmp	r4, #0
 80192d0:	d16a      	bne.n	80193a8 <_dtoa_r+0x4e0>
 80192d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80192d6:	4b61      	ldr	r3, [pc, #388]	@ (801945c <_dtoa_r+0x594>)
 80192d8:	2200      	movs	r2, #0
 80192da:	f7e6 fffd 	bl	80002d8 <__aeabi_dsub>
 80192de:	4602      	mov	r2, r0
 80192e0:	460b      	mov	r3, r1
 80192e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80192e6:	462a      	mov	r2, r5
 80192e8:	4633      	mov	r3, r6
 80192ea:	f7e7 fc3d 	bl	8000b68 <__aeabi_dcmpgt>
 80192ee:	2800      	cmp	r0, #0
 80192f0:	f040 8298 	bne.w	8019824 <_dtoa_r+0x95c>
 80192f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80192f8:	462a      	mov	r2, r5
 80192fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80192fe:	f7e7 fc15 	bl	8000b2c <__aeabi_dcmplt>
 8019302:	bb38      	cbnz	r0, 8019354 <_dtoa_r+0x48c>
 8019304:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019308:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801930c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801930e:	2b00      	cmp	r3, #0
 8019310:	f2c0 8157 	blt.w	80195c2 <_dtoa_r+0x6fa>
 8019314:	2f0e      	cmp	r7, #14
 8019316:	f300 8154 	bgt.w	80195c2 <_dtoa_r+0x6fa>
 801931a:	4b4b      	ldr	r3, [pc, #300]	@ (8019448 <_dtoa_r+0x580>)
 801931c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019320:	ed93 7b00 	vldr	d7, [r3]
 8019324:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019326:	2b00      	cmp	r3, #0
 8019328:	ed8d 7b00 	vstr	d7, [sp]
 801932c:	f280 80e5 	bge.w	80194fa <_dtoa_r+0x632>
 8019330:	9b03      	ldr	r3, [sp, #12]
 8019332:	2b00      	cmp	r3, #0
 8019334:	f300 80e1 	bgt.w	80194fa <_dtoa_r+0x632>
 8019338:	d10c      	bne.n	8019354 <_dtoa_r+0x48c>
 801933a:	4b48      	ldr	r3, [pc, #288]	@ (801945c <_dtoa_r+0x594>)
 801933c:	2200      	movs	r2, #0
 801933e:	ec51 0b17 	vmov	r0, r1, d7
 8019342:	f7e7 f981 	bl	8000648 <__aeabi_dmul>
 8019346:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801934a:	f7e7 fc03 	bl	8000b54 <__aeabi_dcmpge>
 801934e:	2800      	cmp	r0, #0
 8019350:	f000 8266 	beq.w	8019820 <_dtoa_r+0x958>
 8019354:	2400      	movs	r4, #0
 8019356:	4625      	mov	r5, r4
 8019358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801935a:	4656      	mov	r6, sl
 801935c:	ea6f 0803 	mvn.w	r8, r3
 8019360:	2700      	movs	r7, #0
 8019362:	4621      	mov	r1, r4
 8019364:	4648      	mov	r0, r9
 8019366:	f000 fcbf 	bl	8019ce8 <_Bfree>
 801936a:	2d00      	cmp	r5, #0
 801936c:	f000 80bd 	beq.w	80194ea <_dtoa_r+0x622>
 8019370:	b12f      	cbz	r7, 801937e <_dtoa_r+0x4b6>
 8019372:	42af      	cmp	r7, r5
 8019374:	d003      	beq.n	801937e <_dtoa_r+0x4b6>
 8019376:	4639      	mov	r1, r7
 8019378:	4648      	mov	r0, r9
 801937a:	f000 fcb5 	bl	8019ce8 <_Bfree>
 801937e:	4629      	mov	r1, r5
 8019380:	4648      	mov	r0, r9
 8019382:	f000 fcb1 	bl	8019ce8 <_Bfree>
 8019386:	e0b0      	b.n	80194ea <_dtoa_r+0x622>
 8019388:	07e2      	lsls	r2, r4, #31
 801938a:	d505      	bpl.n	8019398 <_dtoa_r+0x4d0>
 801938c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019390:	f7e7 f95a 	bl	8000648 <__aeabi_dmul>
 8019394:	3601      	adds	r6, #1
 8019396:	2301      	movs	r3, #1
 8019398:	1064      	asrs	r4, r4, #1
 801939a:	3508      	adds	r5, #8
 801939c:	e762      	b.n	8019264 <_dtoa_r+0x39c>
 801939e:	2602      	movs	r6, #2
 80193a0:	e765      	b.n	801926e <_dtoa_r+0x3a6>
 80193a2:	9c03      	ldr	r4, [sp, #12]
 80193a4:	46b8      	mov	r8, r7
 80193a6:	e784      	b.n	80192b2 <_dtoa_r+0x3ea>
 80193a8:	4b27      	ldr	r3, [pc, #156]	@ (8019448 <_dtoa_r+0x580>)
 80193aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80193ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80193b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80193b4:	4454      	add	r4, sl
 80193b6:	2900      	cmp	r1, #0
 80193b8:	d054      	beq.n	8019464 <_dtoa_r+0x59c>
 80193ba:	4929      	ldr	r1, [pc, #164]	@ (8019460 <_dtoa_r+0x598>)
 80193bc:	2000      	movs	r0, #0
 80193be:	f7e7 fa6d 	bl	800089c <__aeabi_ddiv>
 80193c2:	4633      	mov	r3, r6
 80193c4:	462a      	mov	r2, r5
 80193c6:	f7e6 ff87 	bl	80002d8 <__aeabi_dsub>
 80193ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80193ce:	4656      	mov	r6, sl
 80193d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80193d4:	f7e7 fbe8 	bl	8000ba8 <__aeabi_d2iz>
 80193d8:	4605      	mov	r5, r0
 80193da:	f7e7 f8cb 	bl	8000574 <__aeabi_i2d>
 80193de:	4602      	mov	r2, r0
 80193e0:	460b      	mov	r3, r1
 80193e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80193e6:	f7e6 ff77 	bl	80002d8 <__aeabi_dsub>
 80193ea:	3530      	adds	r5, #48	@ 0x30
 80193ec:	4602      	mov	r2, r0
 80193ee:	460b      	mov	r3, r1
 80193f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80193f4:	f806 5b01 	strb.w	r5, [r6], #1
 80193f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80193fc:	f7e7 fb96 	bl	8000b2c <__aeabi_dcmplt>
 8019400:	2800      	cmp	r0, #0
 8019402:	d172      	bne.n	80194ea <_dtoa_r+0x622>
 8019404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019408:	4911      	ldr	r1, [pc, #68]	@ (8019450 <_dtoa_r+0x588>)
 801940a:	2000      	movs	r0, #0
 801940c:	f7e6 ff64 	bl	80002d8 <__aeabi_dsub>
 8019410:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019414:	f7e7 fb8a 	bl	8000b2c <__aeabi_dcmplt>
 8019418:	2800      	cmp	r0, #0
 801941a:	f040 80b4 	bne.w	8019586 <_dtoa_r+0x6be>
 801941e:	42a6      	cmp	r6, r4
 8019420:	f43f af70 	beq.w	8019304 <_dtoa_r+0x43c>
 8019424:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019428:	4b0a      	ldr	r3, [pc, #40]	@ (8019454 <_dtoa_r+0x58c>)
 801942a:	2200      	movs	r2, #0
 801942c:	f7e7 f90c 	bl	8000648 <__aeabi_dmul>
 8019430:	4b08      	ldr	r3, [pc, #32]	@ (8019454 <_dtoa_r+0x58c>)
 8019432:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019436:	2200      	movs	r2, #0
 8019438:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801943c:	f7e7 f904 	bl	8000648 <__aeabi_dmul>
 8019440:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019444:	e7c4      	b.n	80193d0 <_dtoa_r+0x508>
 8019446:	bf00      	nop
 8019448:	0801d380 	.word	0x0801d380
 801944c:	0801d358 	.word	0x0801d358
 8019450:	3ff00000 	.word	0x3ff00000
 8019454:	40240000 	.word	0x40240000
 8019458:	401c0000 	.word	0x401c0000
 801945c:	40140000 	.word	0x40140000
 8019460:	3fe00000 	.word	0x3fe00000
 8019464:	4631      	mov	r1, r6
 8019466:	4628      	mov	r0, r5
 8019468:	f7e7 f8ee 	bl	8000648 <__aeabi_dmul>
 801946c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019470:	9413      	str	r4, [sp, #76]	@ 0x4c
 8019472:	4656      	mov	r6, sl
 8019474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019478:	f7e7 fb96 	bl	8000ba8 <__aeabi_d2iz>
 801947c:	4605      	mov	r5, r0
 801947e:	f7e7 f879 	bl	8000574 <__aeabi_i2d>
 8019482:	4602      	mov	r2, r0
 8019484:	460b      	mov	r3, r1
 8019486:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801948a:	f7e6 ff25 	bl	80002d8 <__aeabi_dsub>
 801948e:	3530      	adds	r5, #48	@ 0x30
 8019490:	f806 5b01 	strb.w	r5, [r6], #1
 8019494:	4602      	mov	r2, r0
 8019496:	460b      	mov	r3, r1
 8019498:	42a6      	cmp	r6, r4
 801949a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801949e:	f04f 0200 	mov.w	r2, #0
 80194a2:	d124      	bne.n	80194ee <_dtoa_r+0x626>
 80194a4:	4baf      	ldr	r3, [pc, #700]	@ (8019764 <_dtoa_r+0x89c>)
 80194a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80194aa:	f7e6 ff17 	bl	80002dc <__adddf3>
 80194ae:	4602      	mov	r2, r0
 80194b0:	460b      	mov	r3, r1
 80194b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80194b6:	f7e7 fb57 	bl	8000b68 <__aeabi_dcmpgt>
 80194ba:	2800      	cmp	r0, #0
 80194bc:	d163      	bne.n	8019586 <_dtoa_r+0x6be>
 80194be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80194c2:	49a8      	ldr	r1, [pc, #672]	@ (8019764 <_dtoa_r+0x89c>)
 80194c4:	2000      	movs	r0, #0
 80194c6:	f7e6 ff07 	bl	80002d8 <__aeabi_dsub>
 80194ca:	4602      	mov	r2, r0
 80194cc:	460b      	mov	r3, r1
 80194ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80194d2:	f7e7 fb2b 	bl	8000b2c <__aeabi_dcmplt>
 80194d6:	2800      	cmp	r0, #0
 80194d8:	f43f af14 	beq.w	8019304 <_dtoa_r+0x43c>
 80194dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80194de:	1e73      	subs	r3, r6, #1
 80194e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80194e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80194e6:	2b30      	cmp	r3, #48	@ 0x30
 80194e8:	d0f8      	beq.n	80194dc <_dtoa_r+0x614>
 80194ea:	4647      	mov	r7, r8
 80194ec:	e03b      	b.n	8019566 <_dtoa_r+0x69e>
 80194ee:	4b9e      	ldr	r3, [pc, #632]	@ (8019768 <_dtoa_r+0x8a0>)
 80194f0:	f7e7 f8aa 	bl	8000648 <__aeabi_dmul>
 80194f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80194f8:	e7bc      	b.n	8019474 <_dtoa_r+0x5ac>
 80194fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80194fe:	4656      	mov	r6, sl
 8019500:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019504:	4620      	mov	r0, r4
 8019506:	4629      	mov	r1, r5
 8019508:	f7e7 f9c8 	bl	800089c <__aeabi_ddiv>
 801950c:	f7e7 fb4c 	bl	8000ba8 <__aeabi_d2iz>
 8019510:	4680      	mov	r8, r0
 8019512:	f7e7 f82f 	bl	8000574 <__aeabi_i2d>
 8019516:	e9dd 2300 	ldrd	r2, r3, [sp]
 801951a:	f7e7 f895 	bl	8000648 <__aeabi_dmul>
 801951e:	4602      	mov	r2, r0
 8019520:	460b      	mov	r3, r1
 8019522:	4620      	mov	r0, r4
 8019524:	4629      	mov	r1, r5
 8019526:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801952a:	f7e6 fed5 	bl	80002d8 <__aeabi_dsub>
 801952e:	f806 4b01 	strb.w	r4, [r6], #1
 8019532:	9d03      	ldr	r5, [sp, #12]
 8019534:	eba6 040a 	sub.w	r4, r6, sl
 8019538:	42a5      	cmp	r5, r4
 801953a:	4602      	mov	r2, r0
 801953c:	460b      	mov	r3, r1
 801953e:	d133      	bne.n	80195a8 <_dtoa_r+0x6e0>
 8019540:	f7e6 fecc 	bl	80002dc <__adddf3>
 8019544:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019548:	4604      	mov	r4, r0
 801954a:	460d      	mov	r5, r1
 801954c:	f7e7 fb0c 	bl	8000b68 <__aeabi_dcmpgt>
 8019550:	b9c0      	cbnz	r0, 8019584 <_dtoa_r+0x6bc>
 8019552:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019556:	4620      	mov	r0, r4
 8019558:	4629      	mov	r1, r5
 801955a:	f7e7 fadd 	bl	8000b18 <__aeabi_dcmpeq>
 801955e:	b110      	cbz	r0, 8019566 <_dtoa_r+0x69e>
 8019560:	f018 0f01 	tst.w	r8, #1
 8019564:	d10e      	bne.n	8019584 <_dtoa_r+0x6bc>
 8019566:	9902      	ldr	r1, [sp, #8]
 8019568:	4648      	mov	r0, r9
 801956a:	f000 fbbd 	bl	8019ce8 <_Bfree>
 801956e:	2300      	movs	r3, #0
 8019570:	7033      	strb	r3, [r6, #0]
 8019572:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019574:	3701      	adds	r7, #1
 8019576:	601f      	str	r7, [r3, #0]
 8019578:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801957a:	2b00      	cmp	r3, #0
 801957c:	f000 824b 	beq.w	8019a16 <_dtoa_r+0xb4e>
 8019580:	601e      	str	r6, [r3, #0]
 8019582:	e248      	b.n	8019a16 <_dtoa_r+0xb4e>
 8019584:	46b8      	mov	r8, r7
 8019586:	4633      	mov	r3, r6
 8019588:	461e      	mov	r6, r3
 801958a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801958e:	2a39      	cmp	r2, #57	@ 0x39
 8019590:	d106      	bne.n	80195a0 <_dtoa_r+0x6d8>
 8019592:	459a      	cmp	sl, r3
 8019594:	d1f8      	bne.n	8019588 <_dtoa_r+0x6c0>
 8019596:	2230      	movs	r2, #48	@ 0x30
 8019598:	f108 0801 	add.w	r8, r8, #1
 801959c:	f88a 2000 	strb.w	r2, [sl]
 80195a0:	781a      	ldrb	r2, [r3, #0]
 80195a2:	3201      	adds	r2, #1
 80195a4:	701a      	strb	r2, [r3, #0]
 80195a6:	e7a0      	b.n	80194ea <_dtoa_r+0x622>
 80195a8:	4b6f      	ldr	r3, [pc, #444]	@ (8019768 <_dtoa_r+0x8a0>)
 80195aa:	2200      	movs	r2, #0
 80195ac:	f7e7 f84c 	bl	8000648 <__aeabi_dmul>
 80195b0:	2200      	movs	r2, #0
 80195b2:	2300      	movs	r3, #0
 80195b4:	4604      	mov	r4, r0
 80195b6:	460d      	mov	r5, r1
 80195b8:	f7e7 faae 	bl	8000b18 <__aeabi_dcmpeq>
 80195bc:	2800      	cmp	r0, #0
 80195be:	d09f      	beq.n	8019500 <_dtoa_r+0x638>
 80195c0:	e7d1      	b.n	8019566 <_dtoa_r+0x69e>
 80195c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80195c4:	2a00      	cmp	r2, #0
 80195c6:	f000 80ea 	beq.w	801979e <_dtoa_r+0x8d6>
 80195ca:	9a07      	ldr	r2, [sp, #28]
 80195cc:	2a01      	cmp	r2, #1
 80195ce:	f300 80cd 	bgt.w	801976c <_dtoa_r+0x8a4>
 80195d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80195d4:	2a00      	cmp	r2, #0
 80195d6:	f000 80c1 	beq.w	801975c <_dtoa_r+0x894>
 80195da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80195de:	9c08      	ldr	r4, [sp, #32]
 80195e0:	9e00      	ldr	r6, [sp, #0]
 80195e2:	9a00      	ldr	r2, [sp, #0]
 80195e4:	441a      	add	r2, r3
 80195e6:	9200      	str	r2, [sp, #0]
 80195e8:	9a06      	ldr	r2, [sp, #24]
 80195ea:	2101      	movs	r1, #1
 80195ec:	441a      	add	r2, r3
 80195ee:	4648      	mov	r0, r9
 80195f0:	9206      	str	r2, [sp, #24]
 80195f2:	f000 fc2d 	bl	8019e50 <__i2b>
 80195f6:	4605      	mov	r5, r0
 80195f8:	b166      	cbz	r6, 8019614 <_dtoa_r+0x74c>
 80195fa:	9b06      	ldr	r3, [sp, #24]
 80195fc:	2b00      	cmp	r3, #0
 80195fe:	dd09      	ble.n	8019614 <_dtoa_r+0x74c>
 8019600:	42b3      	cmp	r3, r6
 8019602:	9a00      	ldr	r2, [sp, #0]
 8019604:	bfa8      	it	ge
 8019606:	4633      	movge	r3, r6
 8019608:	1ad2      	subs	r2, r2, r3
 801960a:	9200      	str	r2, [sp, #0]
 801960c:	9a06      	ldr	r2, [sp, #24]
 801960e:	1af6      	subs	r6, r6, r3
 8019610:	1ad3      	subs	r3, r2, r3
 8019612:	9306      	str	r3, [sp, #24]
 8019614:	9b08      	ldr	r3, [sp, #32]
 8019616:	b30b      	cbz	r3, 801965c <_dtoa_r+0x794>
 8019618:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801961a:	2b00      	cmp	r3, #0
 801961c:	f000 80c6 	beq.w	80197ac <_dtoa_r+0x8e4>
 8019620:	2c00      	cmp	r4, #0
 8019622:	f000 80c0 	beq.w	80197a6 <_dtoa_r+0x8de>
 8019626:	4629      	mov	r1, r5
 8019628:	4622      	mov	r2, r4
 801962a:	4648      	mov	r0, r9
 801962c:	f000 fcc8 	bl	8019fc0 <__pow5mult>
 8019630:	9a02      	ldr	r2, [sp, #8]
 8019632:	4601      	mov	r1, r0
 8019634:	4605      	mov	r5, r0
 8019636:	4648      	mov	r0, r9
 8019638:	f000 fc20 	bl	8019e7c <__multiply>
 801963c:	9902      	ldr	r1, [sp, #8]
 801963e:	4680      	mov	r8, r0
 8019640:	4648      	mov	r0, r9
 8019642:	f000 fb51 	bl	8019ce8 <_Bfree>
 8019646:	9b08      	ldr	r3, [sp, #32]
 8019648:	1b1b      	subs	r3, r3, r4
 801964a:	9308      	str	r3, [sp, #32]
 801964c:	f000 80b1 	beq.w	80197b2 <_dtoa_r+0x8ea>
 8019650:	9a08      	ldr	r2, [sp, #32]
 8019652:	4641      	mov	r1, r8
 8019654:	4648      	mov	r0, r9
 8019656:	f000 fcb3 	bl	8019fc0 <__pow5mult>
 801965a:	9002      	str	r0, [sp, #8]
 801965c:	2101      	movs	r1, #1
 801965e:	4648      	mov	r0, r9
 8019660:	f000 fbf6 	bl	8019e50 <__i2b>
 8019664:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019666:	4604      	mov	r4, r0
 8019668:	2b00      	cmp	r3, #0
 801966a:	f000 81d8 	beq.w	8019a1e <_dtoa_r+0xb56>
 801966e:	461a      	mov	r2, r3
 8019670:	4601      	mov	r1, r0
 8019672:	4648      	mov	r0, r9
 8019674:	f000 fca4 	bl	8019fc0 <__pow5mult>
 8019678:	9b07      	ldr	r3, [sp, #28]
 801967a:	2b01      	cmp	r3, #1
 801967c:	4604      	mov	r4, r0
 801967e:	f300 809f 	bgt.w	80197c0 <_dtoa_r+0x8f8>
 8019682:	9b04      	ldr	r3, [sp, #16]
 8019684:	2b00      	cmp	r3, #0
 8019686:	f040 8097 	bne.w	80197b8 <_dtoa_r+0x8f0>
 801968a:	9b05      	ldr	r3, [sp, #20]
 801968c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019690:	2b00      	cmp	r3, #0
 8019692:	f040 8093 	bne.w	80197bc <_dtoa_r+0x8f4>
 8019696:	9b05      	ldr	r3, [sp, #20]
 8019698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801969c:	0d1b      	lsrs	r3, r3, #20
 801969e:	051b      	lsls	r3, r3, #20
 80196a0:	b133      	cbz	r3, 80196b0 <_dtoa_r+0x7e8>
 80196a2:	9b00      	ldr	r3, [sp, #0]
 80196a4:	3301      	adds	r3, #1
 80196a6:	9300      	str	r3, [sp, #0]
 80196a8:	9b06      	ldr	r3, [sp, #24]
 80196aa:	3301      	adds	r3, #1
 80196ac:	9306      	str	r3, [sp, #24]
 80196ae:	2301      	movs	r3, #1
 80196b0:	9308      	str	r3, [sp, #32]
 80196b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80196b4:	2b00      	cmp	r3, #0
 80196b6:	f000 81b8 	beq.w	8019a2a <_dtoa_r+0xb62>
 80196ba:	6923      	ldr	r3, [r4, #16]
 80196bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80196c0:	6918      	ldr	r0, [r3, #16]
 80196c2:	f000 fb79 	bl	8019db8 <__hi0bits>
 80196c6:	f1c0 0020 	rsb	r0, r0, #32
 80196ca:	9b06      	ldr	r3, [sp, #24]
 80196cc:	4418      	add	r0, r3
 80196ce:	f010 001f 	ands.w	r0, r0, #31
 80196d2:	f000 8082 	beq.w	80197da <_dtoa_r+0x912>
 80196d6:	f1c0 0320 	rsb	r3, r0, #32
 80196da:	2b04      	cmp	r3, #4
 80196dc:	dd73      	ble.n	80197c6 <_dtoa_r+0x8fe>
 80196de:	9b00      	ldr	r3, [sp, #0]
 80196e0:	f1c0 001c 	rsb	r0, r0, #28
 80196e4:	4403      	add	r3, r0
 80196e6:	9300      	str	r3, [sp, #0]
 80196e8:	9b06      	ldr	r3, [sp, #24]
 80196ea:	4403      	add	r3, r0
 80196ec:	4406      	add	r6, r0
 80196ee:	9306      	str	r3, [sp, #24]
 80196f0:	9b00      	ldr	r3, [sp, #0]
 80196f2:	2b00      	cmp	r3, #0
 80196f4:	dd05      	ble.n	8019702 <_dtoa_r+0x83a>
 80196f6:	9902      	ldr	r1, [sp, #8]
 80196f8:	461a      	mov	r2, r3
 80196fa:	4648      	mov	r0, r9
 80196fc:	f000 fcba 	bl	801a074 <__lshift>
 8019700:	9002      	str	r0, [sp, #8]
 8019702:	9b06      	ldr	r3, [sp, #24]
 8019704:	2b00      	cmp	r3, #0
 8019706:	dd05      	ble.n	8019714 <_dtoa_r+0x84c>
 8019708:	4621      	mov	r1, r4
 801970a:	461a      	mov	r2, r3
 801970c:	4648      	mov	r0, r9
 801970e:	f000 fcb1 	bl	801a074 <__lshift>
 8019712:	4604      	mov	r4, r0
 8019714:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019716:	2b00      	cmp	r3, #0
 8019718:	d061      	beq.n	80197de <_dtoa_r+0x916>
 801971a:	9802      	ldr	r0, [sp, #8]
 801971c:	4621      	mov	r1, r4
 801971e:	f000 fd15 	bl	801a14c <__mcmp>
 8019722:	2800      	cmp	r0, #0
 8019724:	da5b      	bge.n	80197de <_dtoa_r+0x916>
 8019726:	2300      	movs	r3, #0
 8019728:	9902      	ldr	r1, [sp, #8]
 801972a:	220a      	movs	r2, #10
 801972c:	4648      	mov	r0, r9
 801972e:	f000 fafd 	bl	8019d2c <__multadd>
 8019732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019734:	9002      	str	r0, [sp, #8]
 8019736:	f107 38ff 	add.w	r8, r7, #4294967295
 801973a:	2b00      	cmp	r3, #0
 801973c:	f000 8177 	beq.w	8019a2e <_dtoa_r+0xb66>
 8019740:	4629      	mov	r1, r5
 8019742:	2300      	movs	r3, #0
 8019744:	220a      	movs	r2, #10
 8019746:	4648      	mov	r0, r9
 8019748:	f000 faf0 	bl	8019d2c <__multadd>
 801974c:	f1bb 0f00 	cmp.w	fp, #0
 8019750:	4605      	mov	r5, r0
 8019752:	dc6f      	bgt.n	8019834 <_dtoa_r+0x96c>
 8019754:	9b07      	ldr	r3, [sp, #28]
 8019756:	2b02      	cmp	r3, #2
 8019758:	dc49      	bgt.n	80197ee <_dtoa_r+0x926>
 801975a:	e06b      	b.n	8019834 <_dtoa_r+0x96c>
 801975c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801975e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8019762:	e73c      	b.n	80195de <_dtoa_r+0x716>
 8019764:	3fe00000 	.word	0x3fe00000
 8019768:	40240000 	.word	0x40240000
 801976c:	9b03      	ldr	r3, [sp, #12]
 801976e:	1e5c      	subs	r4, r3, #1
 8019770:	9b08      	ldr	r3, [sp, #32]
 8019772:	42a3      	cmp	r3, r4
 8019774:	db09      	blt.n	801978a <_dtoa_r+0x8c2>
 8019776:	1b1c      	subs	r4, r3, r4
 8019778:	9b03      	ldr	r3, [sp, #12]
 801977a:	2b00      	cmp	r3, #0
 801977c:	f6bf af30 	bge.w	80195e0 <_dtoa_r+0x718>
 8019780:	9b00      	ldr	r3, [sp, #0]
 8019782:	9a03      	ldr	r2, [sp, #12]
 8019784:	1a9e      	subs	r6, r3, r2
 8019786:	2300      	movs	r3, #0
 8019788:	e72b      	b.n	80195e2 <_dtoa_r+0x71a>
 801978a:	9b08      	ldr	r3, [sp, #32]
 801978c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801978e:	9408      	str	r4, [sp, #32]
 8019790:	1ae3      	subs	r3, r4, r3
 8019792:	441a      	add	r2, r3
 8019794:	9e00      	ldr	r6, [sp, #0]
 8019796:	9b03      	ldr	r3, [sp, #12]
 8019798:	920d      	str	r2, [sp, #52]	@ 0x34
 801979a:	2400      	movs	r4, #0
 801979c:	e721      	b.n	80195e2 <_dtoa_r+0x71a>
 801979e:	9c08      	ldr	r4, [sp, #32]
 80197a0:	9e00      	ldr	r6, [sp, #0]
 80197a2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80197a4:	e728      	b.n	80195f8 <_dtoa_r+0x730>
 80197a6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80197aa:	e751      	b.n	8019650 <_dtoa_r+0x788>
 80197ac:	9a08      	ldr	r2, [sp, #32]
 80197ae:	9902      	ldr	r1, [sp, #8]
 80197b0:	e750      	b.n	8019654 <_dtoa_r+0x78c>
 80197b2:	f8cd 8008 	str.w	r8, [sp, #8]
 80197b6:	e751      	b.n	801965c <_dtoa_r+0x794>
 80197b8:	2300      	movs	r3, #0
 80197ba:	e779      	b.n	80196b0 <_dtoa_r+0x7e8>
 80197bc:	9b04      	ldr	r3, [sp, #16]
 80197be:	e777      	b.n	80196b0 <_dtoa_r+0x7e8>
 80197c0:	2300      	movs	r3, #0
 80197c2:	9308      	str	r3, [sp, #32]
 80197c4:	e779      	b.n	80196ba <_dtoa_r+0x7f2>
 80197c6:	d093      	beq.n	80196f0 <_dtoa_r+0x828>
 80197c8:	9a00      	ldr	r2, [sp, #0]
 80197ca:	331c      	adds	r3, #28
 80197cc:	441a      	add	r2, r3
 80197ce:	9200      	str	r2, [sp, #0]
 80197d0:	9a06      	ldr	r2, [sp, #24]
 80197d2:	441a      	add	r2, r3
 80197d4:	441e      	add	r6, r3
 80197d6:	9206      	str	r2, [sp, #24]
 80197d8:	e78a      	b.n	80196f0 <_dtoa_r+0x828>
 80197da:	4603      	mov	r3, r0
 80197dc:	e7f4      	b.n	80197c8 <_dtoa_r+0x900>
 80197de:	9b03      	ldr	r3, [sp, #12]
 80197e0:	2b00      	cmp	r3, #0
 80197e2:	46b8      	mov	r8, r7
 80197e4:	dc20      	bgt.n	8019828 <_dtoa_r+0x960>
 80197e6:	469b      	mov	fp, r3
 80197e8:	9b07      	ldr	r3, [sp, #28]
 80197ea:	2b02      	cmp	r3, #2
 80197ec:	dd1e      	ble.n	801982c <_dtoa_r+0x964>
 80197ee:	f1bb 0f00 	cmp.w	fp, #0
 80197f2:	f47f adb1 	bne.w	8019358 <_dtoa_r+0x490>
 80197f6:	4621      	mov	r1, r4
 80197f8:	465b      	mov	r3, fp
 80197fa:	2205      	movs	r2, #5
 80197fc:	4648      	mov	r0, r9
 80197fe:	f000 fa95 	bl	8019d2c <__multadd>
 8019802:	4601      	mov	r1, r0
 8019804:	4604      	mov	r4, r0
 8019806:	9802      	ldr	r0, [sp, #8]
 8019808:	f000 fca0 	bl	801a14c <__mcmp>
 801980c:	2800      	cmp	r0, #0
 801980e:	f77f ada3 	ble.w	8019358 <_dtoa_r+0x490>
 8019812:	4656      	mov	r6, sl
 8019814:	2331      	movs	r3, #49	@ 0x31
 8019816:	f806 3b01 	strb.w	r3, [r6], #1
 801981a:	f108 0801 	add.w	r8, r8, #1
 801981e:	e59f      	b.n	8019360 <_dtoa_r+0x498>
 8019820:	9c03      	ldr	r4, [sp, #12]
 8019822:	46b8      	mov	r8, r7
 8019824:	4625      	mov	r5, r4
 8019826:	e7f4      	b.n	8019812 <_dtoa_r+0x94a>
 8019828:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801982c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801982e:	2b00      	cmp	r3, #0
 8019830:	f000 8101 	beq.w	8019a36 <_dtoa_r+0xb6e>
 8019834:	2e00      	cmp	r6, #0
 8019836:	dd05      	ble.n	8019844 <_dtoa_r+0x97c>
 8019838:	4629      	mov	r1, r5
 801983a:	4632      	mov	r2, r6
 801983c:	4648      	mov	r0, r9
 801983e:	f000 fc19 	bl	801a074 <__lshift>
 8019842:	4605      	mov	r5, r0
 8019844:	9b08      	ldr	r3, [sp, #32]
 8019846:	2b00      	cmp	r3, #0
 8019848:	d05c      	beq.n	8019904 <_dtoa_r+0xa3c>
 801984a:	6869      	ldr	r1, [r5, #4]
 801984c:	4648      	mov	r0, r9
 801984e:	f000 fa0b 	bl	8019c68 <_Balloc>
 8019852:	4606      	mov	r6, r0
 8019854:	b928      	cbnz	r0, 8019862 <_dtoa_r+0x99a>
 8019856:	4b82      	ldr	r3, [pc, #520]	@ (8019a60 <_dtoa_r+0xb98>)
 8019858:	4602      	mov	r2, r0
 801985a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801985e:	f7ff bb4a 	b.w	8018ef6 <_dtoa_r+0x2e>
 8019862:	692a      	ldr	r2, [r5, #16]
 8019864:	3202      	adds	r2, #2
 8019866:	0092      	lsls	r2, r2, #2
 8019868:	f105 010c 	add.w	r1, r5, #12
 801986c:	300c      	adds	r0, #12
 801986e:	f7ff fa92 	bl	8018d96 <memcpy>
 8019872:	2201      	movs	r2, #1
 8019874:	4631      	mov	r1, r6
 8019876:	4648      	mov	r0, r9
 8019878:	f000 fbfc 	bl	801a074 <__lshift>
 801987c:	f10a 0301 	add.w	r3, sl, #1
 8019880:	9300      	str	r3, [sp, #0]
 8019882:	eb0a 030b 	add.w	r3, sl, fp
 8019886:	9308      	str	r3, [sp, #32]
 8019888:	9b04      	ldr	r3, [sp, #16]
 801988a:	f003 0301 	and.w	r3, r3, #1
 801988e:	462f      	mov	r7, r5
 8019890:	9306      	str	r3, [sp, #24]
 8019892:	4605      	mov	r5, r0
 8019894:	9b00      	ldr	r3, [sp, #0]
 8019896:	9802      	ldr	r0, [sp, #8]
 8019898:	4621      	mov	r1, r4
 801989a:	f103 3bff 	add.w	fp, r3, #4294967295
 801989e:	f7ff fa88 	bl	8018db2 <quorem>
 80198a2:	4603      	mov	r3, r0
 80198a4:	3330      	adds	r3, #48	@ 0x30
 80198a6:	9003      	str	r0, [sp, #12]
 80198a8:	4639      	mov	r1, r7
 80198aa:	9802      	ldr	r0, [sp, #8]
 80198ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80198ae:	f000 fc4d 	bl	801a14c <__mcmp>
 80198b2:	462a      	mov	r2, r5
 80198b4:	9004      	str	r0, [sp, #16]
 80198b6:	4621      	mov	r1, r4
 80198b8:	4648      	mov	r0, r9
 80198ba:	f000 fc63 	bl	801a184 <__mdiff>
 80198be:	68c2      	ldr	r2, [r0, #12]
 80198c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198c2:	4606      	mov	r6, r0
 80198c4:	bb02      	cbnz	r2, 8019908 <_dtoa_r+0xa40>
 80198c6:	4601      	mov	r1, r0
 80198c8:	9802      	ldr	r0, [sp, #8]
 80198ca:	f000 fc3f 	bl	801a14c <__mcmp>
 80198ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198d0:	4602      	mov	r2, r0
 80198d2:	4631      	mov	r1, r6
 80198d4:	4648      	mov	r0, r9
 80198d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80198d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80198da:	f000 fa05 	bl	8019ce8 <_Bfree>
 80198de:	9b07      	ldr	r3, [sp, #28]
 80198e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80198e2:	9e00      	ldr	r6, [sp, #0]
 80198e4:	ea42 0103 	orr.w	r1, r2, r3
 80198e8:	9b06      	ldr	r3, [sp, #24]
 80198ea:	4319      	orrs	r1, r3
 80198ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198ee:	d10d      	bne.n	801990c <_dtoa_r+0xa44>
 80198f0:	2b39      	cmp	r3, #57	@ 0x39
 80198f2:	d027      	beq.n	8019944 <_dtoa_r+0xa7c>
 80198f4:	9a04      	ldr	r2, [sp, #16]
 80198f6:	2a00      	cmp	r2, #0
 80198f8:	dd01      	ble.n	80198fe <_dtoa_r+0xa36>
 80198fa:	9b03      	ldr	r3, [sp, #12]
 80198fc:	3331      	adds	r3, #49	@ 0x31
 80198fe:	f88b 3000 	strb.w	r3, [fp]
 8019902:	e52e      	b.n	8019362 <_dtoa_r+0x49a>
 8019904:	4628      	mov	r0, r5
 8019906:	e7b9      	b.n	801987c <_dtoa_r+0x9b4>
 8019908:	2201      	movs	r2, #1
 801990a:	e7e2      	b.n	80198d2 <_dtoa_r+0xa0a>
 801990c:	9904      	ldr	r1, [sp, #16]
 801990e:	2900      	cmp	r1, #0
 8019910:	db04      	blt.n	801991c <_dtoa_r+0xa54>
 8019912:	9807      	ldr	r0, [sp, #28]
 8019914:	4301      	orrs	r1, r0
 8019916:	9806      	ldr	r0, [sp, #24]
 8019918:	4301      	orrs	r1, r0
 801991a:	d120      	bne.n	801995e <_dtoa_r+0xa96>
 801991c:	2a00      	cmp	r2, #0
 801991e:	ddee      	ble.n	80198fe <_dtoa_r+0xa36>
 8019920:	9902      	ldr	r1, [sp, #8]
 8019922:	9300      	str	r3, [sp, #0]
 8019924:	2201      	movs	r2, #1
 8019926:	4648      	mov	r0, r9
 8019928:	f000 fba4 	bl	801a074 <__lshift>
 801992c:	4621      	mov	r1, r4
 801992e:	9002      	str	r0, [sp, #8]
 8019930:	f000 fc0c 	bl	801a14c <__mcmp>
 8019934:	2800      	cmp	r0, #0
 8019936:	9b00      	ldr	r3, [sp, #0]
 8019938:	dc02      	bgt.n	8019940 <_dtoa_r+0xa78>
 801993a:	d1e0      	bne.n	80198fe <_dtoa_r+0xa36>
 801993c:	07da      	lsls	r2, r3, #31
 801993e:	d5de      	bpl.n	80198fe <_dtoa_r+0xa36>
 8019940:	2b39      	cmp	r3, #57	@ 0x39
 8019942:	d1da      	bne.n	80198fa <_dtoa_r+0xa32>
 8019944:	2339      	movs	r3, #57	@ 0x39
 8019946:	f88b 3000 	strb.w	r3, [fp]
 801994a:	4633      	mov	r3, r6
 801994c:	461e      	mov	r6, r3
 801994e:	3b01      	subs	r3, #1
 8019950:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019954:	2a39      	cmp	r2, #57	@ 0x39
 8019956:	d04e      	beq.n	80199f6 <_dtoa_r+0xb2e>
 8019958:	3201      	adds	r2, #1
 801995a:	701a      	strb	r2, [r3, #0]
 801995c:	e501      	b.n	8019362 <_dtoa_r+0x49a>
 801995e:	2a00      	cmp	r2, #0
 8019960:	dd03      	ble.n	801996a <_dtoa_r+0xaa2>
 8019962:	2b39      	cmp	r3, #57	@ 0x39
 8019964:	d0ee      	beq.n	8019944 <_dtoa_r+0xa7c>
 8019966:	3301      	adds	r3, #1
 8019968:	e7c9      	b.n	80198fe <_dtoa_r+0xa36>
 801996a:	9a00      	ldr	r2, [sp, #0]
 801996c:	9908      	ldr	r1, [sp, #32]
 801996e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019972:	428a      	cmp	r2, r1
 8019974:	d028      	beq.n	80199c8 <_dtoa_r+0xb00>
 8019976:	9902      	ldr	r1, [sp, #8]
 8019978:	2300      	movs	r3, #0
 801997a:	220a      	movs	r2, #10
 801997c:	4648      	mov	r0, r9
 801997e:	f000 f9d5 	bl	8019d2c <__multadd>
 8019982:	42af      	cmp	r7, r5
 8019984:	9002      	str	r0, [sp, #8]
 8019986:	f04f 0300 	mov.w	r3, #0
 801998a:	f04f 020a 	mov.w	r2, #10
 801998e:	4639      	mov	r1, r7
 8019990:	4648      	mov	r0, r9
 8019992:	d107      	bne.n	80199a4 <_dtoa_r+0xadc>
 8019994:	f000 f9ca 	bl	8019d2c <__multadd>
 8019998:	4607      	mov	r7, r0
 801999a:	4605      	mov	r5, r0
 801999c:	9b00      	ldr	r3, [sp, #0]
 801999e:	3301      	adds	r3, #1
 80199a0:	9300      	str	r3, [sp, #0]
 80199a2:	e777      	b.n	8019894 <_dtoa_r+0x9cc>
 80199a4:	f000 f9c2 	bl	8019d2c <__multadd>
 80199a8:	4629      	mov	r1, r5
 80199aa:	4607      	mov	r7, r0
 80199ac:	2300      	movs	r3, #0
 80199ae:	220a      	movs	r2, #10
 80199b0:	4648      	mov	r0, r9
 80199b2:	f000 f9bb 	bl	8019d2c <__multadd>
 80199b6:	4605      	mov	r5, r0
 80199b8:	e7f0      	b.n	801999c <_dtoa_r+0xad4>
 80199ba:	f1bb 0f00 	cmp.w	fp, #0
 80199be:	bfcc      	ite	gt
 80199c0:	465e      	movgt	r6, fp
 80199c2:	2601      	movle	r6, #1
 80199c4:	4456      	add	r6, sl
 80199c6:	2700      	movs	r7, #0
 80199c8:	9902      	ldr	r1, [sp, #8]
 80199ca:	9300      	str	r3, [sp, #0]
 80199cc:	2201      	movs	r2, #1
 80199ce:	4648      	mov	r0, r9
 80199d0:	f000 fb50 	bl	801a074 <__lshift>
 80199d4:	4621      	mov	r1, r4
 80199d6:	9002      	str	r0, [sp, #8]
 80199d8:	f000 fbb8 	bl	801a14c <__mcmp>
 80199dc:	2800      	cmp	r0, #0
 80199de:	dcb4      	bgt.n	801994a <_dtoa_r+0xa82>
 80199e0:	d102      	bne.n	80199e8 <_dtoa_r+0xb20>
 80199e2:	9b00      	ldr	r3, [sp, #0]
 80199e4:	07db      	lsls	r3, r3, #31
 80199e6:	d4b0      	bmi.n	801994a <_dtoa_r+0xa82>
 80199e8:	4633      	mov	r3, r6
 80199ea:	461e      	mov	r6, r3
 80199ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80199f0:	2a30      	cmp	r2, #48	@ 0x30
 80199f2:	d0fa      	beq.n	80199ea <_dtoa_r+0xb22>
 80199f4:	e4b5      	b.n	8019362 <_dtoa_r+0x49a>
 80199f6:	459a      	cmp	sl, r3
 80199f8:	d1a8      	bne.n	801994c <_dtoa_r+0xa84>
 80199fa:	2331      	movs	r3, #49	@ 0x31
 80199fc:	f108 0801 	add.w	r8, r8, #1
 8019a00:	f88a 3000 	strb.w	r3, [sl]
 8019a04:	e4ad      	b.n	8019362 <_dtoa_r+0x49a>
 8019a06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019a08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8019a64 <_dtoa_r+0xb9c>
 8019a0c:	b11b      	cbz	r3, 8019a16 <_dtoa_r+0xb4e>
 8019a0e:	f10a 0308 	add.w	r3, sl, #8
 8019a12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019a14:	6013      	str	r3, [r2, #0]
 8019a16:	4650      	mov	r0, sl
 8019a18:	b017      	add	sp, #92	@ 0x5c
 8019a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a1e:	9b07      	ldr	r3, [sp, #28]
 8019a20:	2b01      	cmp	r3, #1
 8019a22:	f77f ae2e 	ble.w	8019682 <_dtoa_r+0x7ba>
 8019a26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019a28:	9308      	str	r3, [sp, #32]
 8019a2a:	2001      	movs	r0, #1
 8019a2c:	e64d      	b.n	80196ca <_dtoa_r+0x802>
 8019a2e:	f1bb 0f00 	cmp.w	fp, #0
 8019a32:	f77f aed9 	ble.w	80197e8 <_dtoa_r+0x920>
 8019a36:	4656      	mov	r6, sl
 8019a38:	9802      	ldr	r0, [sp, #8]
 8019a3a:	4621      	mov	r1, r4
 8019a3c:	f7ff f9b9 	bl	8018db2 <quorem>
 8019a40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8019a44:	f806 3b01 	strb.w	r3, [r6], #1
 8019a48:	eba6 020a 	sub.w	r2, r6, sl
 8019a4c:	4593      	cmp	fp, r2
 8019a4e:	ddb4      	ble.n	80199ba <_dtoa_r+0xaf2>
 8019a50:	9902      	ldr	r1, [sp, #8]
 8019a52:	2300      	movs	r3, #0
 8019a54:	220a      	movs	r2, #10
 8019a56:	4648      	mov	r0, r9
 8019a58:	f000 f968 	bl	8019d2c <__multadd>
 8019a5c:	9002      	str	r0, [sp, #8]
 8019a5e:	e7eb      	b.n	8019a38 <_dtoa_r+0xb70>
 8019a60:	0801d288 	.word	0x0801d288
 8019a64:	0801d20c 	.word	0x0801d20c

08019a68 <_free_r>:
 8019a68:	b538      	push	{r3, r4, r5, lr}
 8019a6a:	4605      	mov	r5, r0
 8019a6c:	2900      	cmp	r1, #0
 8019a6e:	d041      	beq.n	8019af4 <_free_r+0x8c>
 8019a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019a74:	1f0c      	subs	r4, r1, #4
 8019a76:	2b00      	cmp	r3, #0
 8019a78:	bfb8      	it	lt
 8019a7a:	18e4      	addlt	r4, r4, r3
 8019a7c:	f000 f8e8 	bl	8019c50 <__malloc_lock>
 8019a80:	4a1d      	ldr	r2, [pc, #116]	@ (8019af8 <_free_r+0x90>)
 8019a82:	6813      	ldr	r3, [r2, #0]
 8019a84:	b933      	cbnz	r3, 8019a94 <_free_r+0x2c>
 8019a86:	6063      	str	r3, [r4, #4]
 8019a88:	6014      	str	r4, [r2, #0]
 8019a8a:	4628      	mov	r0, r5
 8019a8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019a90:	f000 b8e4 	b.w	8019c5c <__malloc_unlock>
 8019a94:	42a3      	cmp	r3, r4
 8019a96:	d908      	bls.n	8019aaa <_free_r+0x42>
 8019a98:	6820      	ldr	r0, [r4, #0]
 8019a9a:	1821      	adds	r1, r4, r0
 8019a9c:	428b      	cmp	r3, r1
 8019a9e:	bf01      	itttt	eq
 8019aa0:	6819      	ldreq	r1, [r3, #0]
 8019aa2:	685b      	ldreq	r3, [r3, #4]
 8019aa4:	1809      	addeq	r1, r1, r0
 8019aa6:	6021      	streq	r1, [r4, #0]
 8019aa8:	e7ed      	b.n	8019a86 <_free_r+0x1e>
 8019aaa:	461a      	mov	r2, r3
 8019aac:	685b      	ldr	r3, [r3, #4]
 8019aae:	b10b      	cbz	r3, 8019ab4 <_free_r+0x4c>
 8019ab0:	42a3      	cmp	r3, r4
 8019ab2:	d9fa      	bls.n	8019aaa <_free_r+0x42>
 8019ab4:	6811      	ldr	r1, [r2, #0]
 8019ab6:	1850      	adds	r0, r2, r1
 8019ab8:	42a0      	cmp	r0, r4
 8019aba:	d10b      	bne.n	8019ad4 <_free_r+0x6c>
 8019abc:	6820      	ldr	r0, [r4, #0]
 8019abe:	4401      	add	r1, r0
 8019ac0:	1850      	adds	r0, r2, r1
 8019ac2:	4283      	cmp	r3, r0
 8019ac4:	6011      	str	r1, [r2, #0]
 8019ac6:	d1e0      	bne.n	8019a8a <_free_r+0x22>
 8019ac8:	6818      	ldr	r0, [r3, #0]
 8019aca:	685b      	ldr	r3, [r3, #4]
 8019acc:	6053      	str	r3, [r2, #4]
 8019ace:	4408      	add	r0, r1
 8019ad0:	6010      	str	r0, [r2, #0]
 8019ad2:	e7da      	b.n	8019a8a <_free_r+0x22>
 8019ad4:	d902      	bls.n	8019adc <_free_r+0x74>
 8019ad6:	230c      	movs	r3, #12
 8019ad8:	602b      	str	r3, [r5, #0]
 8019ada:	e7d6      	b.n	8019a8a <_free_r+0x22>
 8019adc:	6820      	ldr	r0, [r4, #0]
 8019ade:	1821      	adds	r1, r4, r0
 8019ae0:	428b      	cmp	r3, r1
 8019ae2:	bf04      	itt	eq
 8019ae4:	6819      	ldreq	r1, [r3, #0]
 8019ae6:	685b      	ldreq	r3, [r3, #4]
 8019ae8:	6063      	str	r3, [r4, #4]
 8019aea:	bf04      	itt	eq
 8019aec:	1809      	addeq	r1, r1, r0
 8019aee:	6021      	streq	r1, [r4, #0]
 8019af0:	6054      	str	r4, [r2, #4]
 8019af2:	e7ca      	b.n	8019a8a <_free_r+0x22>
 8019af4:	bd38      	pop	{r3, r4, r5, pc}
 8019af6:	bf00      	nop
 8019af8:	20003edc 	.word	0x20003edc

08019afc <malloc>:
 8019afc:	4b02      	ldr	r3, [pc, #8]	@ (8019b08 <malloc+0xc>)
 8019afe:	4601      	mov	r1, r0
 8019b00:	6818      	ldr	r0, [r3, #0]
 8019b02:	f000 b825 	b.w	8019b50 <_malloc_r>
 8019b06:	bf00      	nop
 8019b08:	200001ac 	.word	0x200001ac

08019b0c <sbrk_aligned>:
 8019b0c:	b570      	push	{r4, r5, r6, lr}
 8019b0e:	4e0f      	ldr	r6, [pc, #60]	@ (8019b4c <sbrk_aligned+0x40>)
 8019b10:	460c      	mov	r4, r1
 8019b12:	6831      	ldr	r1, [r6, #0]
 8019b14:	4605      	mov	r5, r0
 8019b16:	b911      	cbnz	r1, 8019b1e <sbrk_aligned+0x12>
 8019b18:	f000 fe24 	bl	801a764 <_sbrk_r>
 8019b1c:	6030      	str	r0, [r6, #0]
 8019b1e:	4621      	mov	r1, r4
 8019b20:	4628      	mov	r0, r5
 8019b22:	f000 fe1f 	bl	801a764 <_sbrk_r>
 8019b26:	1c43      	adds	r3, r0, #1
 8019b28:	d103      	bne.n	8019b32 <sbrk_aligned+0x26>
 8019b2a:	f04f 34ff 	mov.w	r4, #4294967295
 8019b2e:	4620      	mov	r0, r4
 8019b30:	bd70      	pop	{r4, r5, r6, pc}
 8019b32:	1cc4      	adds	r4, r0, #3
 8019b34:	f024 0403 	bic.w	r4, r4, #3
 8019b38:	42a0      	cmp	r0, r4
 8019b3a:	d0f8      	beq.n	8019b2e <sbrk_aligned+0x22>
 8019b3c:	1a21      	subs	r1, r4, r0
 8019b3e:	4628      	mov	r0, r5
 8019b40:	f000 fe10 	bl	801a764 <_sbrk_r>
 8019b44:	3001      	adds	r0, #1
 8019b46:	d1f2      	bne.n	8019b2e <sbrk_aligned+0x22>
 8019b48:	e7ef      	b.n	8019b2a <sbrk_aligned+0x1e>
 8019b4a:	bf00      	nop
 8019b4c:	20003ed8 	.word	0x20003ed8

08019b50 <_malloc_r>:
 8019b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019b54:	1ccd      	adds	r5, r1, #3
 8019b56:	f025 0503 	bic.w	r5, r5, #3
 8019b5a:	3508      	adds	r5, #8
 8019b5c:	2d0c      	cmp	r5, #12
 8019b5e:	bf38      	it	cc
 8019b60:	250c      	movcc	r5, #12
 8019b62:	2d00      	cmp	r5, #0
 8019b64:	4606      	mov	r6, r0
 8019b66:	db01      	blt.n	8019b6c <_malloc_r+0x1c>
 8019b68:	42a9      	cmp	r1, r5
 8019b6a:	d904      	bls.n	8019b76 <_malloc_r+0x26>
 8019b6c:	230c      	movs	r3, #12
 8019b6e:	6033      	str	r3, [r6, #0]
 8019b70:	2000      	movs	r0, #0
 8019b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019b76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019c4c <_malloc_r+0xfc>
 8019b7a:	f000 f869 	bl	8019c50 <__malloc_lock>
 8019b7e:	f8d8 3000 	ldr.w	r3, [r8]
 8019b82:	461c      	mov	r4, r3
 8019b84:	bb44      	cbnz	r4, 8019bd8 <_malloc_r+0x88>
 8019b86:	4629      	mov	r1, r5
 8019b88:	4630      	mov	r0, r6
 8019b8a:	f7ff ffbf 	bl	8019b0c <sbrk_aligned>
 8019b8e:	1c43      	adds	r3, r0, #1
 8019b90:	4604      	mov	r4, r0
 8019b92:	d158      	bne.n	8019c46 <_malloc_r+0xf6>
 8019b94:	f8d8 4000 	ldr.w	r4, [r8]
 8019b98:	4627      	mov	r7, r4
 8019b9a:	2f00      	cmp	r7, #0
 8019b9c:	d143      	bne.n	8019c26 <_malloc_r+0xd6>
 8019b9e:	2c00      	cmp	r4, #0
 8019ba0:	d04b      	beq.n	8019c3a <_malloc_r+0xea>
 8019ba2:	6823      	ldr	r3, [r4, #0]
 8019ba4:	4639      	mov	r1, r7
 8019ba6:	4630      	mov	r0, r6
 8019ba8:	eb04 0903 	add.w	r9, r4, r3
 8019bac:	f000 fdda 	bl	801a764 <_sbrk_r>
 8019bb0:	4581      	cmp	r9, r0
 8019bb2:	d142      	bne.n	8019c3a <_malloc_r+0xea>
 8019bb4:	6821      	ldr	r1, [r4, #0]
 8019bb6:	1a6d      	subs	r5, r5, r1
 8019bb8:	4629      	mov	r1, r5
 8019bba:	4630      	mov	r0, r6
 8019bbc:	f7ff ffa6 	bl	8019b0c <sbrk_aligned>
 8019bc0:	3001      	adds	r0, #1
 8019bc2:	d03a      	beq.n	8019c3a <_malloc_r+0xea>
 8019bc4:	6823      	ldr	r3, [r4, #0]
 8019bc6:	442b      	add	r3, r5
 8019bc8:	6023      	str	r3, [r4, #0]
 8019bca:	f8d8 3000 	ldr.w	r3, [r8]
 8019bce:	685a      	ldr	r2, [r3, #4]
 8019bd0:	bb62      	cbnz	r2, 8019c2c <_malloc_r+0xdc>
 8019bd2:	f8c8 7000 	str.w	r7, [r8]
 8019bd6:	e00f      	b.n	8019bf8 <_malloc_r+0xa8>
 8019bd8:	6822      	ldr	r2, [r4, #0]
 8019bda:	1b52      	subs	r2, r2, r5
 8019bdc:	d420      	bmi.n	8019c20 <_malloc_r+0xd0>
 8019bde:	2a0b      	cmp	r2, #11
 8019be0:	d917      	bls.n	8019c12 <_malloc_r+0xc2>
 8019be2:	1961      	adds	r1, r4, r5
 8019be4:	42a3      	cmp	r3, r4
 8019be6:	6025      	str	r5, [r4, #0]
 8019be8:	bf18      	it	ne
 8019bea:	6059      	strne	r1, [r3, #4]
 8019bec:	6863      	ldr	r3, [r4, #4]
 8019bee:	bf08      	it	eq
 8019bf0:	f8c8 1000 	streq.w	r1, [r8]
 8019bf4:	5162      	str	r2, [r4, r5]
 8019bf6:	604b      	str	r3, [r1, #4]
 8019bf8:	4630      	mov	r0, r6
 8019bfa:	f000 f82f 	bl	8019c5c <__malloc_unlock>
 8019bfe:	f104 000b 	add.w	r0, r4, #11
 8019c02:	1d23      	adds	r3, r4, #4
 8019c04:	f020 0007 	bic.w	r0, r0, #7
 8019c08:	1ac2      	subs	r2, r0, r3
 8019c0a:	bf1c      	itt	ne
 8019c0c:	1a1b      	subne	r3, r3, r0
 8019c0e:	50a3      	strne	r3, [r4, r2]
 8019c10:	e7af      	b.n	8019b72 <_malloc_r+0x22>
 8019c12:	6862      	ldr	r2, [r4, #4]
 8019c14:	42a3      	cmp	r3, r4
 8019c16:	bf0c      	ite	eq
 8019c18:	f8c8 2000 	streq.w	r2, [r8]
 8019c1c:	605a      	strne	r2, [r3, #4]
 8019c1e:	e7eb      	b.n	8019bf8 <_malloc_r+0xa8>
 8019c20:	4623      	mov	r3, r4
 8019c22:	6864      	ldr	r4, [r4, #4]
 8019c24:	e7ae      	b.n	8019b84 <_malloc_r+0x34>
 8019c26:	463c      	mov	r4, r7
 8019c28:	687f      	ldr	r7, [r7, #4]
 8019c2a:	e7b6      	b.n	8019b9a <_malloc_r+0x4a>
 8019c2c:	461a      	mov	r2, r3
 8019c2e:	685b      	ldr	r3, [r3, #4]
 8019c30:	42a3      	cmp	r3, r4
 8019c32:	d1fb      	bne.n	8019c2c <_malloc_r+0xdc>
 8019c34:	2300      	movs	r3, #0
 8019c36:	6053      	str	r3, [r2, #4]
 8019c38:	e7de      	b.n	8019bf8 <_malloc_r+0xa8>
 8019c3a:	230c      	movs	r3, #12
 8019c3c:	6033      	str	r3, [r6, #0]
 8019c3e:	4630      	mov	r0, r6
 8019c40:	f000 f80c 	bl	8019c5c <__malloc_unlock>
 8019c44:	e794      	b.n	8019b70 <_malloc_r+0x20>
 8019c46:	6005      	str	r5, [r0, #0]
 8019c48:	e7d6      	b.n	8019bf8 <_malloc_r+0xa8>
 8019c4a:	bf00      	nop
 8019c4c:	20003edc 	.word	0x20003edc

08019c50 <__malloc_lock>:
 8019c50:	4801      	ldr	r0, [pc, #4]	@ (8019c58 <__malloc_lock+0x8>)
 8019c52:	f7ff b89e 	b.w	8018d92 <__retarget_lock_acquire_recursive>
 8019c56:	bf00      	nop
 8019c58:	20003ed4 	.word	0x20003ed4

08019c5c <__malloc_unlock>:
 8019c5c:	4801      	ldr	r0, [pc, #4]	@ (8019c64 <__malloc_unlock+0x8>)
 8019c5e:	f7ff b899 	b.w	8018d94 <__retarget_lock_release_recursive>
 8019c62:	bf00      	nop
 8019c64:	20003ed4 	.word	0x20003ed4

08019c68 <_Balloc>:
 8019c68:	b570      	push	{r4, r5, r6, lr}
 8019c6a:	69c6      	ldr	r6, [r0, #28]
 8019c6c:	4604      	mov	r4, r0
 8019c6e:	460d      	mov	r5, r1
 8019c70:	b976      	cbnz	r6, 8019c90 <_Balloc+0x28>
 8019c72:	2010      	movs	r0, #16
 8019c74:	f7ff ff42 	bl	8019afc <malloc>
 8019c78:	4602      	mov	r2, r0
 8019c7a:	61e0      	str	r0, [r4, #28]
 8019c7c:	b920      	cbnz	r0, 8019c88 <_Balloc+0x20>
 8019c7e:	4b18      	ldr	r3, [pc, #96]	@ (8019ce0 <_Balloc+0x78>)
 8019c80:	4818      	ldr	r0, [pc, #96]	@ (8019ce4 <_Balloc+0x7c>)
 8019c82:	216b      	movs	r1, #107	@ 0x6b
 8019c84:	f000 fd7e 	bl	801a784 <__assert_func>
 8019c88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019c8c:	6006      	str	r6, [r0, #0]
 8019c8e:	60c6      	str	r6, [r0, #12]
 8019c90:	69e6      	ldr	r6, [r4, #28]
 8019c92:	68f3      	ldr	r3, [r6, #12]
 8019c94:	b183      	cbz	r3, 8019cb8 <_Balloc+0x50>
 8019c96:	69e3      	ldr	r3, [r4, #28]
 8019c98:	68db      	ldr	r3, [r3, #12]
 8019c9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019c9e:	b9b8      	cbnz	r0, 8019cd0 <_Balloc+0x68>
 8019ca0:	2101      	movs	r1, #1
 8019ca2:	fa01 f605 	lsl.w	r6, r1, r5
 8019ca6:	1d72      	adds	r2, r6, #5
 8019ca8:	0092      	lsls	r2, r2, #2
 8019caa:	4620      	mov	r0, r4
 8019cac:	f000 fd88 	bl	801a7c0 <_calloc_r>
 8019cb0:	b160      	cbz	r0, 8019ccc <_Balloc+0x64>
 8019cb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019cb6:	e00e      	b.n	8019cd6 <_Balloc+0x6e>
 8019cb8:	2221      	movs	r2, #33	@ 0x21
 8019cba:	2104      	movs	r1, #4
 8019cbc:	4620      	mov	r0, r4
 8019cbe:	f000 fd7f 	bl	801a7c0 <_calloc_r>
 8019cc2:	69e3      	ldr	r3, [r4, #28]
 8019cc4:	60f0      	str	r0, [r6, #12]
 8019cc6:	68db      	ldr	r3, [r3, #12]
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	d1e4      	bne.n	8019c96 <_Balloc+0x2e>
 8019ccc:	2000      	movs	r0, #0
 8019cce:	bd70      	pop	{r4, r5, r6, pc}
 8019cd0:	6802      	ldr	r2, [r0, #0]
 8019cd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019cd6:	2300      	movs	r3, #0
 8019cd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019cdc:	e7f7      	b.n	8019cce <_Balloc+0x66>
 8019cde:	bf00      	nop
 8019ce0:	0801d219 	.word	0x0801d219
 8019ce4:	0801d299 	.word	0x0801d299

08019ce8 <_Bfree>:
 8019ce8:	b570      	push	{r4, r5, r6, lr}
 8019cea:	69c6      	ldr	r6, [r0, #28]
 8019cec:	4605      	mov	r5, r0
 8019cee:	460c      	mov	r4, r1
 8019cf0:	b976      	cbnz	r6, 8019d10 <_Bfree+0x28>
 8019cf2:	2010      	movs	r0, #16
 8019cf4:	f7ff ff02 	bl	8019afc <malloc>
 8019cf8:	4602      	mov	r2, r0
 8019cfa:	61e8      	str	r0, [r5, #28]
 8019cfc:	b920      	cbnz	r0, 8019d08 <_Bfree+0x20>
 8019cfe:	4b09      	ldr	r3, [pc, #36]	@ (8019d24 <_Bfree+0x3c>)
 8019d00:	4809      	ldr	r0, [pc, #36]	@ (8019d28 <_Bfree+0x40>)
 8019d02:	218f      	movs	r1, #143	@ 0x8f
 8019d04:	f000 fd3e 	bl	801a784 <__assert_func>
 8019d08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019d0c:	6006      	str	r6, [r0, #0]
 8019d0e:	60c6      	str	r6, [r0, #12]
 8019d10:	b13c      	cbz	r4, 8019d22 <_Bfree+0x3a>
 8019d12:	69eb      	ldr	r3, [r5, #28]
 8019d14:	6862      	ldr	r2, [r4, #4]
 8019d16:	68db      	ldr	r3, [r3, #12]
 8019d18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019d1c:	6021      	str	r1, [r4, #0]
 8019d1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019d22:	bd70      	pop	{r4, r5, r6, pc}
 8019d24:	0801d219 	.word	0x0801d219
 8019d28:	0801d299 	.word	0x0801d299

08019d2c <__multadd>:
 8019d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d30:	690d      	ldr	r5, [r1, #16]
 8019d32:	4607      	mov	r7, r0
 8019d34:	460c      	mov	r4, r1
 8019d36:	461e      	mov	r6, r3
 8019d38:	f101 0c14 	add.w	ip, r1, #20
 8019d3c:	2000      	movs	r0, #0
 8019d3e:	f8dc 3000 	ldr.w	r3, [ip]
 8019d42:	b299      	uxth	r1, r3
 8019d44:	fb02 6101 	mla	r1, r2, r1, r6
 8019d48:	0c1e      	lsrs	r6, r3, #16
 8019d4a:	0c0b      	lsrs	r3, r1, #16
 8019d4c:	fb02 3306 	mla	r3, r2, r6, r3
 8019d50:	b289      	uxth	r1, r1
 8019d52:	3001      	adds	r0, #1
 8019d54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019d58:	4285      	cmp	r5, r0
 8019d5a:	f84c 1b04 	str.w	r1, [ip], #4
 8019d5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019d62:	dcec      	bgt.n	8019d3e <__multadd+0x12>
 8019d64:	b30e      	cbz	r6, 8019daa <__multadd+0x7e>
 8019d66:	68a3      	ldr	r3, [r4, #8]
 8019d68:	42ab      	cmp	r3, r5
 8019d6a:	dc19      	bgt.n	8019da0 <__multadd+0x74>
 8019d6c:	6861      	ldr	r1, [r4, #4]
 8019d6e:	4638      	mov	r0, r7
 8019d70:	3101      	adds	r1, #1
 8019d72:	f7ff ff79 	bl	8019c68 <_Balloc>
 8019d76:	4680      	mov	r8, r0
 8019d78:	b928      	cbnz	r0, 8019d86 <__multadd+0x5a>
 8019d7a:	4602      	mov	r2, r0
 8019d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8019db0 <__multadd+0x84>)
 8019d7e:	480d      	ldr	r0, [pc, #52]	@ (8019db4 <__multadd+0x88>)
 8019d80:	21ba      	movs	r1, #186	@ 0xba
 8019d82:	f000 fcff 	bl	801a784 <__assert_func>
 8019d86:	6922      	ldr	r2, [r4, #16]
 8019d88:	3202      	adds	r2, #2
 8019d8a:	f104 010c 	add.w	r1, r4, #12
 8019d8e:	0092      	lsls	r2, r2, #2
 8019d90:	300c      	adds	r0, #12
 8019d92:	f7ff f800 	bl	8018d96 <memcpy>
 8019d96:	4621      	mov	r1, r4
 8019d98:	4638      	mov	r0, r7
 8019d9a:	f7ff ffa5 	bl	8019ce8 <_Bfree>
 8019d9e:	4644      	mov	r4, r8
 8019da0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8019da4:	3501      	adds	r5, #1
 8019da6:	615e      	str	r6, [r3, #20]
 8019da8:	6125      	str	r5, [r4, #16]
 8019daa:	4620      	mov	r0, r4
 8019dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019db0:	0801d288 	.word	0x0801d288
 8019db4:	0801d299 	.word	0x0801d299

08019db8 <__hi0bits>:
 8019db8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8019dbc:	4603      	mov	r3, r0
 8019dbe:	bf36      	itet	cc
 8019dc0:	0403      	lslcc	r3, r0, #16
 8019dc2:	2000      	movcs	r0, #0
 8019dc4:	2010      	movcc	r0, #16
 8019dc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019dca:	bf3c      	itt	cc
 8019dcc:	021b      	lslcc	r3, r3, #8
 8019dce:	3008      	addcc	r0, #8
 8019dd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019dd4:	bf3c      	itt	cc
 8019dd6:	011b      	lslcc	r3, r3, #4
 8019dd8:	3004      	addcc	r0, #4
 8019dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8019dde:	bf3c      	itt	cc
 8019de0:	009b      	lslcc	r3, r3, #2
 8019de2:	3002      	addcc	r0, #2
 8019de4:	2b00      	cmp	r3, #0
 8019de6:	db05      	blt.n	8019df4 <__hi0bits+0x3c>
 8019de8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8019dec:	f100 0001 	add.w	r0, r0, #1
 8019df0:	bf08      	it	eq
 8019df2:	2020      	moveq	r0, #32
 8019df4:	4770      	bx	lr

08019df6 <__lo0bits>:
 8019df6:	6803      	ldr	r3, [r0, #0]
 8019df8:	4602      	mov	r2, r0
 8019dfa:	f013 0007 	ands.w	r0, r3, #7
 8019dfe:	d00b      	beq.n	8019e18 <__lo0bits+0x22>
 8019e00:	07d9      	lsls	r1, r3, #31
 8019e02:	d421      	bmi.n	8019e48 <__lo0bits+0x52>
 8019e04:	0798      	lsls	r0, r3, #30
 8019e06:	bf49      	itett	mi
 8019e08:	085b      	lsrmi	r3, r3, #1
 8019e0a:	089b      	lsrpl	r3, r3, #2
 8019e0c:	2001      	movmi	r0, #1
 8019e0e:	6013      	strmi	r3, [r2, #0]
 8019e10:	bf5c      	itt	pl
 8019e12:	6013      	strpl	r3, [r2, #0]
 8019e14:	2002      	movpl	r0, #2
 8019e16:	4770      	bx	lr
 8019e18:	b299      	uxth	r1, r3
 8019e1a:	b909      	cbnz	r1, 8019e20 <__lo0bits+0x2a>
 8019e1c:	0c1b      	lsrs	r3, r3, #16
 8019e1e:	2010      	movs	r0, #16
 8019e20:	b2d9      	uxtb	r1, r3
 8019e22:	b909      	cbnz	r1, 8019e28 <__lo0bits+0x32>
 8019e24:	3008      	adds	r0, #8
 8019e26:	0a1b      	lsrs	r3, r3, #8
 8019e28:	0719      	lsls	r1, r3, #28
 8019e2a:	bf04      	itt	eq
 8019e2c:	091b      	lsreq	r3, r3, #4
 8019e2e:	3004      	addeq	r0, #4
 8019e30:	0799      	lsls	r1, r3, #30
 8019e32:	bf04      	itt	eq
 8019e34:	089b      	lsreq	r3, r3, #2
 8019e36:	3002      	addeq	r0, #2
 8019e38:	07d9      	lsls	r1, r3, #31
 8019e3a:	d403      	bmi.n	8019e44 <__lo0bits+0x4e>
 8019e3c:	085b      	lsrs	r3, r3, #1
 8019e3e:	f100 0001 	add.w	r0, r0, #1
 8019e42:	d003      	beq.n	8019e4c <__lo0bits+0x56>
 8019e44:	6013      	str	r3, [r2, #0]
 8019e46:	4770      	bx	lr
 8019e48:	2000      	movs	r0, #0
 8019e4a:	4770      	bx	lr
 8019e4c:	2020      	movs	r0, #32
 8019e4e:	4770      	bx	lr

08019e50 <__i2b>:
 8019e50:	b510      	push	{r4, lr}
 8019e52:	460c      	mov	r4, r1
 8019e54:	2101      	movs	r1, #1
 8019e56:	f7ff ff07 	bl	8019c68 <_Balloc>
 8019e5a:	4602      	mov	r2, r0
 8019e5c:	b928      	cbnz	r0, 8019e6a <__i2b+0x1a>
 8019e5e:	4b05      	ldr	r3, [pc, #20]	@ (8019e74 <__i2b+0x24>)
 8019e60:	4805      	ldr	r0, [pc, #20]	@ (8019e78 <__i2b+0x28>)
 8019e62:	f240 1145 	movw	r1, #325	@ 0x145
 8019e66:	f000 fc8d 	bl	801a784 <__assert_func>
 8019e6a:	2301      	movs	r3, #1
 8019e6c:	6144      	str	r4, [r0, #20]
 8019e6e:	6103      	str	r3, [r0, #16]
 8019e70:	bd10      	pop	{r4, pc}
 8019e72:	bf00      	nop
 8019e74:	0801d288 	.word	0x0801d288
 8019e78:	0801d299 	.word	0x0801d299

08019e7c <__multiply>:
 8019e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e80:	4617      	mov	r7, r2
 8019e82:	690a      	ldr	r2, [r1, #16]
 8019e84:	693b      	ldr	r3, [r7, #16]
 8019e86:	429a      	cmp	r2, r3
 8019e88:	bfa8      	it	ge
 8019e8a:	463b      	movge	r3, r7
 8019e8c:	4689      	mov	r9, r1
 8019e8e:	bfa4      	itt	ge
 8019e90:	460f      	movge	r7, r1
 8019e92:	4699      	movge	r9, r3
 8019e94:	693d      	ldr	r5, [r7, #16]
 8019e96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8019e9a:	68bb      	ldr	r3, [r7, #8]
 8019e9c:	6879      	ldr	r1, [r7, #4]
 8019e9e:	eb05 060a 	add.w	r6, r5, sl
 8019ea2:	42b3      	cmp	r3, r6
 8019ea4:	b085      	sub	sp, #20
 8019ea6:	bfb8      	it	lt
 8019ea8:	3101      	addlt	r1, #1
 8019eaa:	f7ff fedd 	bl	8019c68 <_Balloc>
 8019eae:	b930      	cbnz	r0, 8019ebe <__multiply+0x42>
 8019eb0:	4602      	mov	r2, r0
 8019eb2:	4b41      	ldr	r3, [pc, #260]	@ (8019fb8 <__multiply+0x13c>)
 8019eb4:	4841      	ldr	r0, [pc, #260]	@ (8019fbc <__multiply+0x140>)
 8019eb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8019eba:	f000 fc63 	bl	801a784 <__assert_func>
 8019ebe:	f100 0414 	add.w	r4, r0, #20
 8019ec2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8019ec6:	4623      	mov	r3, r4
 8019ec8:	2200      	movs	r2, #0
 8019eca:	4573      	cmp	r3, lr
 8019ecc:	d320      	bcc.n	8019f10 <__multiply+0x94>
 8019ece:	f107 0814 	add.w	r8, r7, #20
 8019ed2:	f109 0114 	add.w	r1, r9, #20
 8019ed6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8019eda:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8019ede:	9302      	str	r3, [sp, #8]
 8019ee0:	1beb      	subs	r3, r5, r7
 8019ee2:	3b15      	subs	r3, #21
 8019ee4:	f023 0303 	bic.w	r3, r3, #3
 8019ee8:	3304      	adds	r3, #4
 8019eea:	3715      	adds	r7, #21
 8019eec:	42bd      	cmp	r5, r7
 8019eee:	bf38      	it	cc
 8019ef0:	2304      	movcc	r3, #4
 8019ef2:	9301      	str	r3, [sp, #4]
 8019ef4:	9b02      	ldr	r3, [sp, #8]
 8019ef6:	9103      	str	r1, [sp, #12]
 8019ef8:	428b      	cmp	r3, r1
 8019efa:	d80c      	bhi.n	8019f16 <__multiply+0x9a>
 8019efc:	2e00      	cmp	r6, #0
 8019efe:	dd03      	ble.n	8019f08 <__multiply+0x8c>
 8019f00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d055      	beq.n	8019fb4 <__multiply+0x138>
 8019f08:	6106      	str	r6, [r0, #16]
 8019f0a:	b005      	add	sp, #20
 8019f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019f10:	f843 2b04 	str.w	r2, [r3], #4
 8019f14:	e7d9      	b.n	8019eca <__multiply+0x4e>
 8019f16:	f8b1 a000 	ldrh.w	sl, [r1]
 8019f1a:	f1ba 0f00 	cmp.w	sl, #0
 8019f1e:	d01f      	beq.n	8019f60 <__multiply+0xe4>
 8019f20:	46c4      	mov	ip, r8
 8019f22:	46a1      	mov	r9, r4
 8019f24:	2700      	movs	r7, #0
 8019f26:	f85c 2b04 	ldr.w	r2, [ip], #4
 8019f2a:	f8d9 3000 	ldr.w	r3, [r9]
 8019f2e:	fa1f fb82 	uxth.w	fp, r2
 8019f32:	b29b      	uxth	r3, r3
 8019f34:	fb0a 330b 	mla	r3, sl, fp, r3
 8019f38:	443b      	add	r3, r7
 8019f3a:	f8d9 7000 	ldr.w	r7, [r9]
 8019f3e:	0c12      	lsrs	r2, r2, #16
 8019f40:	0c3f      	lsrs	r7, r7, #16
 8019f42:	fb0a 7202 	mla	r2, sl, r2, r7
 8019f46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8019f4a:	b29b      	uxth	r3, r3
 8019f4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019f50:	4565      	cmp	r5, ip
 8019f52:	f849 3b04 	str.w	r3, [r9], #4
 8019f56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8019f5a:	d8e4      	bhi.n	8019f26 <__multiply+0xaa>
 8019f5c:	9b01      	ldr	r3, [sp, #4]
 8019f5e:	50e7      	str	r7, [r4, r3]
 8019f60:	9b03      	ldr	r3, [sp, #12]
 8019f62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8019f66:	3104      	adds	r1, #4
 8019f68:	f1b9 0f00 	cmp.w	r9, #0
 8019f6c:	d020      	beq.n	8019fb0 <__multiply+0x134>
 8019f6e:	6823      	ldr	r3, [r4, #0]
 8019f70:	4647      	mov	r7, r8
 8019f72:	46a4      	mov	ip, r4
 8019f74:	f04f 0a00 	mov.w	sl, #0
 8019f78:	f8b7 b000 	ldrh.w	fp, [r7]
 8019f7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8019f80:	fb09 220b 	mla	r2, r9, fp, r2
 8019f84:	4452      	add	r2, sl
 8019f86:	b29b      	uxth	r3, r3
 8019f88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019f8c:	f84c 3b04 	str.w	r3, [ip], #4
 8019f90:	f857 3b04 	ldr.w	r3, [r7], #4
 8019f94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019f98:	f8bc 3000 	ldrh.w	r3, [ip]
 8019f9c:	fb09 330a 	mla	r3, r9, sl, r3
 8019fa0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8019fa4:	42bd      	cmp	r5, r7
 8019fa6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019faa:	d8e5      	bhi.n	8019f78 <__multiply+0xfc>
 8019fac:	9a01      	ldr	r2, [sp, #4]
 8019fae:	50a3      	str	r3, [r4, r2]
 8019fb0:	3404      	adds	r4, #4
 8019fb2:	e79f      	b.n	8019ef4 <__multiply+0x78>
 8019fb4:	3e01      	subs	r6, #1
 8019fb6:	e7a1      	b.n	8019efc <__multiply+0x80>
 8019fb8:	0801d288 	.word	0x0801d288
 8019fbc:	0801d299 	.word	0x0801d299

08019fc0 <__pow5mult>:
 8019fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019fc4:	4615      	mov	r5, r2
 8019fc6:	f012 0203 	ands.w	r2, r2, #3
 8019fca:	4607      	mov	r7, r0
 8019fcc:	460e      	mov	r6, r1
 8019fce:	d007      	beq.n	8019fe0 <__pow5mult+0x20>
 8019fd0:	4c25      	ldr	r4, [pc, #148]	@ (801a068 <__pow5mult+0xa8>)
 8019fd2:	3a01      	subs	r2, #1
 8019fd4:	2300      	movs	r3, #0
 8019fd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8019fda:	f7ff fea7 	bl	8019d2c <__multadd>
 8019fde:	4606      	mov	r6, r0
 8019fe0:	10ad      	asrs	r5, r5, #2
 8019fe2:	d03d      	beq.n	801a060 <__pow5mult+0xa0>
 8019fe4:	69fc      	ldr	r4, [r7, #28]
 8019fe6:	b97c      	cbnz	r4, 801a008 <__pow5mult+0x48>
 8019fe8:	2010      	movs	r0, #16
 8019fea:	f7ff fd87 	bl	8019afc <malloc>
 8019fee:	4602      	mov	r2, r0
 8019ff0:	61f8      	str	r0, [r7, #28]
 8019ff2:	b928      	cbnz	r0, 801a000 <__pow5mult+0x40>
 8019ff4:	4b1d      	ldr	r3, [pc, #116]	@ (801a06c <__pow5mult+0xac>)
 8019ff6:	481e      	ldr	r0, [pc, #120]	@ (801a070 <__pow5mult+0xb0>)
 8019ff8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8019ffc:	f000 fbc2 	bl	801a784 <__assert_func>
 801a000:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a004:	6004      	str	r4, [r0, #0]
 801a006:	60c4      	str	r4, [r0, #12]
 801a008:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a00c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a010:	b94c      	cbnz	r4, 801a026 <__pow5mult+0x66>
 801a012:	f240 2171 	movw	r1, #625	@ 0x271
 801a016:	4638      	mov	r0, r7
 801a018:	f7ff ff1a 	bl	8019e50 <__i2b>
 801a01c:	2300      	movs	r3, #0
 801a01e:	f8c8 0008 	str.w	r0, [r8, #8]
 801a022:	4604      	mov	r4, r0
 801a024:	6003      	str	r3, [r0, #0]
 801a026:	f04f 0900 	mov.w	r9, #0
 801a02a:	07eb      	lsls	r3, r5, #31
 801a02c:	d50a      	bpl.n	801a044 <__pow5mult+0x84>
 801a02e:	4631      	mov	r1, r6
 801a030:	4622      	mov	r2, r4
 801a032:	4638      	mov	r0, r7
 801a034:	f7ff ff22 	bl	8019e7c <__multiply>
 801a038:	4631      	mov	r1, r6
 801a03a:	4680      	mov	r8, r0
 801a03c:	4638      	mov	r0, r7
 801a03e:	f7ff fe53 	bl	8019ce8 <_Bfree>
 801a042:	4646      	mov	r6, r8
 801a044:	106d      	asrs	r5, r5, #1
 801a046:	d00b      	beq.n	801a060 <__pow5mult+0xa0>
 801a048:	6820      	ldr	r0, [r4, #0]
 801a04a:	b938      	cbnz	r0, 801a05c <__pow5mult+0x9c>
 801a04c:	4622      	mov	r2, r4
 801a04e:	4621      	mov	r1, r4
 801a050:	4638      	mov	r0, r7
 801a052:	f7ff ff13 	bl	8019e7c <__multiply>
 801a056:	6020      	str	r0, [r4, #0]
 801a058:	f8c0 9000 	str.w	r9, [r0]
 801a05c:	4604      	mov	r4, r0
 801a05e:	e7e4      	b.n	801a02a <__pow5mult+0x6a>
 801a060:	4630      	mov	r0, r6
 801a062:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a066:	bf00      	nop
 801a068:	0801d34c 	.word	0x0801d34c
 801a06c:	0801d219 	.word	0x0801d219
 801a070:	0801d299 	.word	0x0801d299

0801a074 <__lshift>:
 801a074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a078:	460c      	mov	r4, r1
 801a07a:	6849      	ldr	r1, [r1, #4]
 801a07c:	6923      	ldr	r3, [r4, #16]
 801a07e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a082:	68a3      	ldr	r3, [r4, #8]
 801a084:	4607      	mov	r7, r0
 801a086:	4691      	mov	r9, r2
 801a088:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a08c:	f108 0601 	add.w	r6, r8, #1
 801a090:	42b3      	cmp	r3, r6
 801a092:	db0b      	blt.n	801a0ac <__lshift+0x38>
 801a094:	4638      	mov	r0, r7
 801a096:	f7ff fde7 	bl	8019c68 <_Balloc>
 801a09a:	4605      	mov	r5, r0
 801a09c:	b948      	cbnz	r0, 801a0b2 <__lshift+0x3e>
 801a09e:	4602      	mov	r2, r0
 801a0a0:	4b28      	ldr	r3, [pc, #160]	@ (801a144 <__lshift+0xd0>)
 801a0a2:	4829      	ldr	r0, [pc, #164]	@ (801a148 <__lshift+0xd4>)
 801a0a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a0a8:	f000 fb6c 	bl	801a784 <__assert_func>
 801a0ac:	3101      	adds	r1, #1
 801a0ae:	005b      	lsls	r3, r3, #1
 801a0b0:	e7ee      	b.n	801a090 <__lshift+0x1c>
 801a0b2:	2300      	movs	r3, #0
 801a0b4:	f100 0114 	add.w	r1, r0, #20
 801a0b8:	f100 0210 	add.w	r2, r0, #16
 801a0bc:	4618      	mov	r0, r3
 801a0be:	4553      	cmp	r3, sl
 801a0c0:	db33      	blt.n	801a12a <__lshift+0xb6>
 801a0c2:	6920      	ldr	r0, [r4, #16]
 801a0c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a0c8:	f104 0314 	add.w	r3, r4, #20
 801a0cc:	f019 091f 	ands.w	r9, r9, #31
 801a0d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a0d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a0d8:	d02b      	beq.n	801a132 <__lshift+0xbe>
 801a0da:	f1c9 0e20 	rsb	lr, r9, #32
 801a0de:	468a      	mov	sl, r1
 801a0e0:	2200      	movs	r2, #0
 801a0e2:	6818      	ldr	r0, [r3, #0]
 801a0e4:	fa00 f009 	lsl.w	r0, r0, r9
 801a0e8:	4310      	orrs	r0, r2
 801a0ea:	f84a 0b04 	str.w	r0, [sl], #4
 801a0ee:	f853 2b04 	ldr.w	r2, [r3], #4
 801a0f2:	459c      	cmp	ip, r3
 801a0f4:	fa22 f20e 	lsr.w	r2, r2, lr
 801a0f8:	d8f3      	bhi.n	801a0e2 <__lshift+0x6e>
 801a0fa:	ebac 0304 	sub.w	r3, ip, r4
 801a0fe:	3b15      	subs	r3, #21
 801a100:	f023 0303 	bic.w	r3, r3, #3
 801a104:	3304      	adds	r3, #4
 801a106:	f104 0015 	add.w	r0, r4, #21
 801a10a:	4560      	cmp	r0, ip
 801a10c:	bf88      	it	hi
 801a10e:	2304      	movhi	r3, #4
 801a110:	50ca      	str	r2, [r1, r3]
 801a112:	b10a      	cbz	r2, 801a118 <__lshift+0xa4>
 801a114:	f108 0602 	add.w	r6, r8, #2
 801a118:	3e01      	subs	r6, #1
 801a11a:	4638      	mov	r0, r7
 801a11c:	612e      	str	r6, [r5, #16]
 801a11e:	4621      	mov	r1, r4
 801a120:	f7ff fde2 	bl	8019ce8 <_Bfree>
 801a124:	4628      	mov	r0, r5
 801a126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a12a:	f842 0f04 	str.w	r0, [r2, #4]!
 801a12e:	3301      	adds	r3, #1
 801a130:	e7c5      	b.n	801a0be <__lshift+0x4a>
 801a132:	3904      	subs	r1, #4
 801a134:	f853 2b04 	ldr.w	r2, [r3], #4
 801a138:	f841 2f04 	str.w	r2, [r1, #4]!
 801a13c:	459c      	cmp	ip, r3
 801a13e:	d8f9      	bhi.n	801a134 <__lshift+0xc0>
 801a140:	e7ea      	b.n	801a118 <__lshift+0xa4>
 801a142:	bf00      	nop
 801a144:	0801d288 	.word	0x0801d288
 801a148:	0801d299 	.word	0x0801d299

0801a14c <__mcmp>:
 801a14c:	690a      	ldr	r2, [r1, #16]
 801a14e:	4603      	mov	r3, r0
 801a150:	6900      	ldr	r0, [r0, #16]
 801a152:	1a80      	subs	r0, r0, r2
 801a154:	b530      	push	{r4, r5, lr}
 801a156:	d10e      	bne.n	801a176 <__mcmp+0x2a>
 801a158:	3314      	adds	r3, #20
 801a15a:	3114      	adds	r1, #20
 801a15c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a160:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a164:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a168:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a16c:	4295      	cmp	r5, r2
 801a16e:	d003      	beq.n	801a178 <__mcmp+0x2c>
 801a170:	d205      	bcs.n	801a17e <__mcmp+0x32>
 801a172:	f04f 30ff 	mov.w	r0, #4294967295
 801a176:	bd30      	pop	{r4, r5, pc}
 801a178:	42a3      	cmp	r3, r4
 801a17a:	d3f3      	bcc.n	801a164 <__mcmp+0x18>
 801a17c:	e7fb      	b.n	801a176 <__mcmp+0x2a>
 801a17e:	2001      	movs	r0, #1
 801a180:	e7f9      	b.n	801a176 <__mcmp+0x2a>
	...

0801a184 <__mdiff>:
 801a184:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a188:	4689      	mov	r9, r1
 801a18a:	4606      	mov	r6, r0
 801a18c:	4611      	mov	r1, r2
 801a18e:	4648      	mov	r0, r9
 801a190:	4614      	mov	r4, r2
 801a192:	f7ff ffdb 	bl	801a14c <__mcmp>
 801a196:	1e05      	subs	r5, r0, #0
 801a198:	d112      	bne.n	801a1c0 <__mdiff+0x3c>
 801a19a:	4629      	mov	r1, r5
 801a19c:	4630      	mov	r0, r6
 801a19e:	f7ff fd63 	bl	8019c68 <_Balloc>
 801a1a2:	4602      	mov	r2, r0
 801a1a4:	b928      	cbnz	r0, 801a1b2 <__mdiff+0x2e>
 801a1a6:	4b3f      	ldr	r3, [pc, #252]	@ (801a2a4 <__mdiff+0x120>)
 801a1a8:	f240 2137 	movw	r1, #567	@ 0x237
 801a1ac:	483e      	ldr	r0, [pc, #248]	@ (801a2a8 <__mdiff+0x124>)
 801a1ae:	f000 fae9 	bl	801a784 <__assert_func>
 801a1b2:	2301      	movs	r3, #1
 801a1b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a1b8:	4610      	mov	r0, r2
 801a1ba:	b003      	add	sp, #12
 801a1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a1c0:	bfbc      	itt	lt
 801a1c2:	464b      	movlt	r3, r9
 801a1c4:	46a1      	movlt	r9, r4
 801a1c6:	4630      	mov	r0, r6
 801a1c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a1cc:	bfba      	itte	lt
 801a1ce:	461c      	movlt	r4, r3
 801a1d0:	2501      	movlt	r5, #1
 801a1d2:	2500      	movge	r5, #0
 801a1d4:	f7ff fd48 	bl	8019c68 <_Balloc>
 801a1d8:	4602      	mov	r2, r0
 801a1da:	b918      	cbnz	r0, 801a1e4 <__mdiff+0x60>
 801a1dc:	4b31      	ldr	r3, [pc, #196]	@ (801a2a4 <__mdiff+0x120>)
 801a1de:	f240 2145 	movw	r1, #581	@ 0x245
 801a1e2:	e7e3      	b.n	801a1ac <__mdiff+0x28>
 801a1e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a1e8:	6926      	ldr	r6, [r4, #16]
 801a1ea:	60c5      	str	r5, [r0, #12]
 801a1ec:	f109 0310 	add.w	r3, r9, #16
 801a1f0:	f109 0514 	add.w	r5, r9, #20
 801a1f4:	f104 0e14 	add.w	lr, r4, #20
 801a1f8:	f100 0b14 	add.w	fp, r0, #20
 801a1fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a200:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a204:	9301      	str	r3, [sp, #4]
 801a206:	46d9      	mov	r9, fp
 801a208:	f04f 0c00 	mov.w	ip, #0
 801a20c:	9b01      	ldr	r3, [sp, #4]
 801a20e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a212:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a216:	9301      	str	r3, [sp, #4]
 801a218:	fa1f f38a 	uxth.w	r3, sl
 801a21c:	4619      	mov	r1, r3
 801a21e:	b283      	uxth	r3, r0
 801a220:	1acb      	subs	r3, r1, r3
 801a222:	0c00      	lsrs	r0, r0, #16
 801a224:	4463      	add	r3, ip
 801a226:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a22a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a22e:	b29b      	uxth	r3, r3
 801a230:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a234:	4576      	cmp	r6, lr
 801a236:	f849 3b04 	str.w	r3, [r9], #4
 801a23a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a23e:	d8e5      	bhi.n	801a20c <__mdiff+0x88>
 801a240:	1b33      	subs	r3, r6, r4
 801a242:	3b15      	subs	r3, #21
 801a244:	f023 0303 	bic.w	r3, r3, #3
 801a248:	3415      	adds	r4, #21
 801a24a:	3304      	adds	r3, #4
 801a24c:	42a6      	cmp	r6, r4
 801a24e:	bf38      	it	cc
 801a250:	2304      	movcc	r3, #4
 801a252:	441d      	add	r5, r3
 801a254:	445b      	add	r3, fp
 801a256:	461e      	mov	r6, r3
 801a258:	462c      	mov	r4, r5
 801a25a:	4544      	cmp	r4, r8
 801a25c:	d30e      	bcc.n	801a27c <__mdiff+0xf8>
 801a25e:	f108 0103 	add.w	r1, r8, #3
 801a262:	1b49      	subs	r1, r1, r5
 801a264:	f021 0103 	bic.w	r1, r1, #3
 801a268:	3d03      	subs	r5, #3
 801a26a:	45a8      	cmp	r8, r5
 801a26c:	bf38      	it	cc
 801a26e:	2100      	movcc	r1, #0
 801a270:	440b      	add	r3, r1
 801a272:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a276:	b191      	cbz	r1, 801a29e <__mdiff+0x11a>
 801a278:	6117      	str	r7, [r2, #16]
 801a27a:	e79d      	b.n	801a1b8 <__mdiff+0x34>
 801a27c:	f854 1b04 	ldr.w	r1, [r4], #4
 801a280:	46e6      	mov	lr, ip
 801a282:	0c08      	lsrs	r0, r1, #16
 801a284:	fa1c fc81 	uxtah	ip, ip, r1
 801a288:	4471      	add	r1, lr
 801a28a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a28e:	b289      	uxth	r1, r1
 801a290:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a294:	f846 1b04 	str.w	r1, [r6], #4
 801a298:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a29c:	e7dd      	b.n	801a25a <__mdiff+0xd6>
 801a29e:	3f01      	subs	r7, #1
 801a2a0:	e7e7      	b.n	801a272 <__mdiff+0xee>
 801a2a2:	bf00      	nop
 801a2a4:	0801d288 	.word	0x0801d288
 801a2a8:	0801d299 	.word	0x0801d299

0801a2ac <__d2b>:
 801a2ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a2b0:	460f      	mov	r7, r1
 801a2b2:	2101      	movs	r1, #1
 801a2b4:	ec59 8b10 	vmov	r8, r9, d0
 801a2b8:	4616      	mov	r6, r2
 801a2ba:	f7ff fcd5 	bl	8019c68 <_Balloc>
 801a2be:	4604      	mov	r4, r0
 801a2c0:	b930      	cbnz	r0, 801a2d0 <__d2b+0x24>
 801a2c2:	4602      	mov	r2, r0
 801a2c4:	4b23      	ldr	r3, [pc, #140]	@ (801a354 <__d2b+0xa8>)
 801a2c6:	4824      	ldr	r0, [pc, #144]	@ (801a358 <__d2b+0xac>)
 801a2c8:	f240 310f 	movw	r1, #783	@ 0x30f
 801a2cc:	f000 fa5a 	bl	801a784 <__assert_func>
 801a2d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a2d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a2d8:	b10d      	cbz	r5, 801a2de <__d2b+0x32>
 801a2da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a2de:	9301      	str	r3, [sp, #4]
 801a2e0:	f1b8 0300 	subs.w	r3, r8, #0
 801a2e4:	d023      	beq.n	801a32e <__d2b+0x82>
 801a2e6:	4668      	mov	r0, sp
 801a2e8:	9300      	str	r3, [sp, #0]
 801a2ea:	f7ff fd84 	bl	8019df6 <__lo0bits>
 801a2ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a2f2:	b1d0      	cbz	r0, 801a32a <__d2b+0x7e>
 801a2f4:	f1c0 0320 	rsb	r3, r0, #32
 801a2f8:	fa02 f303 	lsl.w	r3, r2, r3
 801a2fc:	430b      	orrs	r3, r1
 801a2fe:	40c2      	lsrs	r2, r0
 801a300:	6163      	str	r3, [r4, #20]
 801a302:	9201      	str	r2, [sp, #4]
 801a304:	9b01      	ldr	r3, [sp, #4]
 801a306:	61a3      	str	r3, [r4, #24]
 801a308:	2b00      	cmp	r3, #0
 801a30a:	bf0c      	ite	eq
 801a30c:	2201      	moveq	r2, #1
 801a30e:	2202      	movne	r2, #2
 801a310:	6122      	str	r2, [r4, #16]
 801a312:	b1a5      	cbz	r5, 801a33e <__d2b+0x92>
 801a314:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a318:	4405      	add	r5, r0
 801a31a:	603d      	str	r5, [r7, #0]
 801a31c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a320:	6030      	str	r0, [r6, #0]
 801a322:	4620      	mov	r0, r4
 801a324:	b003      	add	sp, #12
 801a326:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a32a:	6161      	str	r1, [r4, #20]
 801a32c:	e7ea      	b.n	801a304 <__d2b+0x58>
 801a32e:	a801      	add	r0, sp, #4
 801a330:	f7ff fd61 	bl	8019df6 <__lo0bits>
 801a334:	9b01      	ldr	r3, [sp, #4]
 801a336:	6163      	str	r3, [r4, #20]
 801a338:	3020      	adds	r0, #32
 801a33a:	2201      	movs	r2, #1
 801a33c:	e7e8      	b.n	801a310 <__d2b+0x64>
 801a33e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a342:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a346:	6038      	str	r0, [r7, #0]
 801a348:	6918      	ldr	r0, [r3, #16]
 801a34a:	f7ff fd35 	bl	8019db8 <__hi0bits>
 801a34e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a352:	e7e5      	b.n	801a320 <__d2b+0x74>
 801a354:	0801d288 	.word	0x0801d288
 801a358:	0801d299 	.word	0x0801d299

0801a35c <__ssputs_r>:
 801a35c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a360:	688e      	ldr	r6, [r1, #8]
 801a362:	461f      	mov	r7, r3
 801a364:	42be      	cmp	r6, r7
 801a366:	680b      	ldr	r3, [r1, #0]
 801a368:	4682      	mov	sl, r0
 801a36a:	460c      	mov	r4, r1
 801a36c:	4690      	mov	r8, r2
 801a36e:	d82d      	bhi.n	801a3cc <__ssputs_r+0x70>
 801a370:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a374:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801a378:	d026      	beq.n	801a3c8 <__ssputs_r+0x6c>
 801a37a:	6965      	ldr	r5, [r4, #20]
 801a37c:	6909      	ldr	r1, [r1, #16]
 801a37e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801a382:	eba3 0901 	sub.w	r9, r3, r1
 801a386:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801a38a:	1c7b      	adds	r3, r7, #1
 801a38c:	444b      	add	r3, r9
 801a38e:	106d      	asrs	r5, r5, #1
 801a390:	429d      	cmp	r5, r3
 801a392:	bf38      	it	cc
 801a394:	461d      	movcc	r5, r3
 801a396:	0553      	lsls	r3, r2, #21
 801a398:	d527      	bpl.n	801a3ea <__ssputs_r+0x8e>
 801a39a:	4629      	mov	r1, r5
 801a39c:	f7ff fbd8 	bl	8019b50 <_malloc_r>
 801a3a0:	4606      	mov	r6, r0
 801a3a2:	b360      	cbz	r0, 801a3fe <__ssputs_r+0xa2>
 801a3a4:	6921      	ldr	r1, [r4, #16]
 801a3a6:	464a      	mov	r2, r9
 801a3a8:	f7fe fcf5 	bl	8018d96 <memcpy>
 801a3ac:	89a3      	ldrh	r3, [r4, #12]
 801a3ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801a3b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a3b6:	81a3      	strh	r3, [r4, #12]
 801a3b8:	6126      	str	r6, [r4, #16]
 801a3ba:	6165      	str	r5, [r4, #20]
 801a3bc:	444e      	add	r6, r9
 801a3be:	eba5 0509 	sub.w	r5, r5, r9
 801a3c2:	6026      	str	r6, [r4, #0]
 801a3c4:	60a5      	str	r5, [r4, #8]
 801a3c6:	463e      	mov	r6, r7
 801a3c8:	42be      	cmp	r6, r7
 801a3ca:	d900      	bls.n	801a3ce <__ssputs_r+0x72>
 801a3cc:	463e      	mov	r6, r7
 801a3ce:	6820      	ldr	r0, [r4, #0]
 801a3d0:	4632      	mov	r2, r6
 801a3d2:	4641      	mov	r1, r8
 801a3d4:	f7fe fc45 	bl	8018c62 <memmove>
 801a3d8:	68a3      	ldr	r3, [r4, #8]
 801a3da:	1b9b      	subs	r3, r3, r6
 801a3dc:	60a3      	str	r3, [r4, #8]
 801a3de:	6823      	ldr	r3, [r4, #0]
 801a3e0:	4433      	add	r3, r6
 801a3e2:	6023      	str	r3, [r4, #0]
 801a3e4:	2000      	movs	r0, #0
 801a3e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a3ea:	462a      	mov	r2, r5
 801a3ec:	f000 fa0e 	bl	801a80c <_realloc_r>
 801a3f0:	4606      	mov	r6, r0
 801a3f2:	2800      	cmp	r0, #0
 801a3f4:	d1e0      	bne.n	801a3b8 <__ssputs_r+0x5c>
 801a3f6:	6921      	ldr	r1, [r4, #16]
 801a3f8:	4650      	mov	r0, sl
 801a3fa:	f7ff fb35 	bl	8019a68 <_free_r>
 801a3fe:	230c      	movs	r3, #12
 801a400:	f8ca 3000 	str.w	r3, [sl]
 801a404:	89a3      	ldrh	r3, [r4, #12]
 801a406:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a40a:	81a3      	strh	r3, [r4, #12]
 801a40c:	f04f 30ff 	mov.w	r0, #4294967295
 801a410:	e7e9      	b.n	801a3e6 <__ssputs_r+0x8a>
	...

0801a414 <_svfiprintf_r>:
 801a414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a418:	4698      	mov	r8, r3
 801a41a:	898b      	ldrh	r3, [r1, #12]
 801a41c:	061b      	lsls	r3, r3, #24
 801a41e:	b09d      	sub	sp, #116	@ 0x74
 801a420:	4607      	mov	r7, r0
 801a422:	460d      	mov	r5, r1
 801a424:	4614      	mov	r4, r2
 801a426:	d510      	bpl.n	801a44a <_svfiprintf_r+0x36>
 801a428:	690b      	ldr	r3, [r1, #16]
 801a42a:	b973      	cbnz	r3, 801a44a <_svfiprintf_r+0x36>
 801a42c:	2140      	movs	r1, #64	@ 0x40
 801a42e:	f7ff fb8f 	bl	8019b50 <_malloc_r>
 801a432:	6028      	str	r0, [r5, #0]
 801a434:	6128      	str	r0, [r5, #16]
 801a436:	b930      	cbnz	r0, 801a446 <_svfiprintf_r+0x32>
 801a438:	230c      	movs	r3, #12
 801a43a:	603b      	str	r3, [r7, #0]
 801a43c:	f04f 30ff 	mov.w	r0, #4294967295
 801a440:	b01d      	add	sp, #116	@ 0x74
 801a442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a446:	2340      	movs	r3, #64	@ 0x40
 801a448:	616b      	str	r3, [r5, #20]
 801a44a:	2300      	movs	r3, #0
 801a44c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a44e:	2320      	movs	r3, #32
 801a450:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a454:	f8cd 800c 	str.w	r8, [sp, #12]
 801a458:	2330      	movs	r3, #48	@ 0x30
 801a45a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a5f8 <_svfiprintf_r+0x1e4>
 801a45e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a462:	f04f 0901 	mov.w	r9, #1
 801a466:	4623      	mov	r3, r4
 801a468:	469a      	mov	sl, r3
 801a46a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a46e:	b10a      	cbz	r2, 801a474 <_svfiprintf_r+0x60>
 801a470:	2a25      	cmp	r2, #37	@ 0x25
 801a472:	d1f9      	bne.n	801a468 <_svfiprintf_r+0x54>
 801a474:	ebba 0b04 	subs.w	fp, sl, r4
 801a478:	d00b      	beq.n	801a492 <_svfiprintf_r+0x7e>
 801a47a:	465b      	mov	r3, fp
 801a47c:	4622      	mov	r2, r4
 801a47e:	4629      	mov	r1, r5
 801a480:	4638      	mov	r0, r7
 801a482:	f7ff ff6b 	bl	801a35c <__ssputs_r>
 801a486:	3001      	adds	r0, #1
 801a488:	f000 80a7 	beq.w	801a5da <_svfiprintf_r+0x1c6>
 801a48c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a48e:	445a      	add	r2, fp
 801a490:	9209      	str	r2, [sp, #36]	@ 0x24
 801a492:	f89a 3000 	ldrb.w	r3, [sl]
 801a496:	2b00      	cmp	r3, #0
 801a498:	f000 809f 	beq.w	801a5da <_svfiprintf_r+0x1c6>
 801a49c:	2300      	movs	r3, #0
 801a49e:	f04f 32ff 	mov.w	r2, #4294967295
 801a4a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a4a6:	f10a 0a01 	add.w	sl, sl, #1
 801a4aa:	9304      	str	r3, [sp, #16]
 801a4ac:	9307      	str	r3, [sp, #28]
 801a4ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a4b2:	931a      	str	r3, [sp, #104]	@ 0x68
 801a4b4:	4654      	mov	r4, sl
 801a4b6:	2205      	movs	r2, #5
 801a4b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a4bc:	484e      	ldr	r0, [pc, #312]	@ (801a5f8 <_svfiprintf_r+0x1e4>)
 801a4be:	f7e5 feaf 	bl	8000220 <memchr>
 801a4c2:	9a04      	ldr	r2, [sp, #16]
 801a4c4:	b9d8      	cbnz	r0, 801a4fe <_svfiprintf_r+0xea>
 801a4c6:	06d0      	lsls	r0, r2, #27
 801a4c8:	bf44      	itt	mi
 801a4ca:	2320      	movmi	r3, #32
 801a4cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a4d0:	0711      	lsls	r1, r2, #28
 801a4d2:	bf44      	itt	mi
 801a4d4:	232b      	movmi	r3, #43	@ 0x2b
 801a4d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a4da:	f89a 3000 	ldrb.w	r3, [sl]
 801a4de:	2b2a      	cmp	r3, #42	@ 0x2a
 801a4e0:	d015      	beq.n	801a50e <_svfiprintf_r+0xfa>
 801a4e2:	9a07      	ldr	r2, [sp, #28]
 801a4e4:	4654      	mov	r4, sl
 801a4e6:	2000      	movs	r0, #0
 801a4e8:	f04f 0c0a 	mov.w	ip, #10
 801a4ec:	4621      	mov	r1, r4
 801a4ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a4f2:	3b30      	subs	r3, #48	@ 0x30
 801a4f4:	2b09      	cmp	r3, #9
 801a4f6:	d94b      	bls.n	801a590 <_svfiprintf_r+0x17c>
 801a4f8:	b1b0      	cbz	r0, 801a528 <_svfiprintf_r+0x114>
 801a4fa:	9207      	str	r2, [sp, #28]
 801a4fc:	e014      	b.n	801a528 <_svfiprintf_r+0x114>
 801a4fe:	eba0 0308 	sub.w	r3, r0, r8
 801a502:	fa09 f303 	lsl.w	r3, r9, r3
 801a506:	4313      	orrs	r3, r2
 801a508:	9304      	str	r3, [sp, #16]
 801a50a:	46a2      	mov	sl, r4
 801a50c:	e7d2      	b.n	801a4b4 <_svfiprintf_r+0xa0>
 801a50e:	9b03      	ldr	r3, [sp, #12]
 801a510:	1d19      	adds	r1, r3, #4
 801a512:	681b      	ldr	r3, [r3, #0]
 801a514:	9103      	str	r1, [sp, #12]
 801a516:	2b00      	cmp	r3, #0
 801a518:	bfbb      	ittet	lt
 801a51a:	425b      	neglt	r3, r3
 801a51c:	f042 0202 	orrlt.w	r2, r2, #2
 801a520:	9307      	strge	r3, [sp, #28]
 801a522:	9307      	strlt	r3, [sp, #28]
 801a524:	bfb8      	it	lt
 801a526:	9204      	strlt	r2, [sp, #16]
 801a528:	7823      	ldrb	r3, [r4, #0]
 801a52a:	2b2e      	cmp	r3, #46	@ 0x2e
 801a52c:	d10a      	bne.n	801a544 <_svfiprintf_r+0x130>
 801a52e:	7863      	ldrb	r3, [r4, #1]
 801a530:	2b2a      	cmp	r3, #42	@ 0x2a
 801a532:	d132      	bne.n	801a59a <_svfiprintf_r+0x186>
 801a534:	9b03      	ldr	r3, [sp, #12]
 801a536:	1d1a      	adds	r2, r3, #4
 801a538:	681b      	ldr	r3, [r3, #0]
 801a53a:	9203      	str	r2, [sp, #12]
 801a53c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a540:	3402      	adds	r4, #2
 801a542:	9305      	str	r3, [sp, #20]
 801a544:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a608 <_svfiprintf_r+0x1f4>
 801a548:	7821      	ldrb	r1, [r4, #0]
 801a54a:	2203      	movs	r2, #3
 801a54c:	4650      	mov	r0, sl
 801a54e:	f7e5 fe67 	bl	8000220 <memchr>
 801a552:	b138      	cbz	r0, 801a564 <_svfiprintf_r+0x150>
 801a554:	9b04      	ldr	r3, [sp, #16]
 801a556:	eba0 000a 	sub.w	r0, r0, sl
 801a55a:	2240      	movs	r2, #64	@ 0x40
 801a55c:	4082      	lsls	r2, r0
 801a55e:	4313      	orrs	r3, r2
 801a560:	3401      	adds	r4, #1
 801a562:	9304      	str	r3, [sp, #16]
 801a564:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a568:	4824      	ldr	r0, [pc, #144]	@ (801a5fc <_svfiprintf_r+0x1e8>)
 801a56a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a56e:	2206      	movs	r2, #6
 801a570:	f7e5 fe56 	bl	8000220 <memchr>
 801a574:	2800      	cmp	r0, #0
 801a576:	d036      	beq.n	801a5e6 <_svfiprintf_r+0x1d2>
 801a578:	4b21      	ldr	r3, [pc, #132]	@ (801a600 <_svfiprintf_r+0x1ec>)
 801a57a:	bb1b      	cbnz	r3, 801a5c4 <_svfiprintf_r+0x1b0>
 801a57c:	9b03      	ldr	r3, [sp, #12]
 801a57e:	3307      	adds	r3, #7
 801a580:	f023 0307 	bic.w	r3, r3, #7
 801a584:	3308      	adds	r3, #8
 801a586:	9303      	str	r3, [sp, #12]
 801a588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a58a:	4433      	add	r3, r6
 801a58c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a58e:	e76a      	b.n	801a466 <_svfiprintf_r+0x52>
 801a590:	fb0c 3202 	mla	r2, ip, r2, r3
 801a594:	460c      	mov	r4, r1
 801a596:	2001      	movs	r0, #1
 801a598:	e7a8      	b.n	801a4ec <_svfiprintf_r+0xd8>
 801a59a:	2300      	movs	r3, #0
 801a59c:	3401      	adds	r4, #1
 801a59e:	9305      	str	r3, [sp, #20]
 801a5a0:	4619      	mov	r1, r3
 801a5a2:	f04f 0c0a 	mov.w	ip, #10
 801a5a6:	4620      	mov	r0, r4
 801a5a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a5ac:	3a30      	subs	r2, #48	@ 0x30
 801a5ae:	2a09      	cmp	r2, #9
 801a5b0:	d903      	bls.n	801a5ba <_svfiprintf_r+0x1a6>
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d0c6      	beq.n	801a544 <_svfiprintf_r+0x130>
 801a5b6:	9105      	str	r1, [sp, #20]
 801a5b8:	e7c4      	b.n	801a544 <_svfiprintf_r+0x130>
 801a5ba:	fb0c 2101 	mla	r1, ip, r1, r2
 801a5be:	4604      	mov	r4, r0
 801a5c0:	2301      	movs	r3, #1
 801a5c2:	e7f0      	b.n	801a5a6 <_svfiprintf_r+0x192>
 801a5c4:	ab03      	add	r3, sp, #12
 801a5c6:	9300      	str	r3, [sp, #0]
 801a5c8:	462a      	mov	r2, r5
 801a5ca:	4b0e      	ldr	r3, [pc, #56]	@ (801a604 <_svfiprintf_r+0x1f0>)
 801a5cc:	a904      	add	r1, sp, #16
 801a5ce:	4638      	mov	r0, r7
 801a5d0:	f7fd fe34 	bl	801823c <_printf_float>
 801a5d4:	1c42      	adds	r2, r0, #1
 801a5d6:	4606      	mov	r6, r0
 801a5d8:	d1d6      	bne.n	801a588 <_svfiprintf_r+0x174>
 801a5da:	89ab      	ldrh	r3, [r5, #12]
 801a5dc:	065b      	lsls	r3, r3, #25
 801a5de:	f53f af2d 	bmi.w	801a43c <_svfiprintf_r+0x28>
 801a5e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a5e4:	e72c      	b.n	801a440 <_svfiprintf_r+0x2c>
 801a5e6:	ab03      	add	r3, sp, #12
 801a5e8:	9300      	str	r3, [sp, #0]
 801a5ea:	462a      	mov	r2, r5
 801a5ec:	4b05      	ldr	r3, [pc, #20]	@ (801a604 <_svfiprintf_r+0x1f0>)
 801a5ee:	a904      	add	r1, sp, #16
 801a5f0:	4638      	mov	r0, r7
 801a5f2:	f7fe f8bb 	bl	801876c <_printf_i>
 801a5f6:	e7ed      	b.n	801a5d4 <_svfiprintf_r+0x1c0>
 801a5f8:	0801d2f2 	.word	0x0801d2f2
 801a5fc:	0801d2fc 	.word	0x0801d2fc
 801a600:	0801823d 	.word	0x0801823d
 801a604:	0801a35d 	.word	0x0801a35d
 801a608:	0801d2f8 	.word	0x0801d2f8

0801a60c <__sflush_r>:
 801a60c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a614:	0716      	lsls	r6, r2, #28
 801a616:	4605      	mov	r5, r0
 801a618:	460c      	mov	r4, r1
 801a61a:	d454      	bmi.n	801a6c6 <__sflush_r+0xba>
 801a61c:	684b      	ldr	r3, [r1, #4]
 801a61e:	2b00      	cmp	r3, #0
 801a620:	dc02      	bgt.n	801a628 <__sflush_r+0x1c>
 801a622:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a624:	2b00      	cmp	r3, #0
 801a626:	dd48      	ble.n	801a6ba <__sflush_r+0xae>
 801a628:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a62a:	2e00      	cmp	r6, #0
 801a62c:	d045      	beq.n	801a6ba <__sflush_r+0xae>
 801a62e:	2300      	movs	r3, #0
 801a630:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a634:	682f      	ldr	r7, [r5, #0]
 801a636:	6a21      	ldr	r1, [r4, #32]
 801a638:	602b      	str	r3, [r5, #0]
 801a63a:	d030      	beq.n	801a69e <__sflush_r+0x92>
 801a63c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a63e:	89a3      	ldrh	r3, [r4, #12]
 801a640:	0759      	lsls	r1, r3, #29
 801a642:	d505      	bpl.n	801a650 <__sflush_r+0x44>
 801a644:	6863      	ldr	r3, [r4, #4]
 801a646:	1ad2      	subs	r2, r2, r3
 801a648:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a64a:	b10b      	cbz	r3, 801a650 <__sflush_r+0x44>
 801a64c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a64e:	1ad2      	subs	r2, r2, r3
 801a650:	2300      	movs	r3, #0
 801a652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a654:	6a21      	ldr	r1, [r4, #32]
 801a656:	4628      	mov	r0, r5
 801a658:	47b0      	blx	r6
 801a65a:	1c43      	adds	r3, r0, #1
 801a65c:	89a3      	ldrh	r3, [r4, #12]
 801a65e:	d106      	bne.n	801a66e <__sflush_r+0x62>
 801a660:	6829      	ldr	r1, [r5, #0]
 801a662:	291d      	cmp	r1, #29
 801a664:	d82b      	bhi.n	801a6be <__sflush_r+0xb2>
 801a666:	4a2a      	ldr	r2, [pc, #168]	@ (801a710 <__sflush_r+0x104>)
 801a668:	40ca      	lsrs	r2, r1
 801a66a:	07d6      	lsls	r6, r2, #31
 801a66c:	d527      	bpl.n	801a6be <__sflush_r+0xb2>
 801a66e:	2200      	movs	r2, #0
 801a670:	6062      	str	r2, [r4, #4]
 801a672:	04d9      	lsls	r1, r3, #19
 801a674:	6922      	ldr	r2, [r4, #16]
 801a676:	6022      	str	r2, [r4, #0]
 801a678:	d504      	bpl.n	801a684 <__sflush_r+0x78>
 801a67a:	1c42      	adds	r2, r0, #1
 801a67c:	d101      	bne.n	801a682 <__sflush_r+0x76>
 801a67e:	682b      	ldr	r3, [r5, #0]
 801a680:	b903      	cbnz	r3, 801a684 <__sflush_r+0x78>
 801a682:	6560      	str	r0, [r4, #84]	@ 0x54
 801a684:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a686:	602f      	str	r7, [r5, #0]
 801a688:	b1b9      	cbz	r1, 801a6ba <__sflush_r+0xae>
 801a68a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a68e:	4299      	cmp	r1, r3
 801a690:	d002      	beq.n	801a698 <__sflush_r+0x8c>
 801a692:	4628      	mov	r0, r5
 801a694:	f7ff f9e8 	bl	8019a68 <_free_r>
 801a698:	2300      	movs	r3, #0
 801a69a:	6363      	str	r3, [r4, #52]	@ 0x34
 801a69c:	e00d      	b.n	801a6ba <__sflush_r+0xae>
 801a69e:	2301      	movs	r3, #1
 801a6a0:	4628      	mov	r0, r5
 801a6a2:	47b0      	blx	r6
 801a6a4:	4602      	mov	r2, r0
 801a6a6:	1c50      	adds	r0, r2, #1
 801a6a8:	d1c9      	bne.n	801a63e <__sflush_r+0x32>
 801a6aa:	682b      	ldr	r3, [r5, #0]
 801a6ac:	2b00      	cmp	r3, #0
 801a6ae:	d0c6      	beq.n	801a63e <__sflush_r+0x32>
 801a6b0:	2b1d      	cmp	r3, #29
 801a6b2:	d001      	beq.n	801a6b8 <__sflush_r+0xac>
 801a6b4:	2b16      	cmp	r3, #22
 801a6b6:	d11e      	bne.n	801a6f6 <__sflush_r+0xea>
 801a6b8:	602f      	str	r7, [r5, #0]
 801a6ba:	2000      	movs	r0, #0
 801a6bc:	e022      	b.n	801a704 <__sflush_r+0xf8>
 801a6be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a6c2:	b21b      	sxth	r3, r3
 801a6c4:	e01b      	b.n	801a6fe <__sflush_r+0xf2>
 801a6c6:	690f      	ldr	r7, [r1, #16]
 801a6c8:	2f00      	cmp	r7, #0
 801a6ca:	d0f6      	beq.n	801a6ba <__sflush_r+0xae>
 801a6cc:	0793      	lsls	r3, r2, #30
 801a6ce:	680e      	ldr	r6, [r1, #0]
 801a6d0:	bf08      	it	eq
 801a6d2:	694b      	ldreq	r3, [r1, #20]
 801a6d4:	600f      	str	r7, [r1, #0]
 801a6d6:	bf18      	it	ne
 801a6d8:	2300      	movne	r3, #0
 801a6da:	eba6 0807 	sub.w	r8, r6, r7
 801a6de:	608b      	str	r3, [r1, #8]
 801a6e0:	f1b8 0f00 	cmp.w	r8, #0
 801a6e4:	dde9      	ble.n	801a6ba <__sflush_r+0xae>
 801a6e6:	6a21      	ldr	r1, [r4, #32]
 801a6e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a6ea:	4643      	mov	r3, r8
 801a6ec:	463a      	mov	r2, r7
 801a6ee:	4628      	mov	r0, r5
 801a6f0:	47b0      	blx	r6
 801a6f2:	2800      	cmp	r0, #0
 801a6f4:	dc08      	bgt.n	801a708 <__sflush_r+0xfc>
 801a6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a6fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a6fe:	81a3      	strh	r3, [r4, #12]
 801a700:	f04f 30ff 	mov.w	r0, #4294967295
 801a704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a708:	4407      	add	r7, r0
 801a70a:	eba8 0800 	sub.w	r8, r8, r0
 801a70e:	e7e7      	b.n	801a6e0 <__sflush_r+0xd4>
 801a710:	20400001 	.word	0x20400001

0801a714 <_fflush_r>:
 801a714:	b538      	push	{r3, r4, r5, lr}
 801a716:	690b      	ldr	r3, [r1, #16]
 801a718:	4605      	mov	r5, r0
 801a71a:	460c      	mov	r4, r1
 801a71c:	b913      	cbnz	r3, 801a724 <_fflush_r+0x10>
 801a71e:	2500      	movs	r5, #0
 801a720:	4628      	mov	r0, r5
 801a722:	bd38      	pop	{r3, r4, r5, pc}
 801a724:	b118      	cbz	r0, 801a72e <_fflush_r+0x1a>
 801a726:	6a03      	ldr	r3, [r0, #32]
 801a728:	b90b      	cbnz	r3, 801a72e <_fflush_r+0x1a>
 801a72a:	f7fe f9c9 	bl	8018ac0 <__sinit>
 801a72e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a732:	2b00      	cmp	r3, #0
 801a734:	d0f3      	beq.n	801a71e <_fflush_r+0xa>
 801a736:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a738:	07d0      	lsls	r0, r2, #31
 801a73a:	d404      	bmi.n	801a746 <_fflush_r+0x32>
 801a73c:	0599      	lsls	r1, r3, #22
 801a73e:	d402      	bmi.n	801a746 <_fflush_r+0x32>
 801a740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a742:	f7fe fb26 	bl	8018d92 <__retarget_lock_acquire_recursive>
 801a746:	4628      	mov	r0, r5
 801a748:	4621      	mov	r1, r4
 801a74a:	f7ff ff5f 	bl	801a60c <__sflush_r>
 801a74e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a750:	07da      	lsls	r2, r3, #31
 801a752:	4605      	mov	r5, r0
 801a754:	d4e4      	bmi.n	801a720 <_fflush_r+0xc>
 801a756:	89a3      	ldrh	r3, [r4, #12]
 801a758:	059b      	lsls	r3, r3, #22
 801a75a:	d4e1      	bmi.n	801a720 <_fflush_r+0xc>
 801a75c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a75e:	f7fe fb19 	bl	8018d94 <__retarget_lock_release_recursive>
 801a762:	e7dd      	b.n	801a720 <_fflush_r+0xc>

0801a764 <_sbrk_r>:
 801a764:	b538      	push	{r3, r4, r5, lr}
 801a766:	4d06      	ldr	r5, [pc, #24]	@ (801a780 <_sbrk_r+0x1c>)
 801a768:	2300      	movs	r3, #0
 801a76a:	4604      	mov	r4, r0
 801a76c:	4608      	mov	r0, r1
 801a76e:	602b      	str	r3, [r5, #0]
 801a770:	f7ea fd9c 	bl	80052ac <_sbrk>
 801a774:	1c43      	adds	r3, r0, #1
 801a776:	d102      	bne.n	801a77e <_sbrk_r+0x1a>
 801a778:	682b      	ldr	r3, [r5, #0]
 801a77a:	b103      	cbz	r3, 801a77e <_sbrk_r+0x1a>
 801a77c:	6023      	str	r3, [r4, #0]
 801a77e:	bd38      	pop	{r3, r4, r5, pc}
 801a780:	20003ed0 	.word	0x20003ed0

0801a784 <__assert_func>:
 801a784:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a786:	4614      	mov	r4, r2
 801a788:	461a      	mov	r2, r3
 801a78a:	4b09      	ldr	r3, [pc, #36]	@ (801a7b0 <__assert_func+0x2c>)
 801a78c:	681b      	ldr	r3, [r3, #0]
 801a78e:	4605      	mov	r5, r0
 801a790:	68d8      	ldr	r0, [r3, #12]
 801a792:	b14c      	cbz	r4, 801a7a8 <__assert_func+0x24>
 801a794:	4b07      	ldr	r3, [pc, #28]	@ (801a7b4 <__assert_func+0x30>)
 801a796:	9100      	str	r1, [sp, #0]
 801a798:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a79c:	4906      	ldr	r1, [pc, #24]	@ (801a7b8 <__assert_func+0x34>)
 801a79e:	462b      	mov	r3, r5
 801a7a0:	f000 f870 	bl	801a884 <fiprintf>
 801a7a4:	f000 f880 	bl	801a8a8 <abort>
 801a7a8:	4b04      	ldr	r3, [pc, #16]	@ (801a7bc <__assert_func+0x38>)
 801a7aa:	461c      	mov	r4, r3
 801a7ac:	e7f3      	b.n	801a796 <__assert_func+0x12>
 801a7ae:	bf00      	nop
 801a7b0:	200001ac 	.word	0x200001ac
 801a7b4:	0801d30d 	.word	0x0801d30d
 801a7b8:	0801d31a 	.word	0x0801d31a
 801a7bc:	0801d348 	.word	0x0801d348

0801a7c0 <_calloc_r>:
 801a7c0:	b570      	push	{r4, r5, r6, lr}
 801a7c2:	fba1 5402 	umull	r5, r4, r1, r2
 801a7c6:	b934      	cbnz	r4, 801a7d6 <_calloc_r+0x16>
 801a7c8:	4629      	mov	r1, r5
 801a7ca:	f7ff f9c1 	bl	8019b50 <_malloc_r>
 801a7ce:	4606      	mov	r6, r0
 801a7d0:	b928      	cbnz	r0, 801a7de <_calloc_r+0x1e>
 801a7d2:	4630      	mov	r0, r6
 801a7d4:	bd70      	pop	{r4, r5, r6, pc}
 801a7d6:	220c      	movs	r2, #12
 801a7d8:	6002      	str	r2, [r0, #0]
 801a7da:	2600      	movs	r6, #0
 801a7dc:	e7f9      	b.n	801a7d2 <_calloc_r+0x12>
 801a7de:	462a      	mov	r2, r5
 801a7e0:	4621      	mov	r1, r4
 801a7e2:	f7fe fa58 	bl	8018c96 <memset>
 801a7e6:	e7f4      	b.n	801a7d2 <_calloc_r+0x12>

0801a7e8 <__ascii_mbtowc>:
 801a7e8:	b082      	sub	sp, #8
 801a7ea:	b901      	cbnz	r1, 801a7ee <__ascii_mbtowc+0x6>
 801a7ec:	a901      	add	r1, sp, #4
 801a7ee:	b142      	cbz	r2, 801a802 <__ascii_mbtowc+0x1a>
 801a7f0:	b14b      	cbz	r3, 801a806 <__ascii_mbtowc+0x1e>
 801a7f2:	7813      	ldrb	r3, [r2, #0]
 801a7f4:	600b      	str	r3, [r1, #0]
 801a7f6:	7812      	ldrb	r2, [r2, #0]
 801a7f8:	1e10      	subs	r0, r2, #0
 801a7fa:	bf18      	it	ne
 801a7fc:	2001      	movne	r0, #1
 801a7fe:	b002      	add	sp, #8
 801a800:	4770      	bx	lr
 801a802:	4610      	mov	r0, r2
 801a804:	e7fb      	b.n	801a7fe <__ascii_mbtowc+0x16>
 801a806:	f06f 0001 	mvn.w	r0, #1
 801a80a:	e7f8      	b.n	801a7fe <__ascii_mbtowc+0x16>

0801a80c <_realloc_r>:
 801a80c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a810:	4607      	mov	r7, r0
 801a812:	4614      	mov	r4, r2
 801a814:	460d      	mov	r5, r1
 801a816:	b921      	cbnz	r1, 801a822 <_realloc_r+0x16>
 801a818:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a81c:	4611      	mov	r1, r2
 801a81e:	f7ff b997 	b.w	8019b50 <_malloc_r>
 801a822:	b92a      	cbnz	r2, 801a830 <_realloc_r+0x24>
 801a824:	f7ff f920 	bl	8019a68 <_free_r>
 801a828:	4625      	mov	r5, r4
 801a82a:	4628      	mov	r0, r5
 801a82c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a830:	f000 f841 	bl	801a8b6 <_malloc_usable_size_r>
 801a834:	4284      	cmp	r4, r0
 801a836:	4606      	mov	r6, r0
 801a838:	d802      	bhi.n	801a840 <_realloc_r+0x34>
 801a83a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a83e:	d8f4      	bhi.n	801a82a <_realloc_r+0x1e>
 801a840:	4621      	mov	r1, r4
 801a842:	4638      	mov	r0, r7
 801a844:	f7ff f984 	bl	8019b50 <_malloc_r>
 801a848:	4680      	mov	r8, r0
 801a84a:	b908      	cbnz	r0, 801a850 <_realloc_r+0x44>
 801a84c:	4645      	mov	r5, r8
 801a84e:	e7ec      	b.n	801a82a <_realloc_r+0x1e>
 801a850:	42b4      	cmp	r4, r6
 801a852:	4622      	mov	r2, r4
 801a854:	4629      	mov	r1, r5
 801a856:	bf28      	it	cs
 801a858:	4632      	movcs	r2, r6
 801a85a:	f7fe fa9c 	bl	8018d96 <memcpy>
 801a85e:	4629      	mov	r1, r5
 801a860:	4638      	mov	r0, r7
 801a862:	f7ff f901 	bl	8019a68 <_free_r>
 801a866:	e7f1      	b.n	801a84c <_realloc_r+0x40>

0801a868 <__ascii_wctomb>:
 801a868:	4603      	mov	r3, r0
 801a86a:	4608      	mov	r0, r1
 801a86c:	b141      	cbz	r1, 801a880 <__ascii_wctomb+0x18>
 801a86e:	2aff      	cmp	r2, #255	@ 0xff
 801a870:	d904      	bls.n	801a87c <__ascii_wctomb+0x14>
 801a872:	228a      	movs	r2, #138	@ 0x8a
 801a874:	601a      	str	r2, [r3, #0]
 801a876:	f04f 30ff 	mov.w	r0, #4294967295
 801a87a:	4770      	bx	lr
 801a87c:	700a      	strb	r2, [r1, #0]
 801a87e:	2001      	movs	r0, #1
 801a880:	4770      	bx	lr
	...

0801a884 <fiprintf>:
 801a884:	b40e      	push	{r1, r2, r3}
 801a886:	b503      	push	{r0, r1, lr}
 801a888:	4601      	mov	r1, r0
 801a88a:	ab03      	add	r3, sp, #12
 801a88c:	4805      	ldr	r0, [pc, #20]	@ (801a8a4 <fiprintf+0x20>)
 801a88e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a892:	6800      	ldr	r0, [r0, #0]
 801a894:	9301      	str	r3, [sp, #4]
 801a896:	f000 f83f 	bl	801a918 <_vfiprintf_r>
 801a89a:	b002      	add	sp, #8
 801a89c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a8a0:	b003      	add	sp, #12
 801a8a2:	4770      	bx	lr
 801a8a4:	200001ac 	.word	0x200001ac

0801a8a8 <abort>:
 801a8a8:	b508      	push	{r3, lr}
 801a8aa:	2006      	movs	r0, #6
 801a8ac:	f000 fa08 	bl	801acc0 <raise>
 801a8b0:	2001      	movs	r0, #1
 801a8b2:	f7ea fc83 	bl	80051bc <_exit>

0801a8b6 <_malloc_usable_size_r>:
 801a8b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a8ba:	1f18      	subs	r0, r3, #4
 801a8bc:	2b00      	cmp	r3, #0
 801a8be:	bfbc      	itt	lt
 801a8c0:	580b      	ldrlt	r3, [r1, r0]
 801a8c2:	18c0      	addlt	r0, r0, r3
 801a8c4:	4770      	bx	lr

0801a8c6 <__sfputc_r>:
 801a8c6:	6893      	ldr	r3, [r2, #8]
 801a8c8:	3b01      	subs	r3, #1
 801a8ca:	2b00      	cmp	r3, #0
 801a8cc:	b410      	push	{r4}
 801a8ce:	6093      	str	r3, [r2, #8]
 801a8d0:	da08      	bge.n	801a8e4 <__sfputc_r+0x1e>
 801a8d2:	6994      	ldr	r4, [r2, #24]
 801a8d4:	42a3      	cmp	r3, r4
 801a8d6:	db01      	blt.n	801a8dc <__sfputc_r+0x16>
 801a8d8:	290a      	cmp	r1, #10
 801a8da:	d103      	bne.n	801a8e4 <__sfputc_r+0x1e>
 801a8dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a8e0:	f000 b932 	b.w	801ab48 <__swbuf_r>
 801a8e4:	6813      	ldr	r3, [r2, #0]
 801a8e6:	1c58      	adds	r0, r3, #1
 801a8e8:	6010      	str	r0, [r2, #0]
 801a8ea:	7019      	strb	r1, [r3, #0]
 801a8ec:	4608      	mov	r0, r1
 801a8ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a8f2:	4770      	bx	lr

0801a8f4 <__sfputs_r>:
 801a8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a8f6:	4606      	mov	r6, r0
 801a8f8:	460f      	mov	r7, r1
 801a8fa:	4614      	mov	r4, r2
 801a8fc:	18d5      	adds	r5, r2, r3
 801a8fe:	42ac      	cmp	r4, r5
 801a900:	d101      	bne.n	801a906 <__sfputs_r+0x12>
 801a902:	2000      	movs	r0, #0
 801a904:	e007      	b.n	801a916 <__sfputs_r+0x22>
 801a906:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a90a:	463a      	mov	r2, r7
 801a90c:	4630      	mov	r0, r6
 801a90e:	f7ff ffda 	bl	801a8c6 <__sfputc_r>
 801a912:	1c43      	adds	r3, r0, #1
 801a914:	d1f3      	bne.n	801a8fe <__sfputs_r+0xa>
 801a916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801a918 <_vfiprintf_r>:
 801a918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a91c:	460d      	mov	r5, r1
 801a91e:	b09d      	sub	sp, #116	@ 0x74
 801a920:	4614      	mov	r4, r2
 801a922:	4698      	mov	r8, r3
 801a924:	4606      	mov	r6, r0
 801a926:	b118      	cbz	r0, 801a930 <_vfiprintf_r+0x18>
 801a928:	6a03      	ldr	r3, [r0, #32]
 801a92a:	b90b      	cbnz	r3, 801a930 <_vfiprintf_r+0x18>
 801a92c:	f7fe f8c8 	bl	8018ac0 <__sinit>
 801a930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a932:	07d9      	lsls	r1, r3, #31
 801a934:	d405      	bmi.n	801a942 <_vfiprintf_r+0x2a>
 801a936:	89ab      	ldrh	r3, [r5, #12]
 801a938:	059a      	lsls	r2, r3, #22
 801a93a:	d402      	bmi.n	801a942 <_vfiprintf_r+0x2a>
 801a93c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a93e:	f7fe fa28 	bl	8018d92 <__retarget_lock_acquire_recursive>
 801a942:	89ab      	ldrh	r3, [r5, #12]
 801a944:	071b      	lsls	r3, r3, #28
 801a946:	d501      	bpl.n	801a94c <_vfiprintf_r+0x34>
 801a948:	692b      	ldr	r3, [r5, #16]
 801a94a:	b99b      	cbnz	r3, 801a974 <_vfiprintf_r+0x5c>
 801a94c:	4629      	mov	r1, r5
 801a94e:	4630      	mov	r0, r6
 801a950:	f000 f938 	bl	801abc4 <__swsetup_r>
 801a954:	b170      	cbz	r0, 801a974 <_vfiprintf_r+0x5c>
 801a956:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a958:	07dc      	lsls	r4, r3, #31
 801a95a:	d504      	bpl.n	801a966 <_vfiprintf_r+0x4e>
 801a95c:	f04f 30ff 	mov.w	r0, #4294967295
 801a960:	b01d      	add	sp, #116	@ 0x74
 801a962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a966:	89ab      	ldrh	r3, [r5, #12]
 801a968:	0598      	lsls	r0, r3, #22
 801a96a:	d4f7      	bmi.n	801a95c <_vfiprintf_r+0x44>
 801a96c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a96e:	f7fe fa11 	bl	8018d94 <__retarget_lock_release_recursive>
 801a972:	e7f3      	b.n	801a95c <_vfiprintf_r+0x44>
 801a974:	2300      	movs	r3, #0
 801a976:	9309      	str	r3, [sp, #36]	@ 0x24
 801a978:	2320      	movs	r3, #32
 801a97a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a97e:	f8cd 800c 	str.w	r8, [sp, #12]
 801a982:	2330      	movs	r3, #48	@ 0x30
 801a984:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ab34 <_vfiprintf_r+0x21c>
 801a988:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a98c:	f04f 0901 	mov.w	r9, #1
 801a990:	4623      	mov	r3, r4
 801a992:	469a      	mov	sl, r3
 801a994:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a998:	b10a      	cbz	r2, 801a99e <_vfiprintf_r+0x86>
 801a99a:	2a25      	cmp	r2, #37	@ 0x25
 801a99c:	d1f9      	bne.n	801a992 <_vfiprintf_r+0x7a>
 801a99e:	ebba 0b04 	subs.w	fp, sl, r4
 801a9a2:	d00b      	beq.n	801a9bc <_vfiprintf_r+0xa4>
 801a9a4:	465b      	mov	r3, fp
 801a9a6:	4622      	mov	r2, r4
 801a9a8:	4629      	mov	r1, r5
 801a9aa:	4630      	mov	r0, r6
 801a9ac:	f7ff ffa2 	bl	801a8f4 <__sfputs_r>
 801a9b0:	3001      	adds	r0, #1
 801a9b2:	f000 80a7 	beq.w	801ab04 <_vfiprintf_r+0x1ec>
 801a9b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a9b8:	445a      	add	r2, fp
 801a9ba:	9209      	str	r2, [sp, #36]	@ 0x24
 801a9bc:	f89a 3000 	ldrb.w	r3, [sl]
 801a9c0:	2b00      	cmp	r3, #0
 801a9c2:	f000 809f 	beq.w	801ab04 <_vfiprintf_r+0x1ec>
 801a9c6:	2300      	movs	r3, #0
 801a9c8:	f04f 32ff 	mov.w	r2, #4294967295
 801a9cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a9d0:	f10a 0a01 	add.w	sl, sl, #1
 801a9d4:	9304      	str	r3, [sp, #16]
 801a9d6:	9307      	str	r3, [sp, #28]
 801a9d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a9dc:	931a      	str	r3, [sp, #104]	@ 0x68
 801a9de:	4654      	mov	r4, sl
 801a9e0:	2205      	movs	r2, #5
 801a9e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a9e6:	4853      	ldr	r0, [pc, #332]	@ (801ab34 <_vfiprintf_r+0x21c>)
 801a9e8:	f7e5 fc1a 	bl	8000220 <memchr>
 801a9ec:	9a04      	ldr	r2, [sp, #16]
 801a9ee:	b9d8      	cbnz	r0, 801aa28 <_vfiprintf_r+0x110>
 801a9f0:	06d1      	lsls	r1, r2, #27
 801a9f2:	bf44      	itt	mi
 801a9f4:	2320      	movmi	r3, #32
 801a9f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a9fa:	0713      	lsls	r3, r2, #28
 801a9fc:	bf44      	itt	mi
 801a9fe:	232b      	movmi	r3, #43	@ 0x2b
 801aa00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aa04:	f89a 3000 	ldrb.w	r3, [sl]
 801aa08:	2b2a      	cmp	r3, #42	@ 0x2a
 801aa0a:	d015      	beq.n	801aa38 <_vfiprintf_r+0x120>
 801aa0c:	9a07      	ldr	r2, [sp, #28]
 801aa0e:	4654      	mov	r4, sl
 801aa10:	2000      	movs	r0, #0
 801aa12:	f04f 0c0a 	mov.w	ip, #10
 801aa16:	4621      	mov	r1, r4
 801aa18:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aa1c:	3b30      	subs	r3, #48	@ 0x30
 801aa1e:	2b09      	cmp	r3, #9
 801aa20:	d94b      	bls.n	801aaba <_vfiprintf_r+0x1a2>
 801aa22:	b1b0      	cbz	r0, 801aa52 <_vfiprintf_r+0x13a>
 801aa24:	9207      	str	r2, [sp, #28]
 801aa26:	e014      	b.n	801aa52 <_vfiprintf_r+0x13a>
 801aa28:	eba0 0308 	sub.w	r3, r0, r8
 801aa2c:	fa09 f303 	lsl.w	r3, r9, r3
 801aa30:	4313      	orrs	r3, r2
 801aa32:	9304      	str	r3, [sp, #16]
 801aa34:	46a2      	mov	sl, r4
 801aa36:	e7d2      	b.n	801a9de <_vfiprintf_r+0xc6>
 801aa38:	9b03      	ldr	r3, [sp, #12]
 801aa3a:	1d19      	adds	r1, r3, #4
 801aa3c:	681b      	ldr	r3, [r3, #0]
 801aa3e:	9103      	str	r1, [sp, #12]
 801aa40:	2b00      	cmp	r3, #0
 801aa42:	bfbb      	ittet	lt
 801aa44:	425b      	neglt	r3, r3
 801aa46:	f042 0202 	orrlt.w	r2, r2, #2
 801aa4a:	9307      	strge	r3, [sp, #28]
 801aa4c:	9307      	strlt	r3, [sp, #28]
 801aa4e:	bfb8      	it	lt
 801aa50:	9204      	strlt	r2, [sp, #16]
 801aa52:	7823      	ldrb	r3, [r4, #0]
 801aa54:	2b2e      	cmp	r3, #46	@ 0x2e
 801aa56:	d10a      	bne.n	801aa6e <_vfiprintf_r+0x156>
 801aa58:	7863      	ldrb	r3, [r4, #1]
 801aa5a:	2b2a      	cmp	r3, #42	@ 0x2a
 801aa5c:	d132      	bne.n	801aac4 <_vfiprintf_r+0x1ac>
 801aa5e:	9b03      	ldr	r3, [sp, #12]
 801aa60:	1d1a      	adds	r2, r3, #4
 801aa62:	681b      	ldr	r3, [r3, #0]
 801aa64:	9203      	str	r2, [sp, #12]
 801aa66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801aa6a:	3402      	adds	r4, #2
 801aa6c:	9305      	str	r3, [sp, #20]
 801aa6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ab44 <_vfiprintf_r+0x22c>
 801aa72:	7821      	ldrb	r1, [r4, #0]
 801aa74:	2203      	movs	r2, #3
 801aa76:	4650      	mov	r0, sl
 801aa78:	f7e5 fbd2 	bl	8000220 <memchr>
 801aa7c:	b138      	cbz	r0, 801aa8e <_vfiprintf_r+0x176>
 801aa7e:	9b04      	ldr	r3, [sp, #16]
 801aa80:	eba0 000a 	sub.w	r0, r0, sl
 801aa84:	2240      	movs	r2, #64	@ 0x40
 801aa86:	4082      	lsls	r2, r0
 801aa88:	4313      	orrs	r3, r2
 801aa8a:	3401      	adds	r4, #1
 801aa8c:	9304      	str	r3, [sp, #16]
 801aa8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aa92:	4829      	ldr	r0, [pc, #164]	@ (801ab38 <_vfiprintf_r+0x220>)
 801aa94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801aa98:	2206      	movs	r2, #6
 801aa9a:	f7e5 fbc1 	bl	8000220 <memchr>
 801aa9e:	2800      	cmp	r0, #0
 801aaa0:	d03f      	beq.n	801ab22 <_vfiprintf_r+0x20a>
 801aaa2:	4b26      	ldr	r3, [pc, #152]	@ (801ab3c <_vfiprintf_r+0x224>)
 801aaa4:	bb1b      	cbnz	r3, 801aaee <_vfiprintf_r+0x1d6>
 801aaa6:	9b03      	ldr	r3, [sp, #12]
 801aaa8:	3307      	adds	r3, #7
 801aaaa:	f023 0307 	bic.w	r3, r3, #7
 801aaae:	3308      	adds	r3, #8
 801aab0:	9303      	str	r3, [sp, #12]
 801aab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aab4:	443b      	add	r3, r7
 801aab6:	9309      	str	r3, [sp, #36]	@ 0x24
 801aab8:	e76a      	b.n	801a990 <_vfiprintf_r+0x78>
 801aaba:	fb0c 3202 	mla	r2, ip, r2, r3
 801aabe:	460c      	mov	r4, r1
 801aac0:	2001      	movs	r0, #1
 801aac2:	e7a8      	b.n	801aa16 <_vfiprintf_r+0xfe>
 801aac4:	2300      	movs	r3, #0
 801aac6:	3401      	adds	r4, #1
 801aac8:	9305      	str	r3, [sp, #20]
 801aaca:	4619      	mov	r1, r3
 801aacc:	f04f 0c0a 	mov.w	ip, #10
 801aad0:	4620      	mov	r0, r4
 801aad2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801aad6:	3a30      	subs	r2, #48	@ 0x30
 801aad8:	2a09      	cmp	r2, #9
 801aada:	d903      	bls.n	801aae4 <_vfiprintf_r+0x1cc>
 801aadc:	2b00      	cmp	r3, #0
 801aade:	d0c6      	beq.n	801aa6e <_vfiprintf_r+0x156>
 801aae0:	9105      	str	r1, [sp, #20]
 801aae2:	e7c4      	b.n	801aa6e <_vfiprintf_r+0x156>
 801aae4:	fb0c 2101 	mla	r1, ip, r1, r2
 801aae8:	4604      	mov	r4, r0
 801aaea:	2301      	movs	r3, #1
 801aaec:	e7f0      	b.n	801aad0 <_vfiprintf_r+0x1b8>
 801aaee:	ab03      	add	r3, sp, #12
 801aaf0:	9300      	str	r3, [sp, #0]
 801aaf2:	462a      	mov	r2, r5
 801aaf4:	4b12      	ldr	r3, [pc, #72]	@ (801ab40 <_vfiprintf_r+0x228>)
 801aaf6:	a904      	add	r1, sp, #16
 801aaf8:	4630      	mov	r0, r6
 801aafa:	f7fd fb9f 	bl	801823c <_printf_float>
 801aafe:	4607      	mov	r7, r0
 801ab00:	1c78      	adds	r0, r7, #1
 801ab02:	d1d6      	bne.n	801aab2 <_vfiprintf_r+0x19a>
 801ab04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ab06:	07d9      	lsls	r1, r3, #31
 801ab08:	d405      	bmi.n	801ab16 <_vfiprintf_r+0x1fe>
 801ab0a:	89ab      	ldrh	r3, [r5, #12]
 801ab0c:	059a      	lsls	r2, r3, #22
 801ab0e:	d402      	bmi.n	801ab16 <_vfiprintf_r+0x1fe>
 801ab10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ab12:	f7fe f93f 	bl	8018d94 <__retarget_lock_release_recursive>
 801ab16:	89ab      	ldrh	r3, [r5, #12]
 801ab18:	065b      	lsls	r3, r3, #25
 801ab1a:	f53f af1f 	bmi.w	801a95c <_vfiprintf_r+0x44>
 801ab1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ab20:	e71e      	b.n	801a960 <_vfiprintf_r+0x48>
 801ab22:	ab03      	add	r3, sp, #12
 801ab24:	9300      	str	r3, [sp, #0]
 801ab26:	462a      	mov	r2, r5
 801ab28:	4b05      	ldr	r3, [pc, #20]	@ (801ab40 <_vfiprintf_r+0x228>)
 801ab2a:	a904      	add	r1, sp, #16
 801ab2c:	4630      	mov	r0, r6
 801ab2e:	f7fd fe1d 	bl	801876c <_printf_i>
 801ab32:	e7e4      	b.n	801aafe <_vfiprintf_r+0x1e6>
 801ab34:	0801d2f2 	.word	0x0801d2f2
 801ab38:	0801d2fc 	.word	0x0801d2fc
 801ab3c:	0801823d 	.word	0x0801823d
 801ab40:	0801a8f5 	.word	0x0801a8f5
 801ab44:	0801d2f8 	.word	0x0801d2f8

0801ab48 <__swbuf_r>:
 801ab48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab4a:	460e      	mov	r6, r1
 801ab4c:	4614      	mov	r4, r2
 801ab4e:	4605      	mov	r5, r0
 801ab50:	b118      	cbz	r0, 801ab5a <__swbuf_r+0x12>
 801ab52:	6a03      	ldr	r3, [r0, #32]
 801ab54:	b90b      	cbnz	r3, 801ab5a <__swbuf_r+0x12>
 801ab56:	f7fd ffb3 	bl	8018ac0 <__sinit>
 801ab5a:	69a3      	ldr	r3, [r4, #24]
 801ab5c:	60a3      	str	r3, [r4, #8]
 801ab5e:	89a3      	ldrh	r3, [r4, #12]
 801ab60:	071a      	lsls	r2, r3, #28
 801ab62:	d501      	bpl.n	801ab68 <__swbuf_r+0x20>
 801ab64:	6923      	ldr	r3, [r4, #16]
 801ab66:	b943      	cbnz	r3, 801ab7a <__swbuf_r+0x32>
 801ab68:	4621      	mov	r1, r4
 801ab6a:	4628      	mov	r0, r5
 801ab6c:	f000 f82a 	bl	801abc4 <__swsetup_r>
 801ab70:	b118      	cbz	r0, 801ab7a <__swbuf_r+0x32>
 801ab72:	f04f 37ff 	mov.w	r7, #4294967295
 801ab76:	4638      	mov	r0, r7
 801ab78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ab7a:	6823      	ldr	r3, [r4, #0]
 801ab7c:	6922      	ldr	r2, [r4, #16]
 801ab7e:	1a98      	subs	r0, r3, r2
 801ab80:	6963      	ldr	r3, [r4, #20]
 801ab82:	b2f6      	uxtb	r6, r6
 801ab84:	4283      	cmp	r3, r0
 801ab86:	4637      	mov	r7, r6
 801ab88:	dc05      	bgt.n	801ab96 <__swbuf_r+0x4e>
 801ab8a:	4621      	mov	r1, r4
 801ab8c:	4628      	mov	r0, r5
 801ab8e:	f7ff fdc1 	bl	801a714 <_fflush_r>
 801ab92:	2800      	cmp	r0, #0
 801ab94:	d1ed      	bne.n	801ab72 <__swbuf_r+0x2a>
 801ab96:	68a3      	ldr	r3, [r4, #8]
 801ab98:	3b01      	subs	r3, #1
 801ab9a:	60a3      	str	r3, [r4, #8]
 801ab9c:	6823      	ldr	r3, [r4, #0]
 801ab9e:	1c5a      	adds	r2, r3, #1
 801aba0:	6022      	str	r2, [r4, #0]
 801aba2:	701e      	strb	r6, [r3, #0]
 801aba4:	6962      	ldr	r2, [r4, #20]
 801aba6:	1c43      	adds	r3, r0, #1
 801aba8:	429a      	cmp	r2, r3
 801abaa:	d004      	beq.n	801abb6 <__swbuf_r+0x6e>
 801abac:	89a3      	ldrh	r3, [r4, #12]
 801abae:	07db      	lsls	r3, r3, #31
 801abb0:	d5e1      	bpl.n	801ab76 <__swbuf_r+0x2e>
 801abb2:	2e0a      	cmp	r6, #10
 801abb4:	d1df      	bne.n	801ab76 <__swbuf_r+0x2e>
 801abb6:	4621      	mov	r1, r4
 801abb8:	4628      	mov	r0, r5
 801abba:	f7ff fdab 	bl	801a714 <_fflush_r>
 801abbe:	2800      	cmp	r0, #0
 801abc0:	d0d9      	beq.n	801ab76 <__swbuf_r+0x2e>
 801abc2:	e7d6      	b.n	801ab72 <__swbuf_r+0x2a>

0801abc4 <__swsetup_r>:
 801abc4:	b538      	push	{r3, r4, r5, lr}
 801abc6:	4b29      	ldr	r3, [pc, #164]	@ (801ac6c <__swsetup_r+0xa8>)
 801abc8:	4605      	mov	r5, r0
 801abca:	6818      	ldr	r0, [r3, #0]
 801abcc:	460c      	mov	r4, r1
 801abce:	b118      	cbz	r0, 801abd8 <__swsetup_r+0x14>
 801abd0:	6a03      	ldr	r3, [r0, #32]
 801abd2:	b90b      	cbnz	r3, 801abd8 <__swsetup_r+0x14>
 801abd4:	f7fd ff74 	bl	8018ac0 <__sinit>
 801abd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801abdc:	0719      	lsls	r1, r3, #28
 801abde:	d422      	bmi.n	801ac26 <__swsetup_r+0x62>
 801abe0:	06da      	lsls	r2, r3, #27
 801abe2:	d407      	bmi.n	801abf4 <__swsetup_r+0x30>
 801abe4:	2209      	movs	r2, #9
 801abe6:	602a      	str	r2, [r5, #0]
 801abe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801abec:	81a3      	strh	r3, [r4, #12]
 801abee:	f04f 30ff 	mov.w	r0, #4294967295
 801abf2:	e033      	b.n	801ac5c <__swsetup_r+0x98>
 801abf4:	0758      	lsls	r0, r3, #29
 801abf6:	d512      	bpl.n	801ac1e <__swsetup_r+0x5a>
 801abf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801abfa:	b141      	cbz	r1, 801ac0e <__swsetup_r+0x4a>
 801abfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ac00:	4299      	cmp	r1, r3
 801ac02:	d002      	beq.n	801ac0a <__swsetup_r+0x46>
 801ac04:	4628      	mov	r0, r5
 801ac06:	f7fe ff2f 	bl	8019a68 <_free_r>
 801ac0a:	2300      	movs	r3, #0
 801ac0c:	6363      	str	r3, [r4, #52]	@ 0x34
 801ac0e:	89a3      	ldrh	r3, [r4, #12]
 801ac10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ac14:	81a3      	strh	r3, [r4, #12]
 801ac16:	2300      	movs	r3, #0
 801ac18:	6063      	str	r3, [r4, #4]
 801ac1a:	6923      	ldr	r3, [r4, #16]
 801ac1c:	6023      	str	r3, [r4, #0]
 801ac1e:	89a3      	ldrh	r3, [r4, #12]
 801ac20:	f043 0308 	orr.w	r3, r3, #8
 801ac24:	81a3      	strh	r3, [r4, #12]
 801ac26:	6923      	ldr	r3, [r4, #16]
 801ac28:	b94b      	cbnz	r3, 801ac3e <__swsetup_r+0x7a>
 801ac2a:	89a3      	ldrh	r3, [r4, #12]
 801ac2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ac30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ac34:	d003      	beq.n	801ac3e <__swsetup_r+0x7a>
 801ac36:	4621      	mov	r1, r4
 801ac38:	4628      	mov	r0, r5
 801ac3a:	f000 f883 	bl	801ad44 <__smakebuf_r>
 801ac3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ac42:	f013 0201 	ands.w	r2, r3, #1
 801ac46:	d00a      	beq.n	801ac5e <__swsetup_r+0x9a>
 801ac48:	2200      	movs	r2, #0
 801ac4a:	60a2      	str	r2, [r4, #8]
 801ac4c:	6962      	ldr	r2, [r4, #20]
 801ac4e:	4252      	negs	r2, r2
 801ac50:	61a2      	str	r2, [r4, #24]
 801ac52:	6922      	ldr	r2, [r4, #16]
 801ac54:	b942      	cbnz	r2, 801ac68 <__swsetup_r+0xa4>
 801ac56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ac5a:	d1c5      	bne.n	801abe8 <__swsetup_r+0x24>
 801ac5c:	bd38      	pop	{r3, r4, r5, pc}
 801ac5e:	0799      	lsls	r1, r3, #30
 801ac60:	bf58      	it	pl
 801ac62:	6962      	ldrpl	r2, [r4, #20]
 801ac64:	60a2      	str	r2, [r4, #8]
 801ac66:	e7f4      	b.n	801ac52 <__swsetup_r+0x8e>
 801ac68:	2000      	movs	r0, #0
 801ac6a:	e7f7      	b.n	801ac5c <__swsetup_r+0x98>
 801ac6c:	200001ac 	.word	0x200001ac

0801ac70 <_raise_r>:
 801ac70:	291f      	cmp	r1, #31
 801ac72:	b538      	push	{r3, r4, r5, lr}
 801ac74:	4605      	mov	r5, r0
 801ac76:	460c      	mov	r4, r1
 801ac78:	d904      	bls.n	801ac84 <_raise_r+0x14>
 801ac7a:	2316      	movs	r3, #22
 801ac7c:	6003      	str	r3, [r0, #0]
 801ac7e:	f04f 30ff 	mov.w	r0, #4294967295
 801ac82:	bd38      	pop	{r3, r4, r5, pc}
 801ac84:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801ac86:	b112      	cbz	r2, 801ac8e <_raise_r+0x1e>
 801ac88:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ac8c:	b94b      	cbnz	r3, 801aca2 <_raise_r+0x32>
 801ac8e:	4628      	mov	r0, r5
 801ac90:	f000 f830 	bl	801acf4 <_getpid_r>
 801ac94:	4622      	mov	r2, r4
 801ac96:	4601      	mov	r1, r0
 801ac98:	4628      	mov	r0, r5
 801ac9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ac9e:	f000 b817 	b.w	801acd0 <_kill_r>
 801aca2:	2b01      	cmp	r3, #1
 801aca4:	d00a      	beq.n	801acbc <_raise_r+0x4c>
 801aca6:	1c59      	adds	r1, r3, #1
 801aca8:	d103      	bne.n	801acb2 <_raise_r+0x42>
 801acaa:	2316      	movs	r3, #22
 801acac:	6003      	str	r3, [r0, #0]
 801acae:	2001      	movs	r0, #1
 801acb0:	e7e7      	b.n	801ac82 <_raise_r+0x12>
 801acb2:	2100      	movs	r1, #0
 801acb4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801acb8:	4620      	mov	r0, r4
 801acba:	4798      	blx	r3
 801acbc:	2000      	movs	r0, #0
 801acbe:	e7e0      	b.n	801ac82 <_raise_r+0x12>

0801acc0 <raise>:
 801acc0:	4b02      	ldr	r3, [pc, #8]	@ (801accc <raise+0xc>)
 801acc2:	4601      	mov	r1, r0
 801acc4:	6818      	ldr	r0, [r3, #0]
 801acc6:	f7ff bfd3 	b.w	801ac70 <_raise_r>
 801acca:	bf00      	nop
 801accc:	200001ac 	.word	0x200001ac

0801acd0 <_kill_r>:
 801acd0:	b538      	push	{r3, r4, r5, lr}
 801acd2:	4d07      	ldr	r5, [pc, #28]	@ (801acf0 <_kill_r+0x20>)
 801acd4:	2300      	movs	r3, #0
 801acd6:	4604      	mov	r4, r0
 801acd8:	4608      	mov	r0, r1
 801acda:	4611      	mov	r1, r2
 801acdc:	602b      	str	r3, [r5, #0]
 801acde:	f7ea fa5d 	bl	800519c <_kill>
 801ace2:	1c43      	adds	r3, r0, #1
 801ace4:	d102      	bne.n	801acec <_kill_r+0x1c>
 801ace6:	682b      	ldr	r3, [r5, #0]
 801ace8:	b103      	cbz	r3, 801acec <_kill_r+0x1c>
 801acea:	6023      	str	r3, [r4, #0]
 801acec:	bd38      	pop	{r3, r4, r5, pc}
 801acee:	bf00      	nop
 801acf0:	20003ed0 	.word	0x20003ed0

0801acf4 <_getpid_r>:
 801acf4:	f7ea ba4a 	b.w	800518c <_getpid>

0801acf8 <__swhatbuf_r>:
 801acf8:	b570      	push	{r4, r5, r6, lr}
 801acfa:	460c      	mov	r4, r1
 801acfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ad00:	2900      	cmp	r1, #0
 801ad02:	b096      	sub	sp, #88	@ 0x58
 801ad04:	4615      	mov	r5, r2
 801ad06:	461e      	mov	r6, r3
 801ad08:	da0d      	bge.n	801ad26 <__swhatbuf_r+0x2e>
 801ad0a:	89a3      	ldrh	r3, [r4, #12]
 801ad0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801ad10:	f04f 0100 	mov.w	r1, #0
 801ad14:	bf14      	ite	ne
 801ad16:	2340      	movne	r3, #64	@ 0x40
 801ad18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801ad1c:	2000      	movs	r0, #0
 801ad1e:	6031      	str	r1, [r6, #0]
 801ad20:	602b      	str	r3, [r5, #0]
 801ad22:	b016      	add	sp, #88	@ 0x58
 801ad24:	bd70      	pop	{r4, r5, r6, pc}
 801ad26:	466a      	mov	r2, sp
 801ad28:	f000 f848 	bl	801adbc <_fstat_r>
 801ad2c:	2800      	cmp	r0, #0
 801ad2e:	dbec      	blt.n	801ad0a <__swhatbuf_r+0x12>
 801ad30:	9901      	ldr	r1, [sp, #4]
 801ad32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801ad36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801ad3a:	4259      	negs	r1, r3
 801ad3c:	4159      	adcs	r1, r3
 801ad3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801ad42:	e7eb      	b.n	801ad1c <__swhatbuf_r+0x24>

0801ad44 <__smakebuf_r>:
 801ad44:	898b      	ldrh	r3, [r1, #12]
 801ad46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ad48:	079d      	lsls	r5, r3, #30
 801ad4a:	4606      	mov	r6, r0
 801ad4c:	460c      	mov	r4, r1
 801ad4e:	d507      	bpl.n	801ad60 <__smakebuf_r+0x1c>
 801ad50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801ad54:	6023      	str	r3, [r4, #0]
 801ad56:	6123      	str	r3, [r4, #16]
 801ad58:	2301      	movs	r3, #1
 801ad5a:	6163      	str	r3, [r4, #20]
 801ad5c:	b003      	add	sp, #12
 801ad5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ad60:	ab01      	add	r3, sp, #4
 801ad62:	466a      	mov	r2, sp
 801ad64:	f7ff ffc8 	bl	801acf8 <__swhatbuf_r>
 801ad68:	9f00      	ldr	r7, [sp, #0]
 801ad6a:	4605      	mov	r5, r0
 801ad6c:	4639      	mov	r1, r7
 801ad6e:	4630      	mov	r0, r6
 801ad70:	f7fe feee 	bl	8019b50 <_malloc_r>
 801ad74:	b948      	cbnz	r0, 801ad8a <__smakebuf_r+0x46>
 801ad76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad7a:	059a      	lsls	r2, r3, #22
 801ad7c:	d4ee      	bmi.n	801ad5c <__smakebuf_r+0x18>
 801ad7e:	f023 0303 	bic.w	r3, r3, #3
 801ad82:	f043 0302 	orr.w	r3, r3, #2
 801ad86:	81a3      	strh	r3, [r4, #12]
 801ad88:	e7e2      	b.n	801ad50 <__smakebuf_r+0xc>
 801ad8a:	89a3      	ldrh	r3, [r4, #12]
 801ad8c:	6020      	str	r0, [r4, #0]
 801ad8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ad92:	81a3      	strh	r3, [r4, #12]
 801ad94:	9b01      	ldr	r3, [sp, #4]
 801ad96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801ad9a:	b15b      	cbz	r3, 801adb4 <__smakebuf_r+0x70>
 801ad9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ada0:	4630      	mov	r0, r6
 801ada2:	f000 f81d 	bl	801ade0 <_isatty_r>
 801ada6:	b128      	cbz	r0, 801adb4 <__smakebuf_r+0x70>
 801ada8:	89a3      	ldrh	r3, [r4, #12]
 801adaa:	f023 0303 	bic.w	r3, r3, #3
 801adae:	f043 0301 	orr.w	r3, r3, #1
 801adb2:	81a3      	strh	r3, [r4, #12]
 801adb4:	89a3      	ldrh	r3, [r4, #12]
 801adb6:	431d      	orrs	r5, r3
 801adb8:	81a5      	strh	r5, [r4, #12]
 801adba:	e7cf      	b.n	801ad5c <__smakebuf_r+0x18>

0801adbc <_fstat_r>:
 801adbc:	b538      	push	{r3, r4, r5, lr}
 801adbe:	4d07      	ldr	r5, [pc, #28]	@ (801addc <_fstat_r+0x20>)
 801adc0:	2300      	movs	r3, #0
 801adc2:	4604      	mov	r4, r0
 801adc4:	4608      	mov	r0, r1
 801adc6:	4611      	mov	r1, r2
 801adc8:	602b      	str	r3, [r5, #0]
 801adca:	f7ea fa47 	bl	800525c <_fstat>
 801adce:	1c43      	adds	r3, r0, #1
 801add0:	d102      	bne.n	801add8 <_fstat_r+0x1c>
 801add2:	682b      	ldr	r3, [r5, #0]
 801add4:	b103      	cbz	r3, 801add8 <_fstat_r+0x1c>
 801add6:	6023      	str	r3, [r4, #0]
 801add8:	bd38      	pop	{r3, r4, r5, pc}
 801adda:	bf00      	nop
 801addc:	20003ed0 	.word	0x20003ed0

0801ade0 <_isatty_r>:
 801ade0:	b538      	push	{r3, r4, r5, lr}
 801ade2:	4d06      	ldr	r5, [pc, #24]	@ (801adfc <_isatty_r+0x1c>)
 801ade4:	2300      	movs	r3, #0
 801ade6:	4604      	mov	r4, r0
 801ade8:	4608      	mov	r0, r1
 801adea:	602b      	str	r3, [r5, #0]
 801adec:	f7ea fa46 	bl	800527c <_isatty>
 801adf0:	1c43      	adds	r3, r0, #1
 801adf2:	d102      	bne.n	801adfa <_isatty_r+0x1a>
 801adf4:	682b      	ldr	r3, [r5, #0]
 801adf6:	b103      	cbz	r3, 801adfa <_isatty_r+0x1a>
 801adf8:	6023      	str	r3, [r4, #0]
 801adfa:	bd38      	pop	{r3, r4, r5, pc}
 801adfc:	20003ed0 	.word	0x20003ed0

0801ae00 <_init>:
 801ae00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae02:	bf00      	nop
 801ae04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ae06:	bc08      	pop	{r3}
 801ae08:	469e      	mov	lr, r3
 801ae0a:	4770      	bx	lr

0801ae0c <_fini>:
 801ae0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae0e:	bf00      	nop
 801ae10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ae12:	bc08      	pop	{r3}
 801ae14:	469e      	mov	lr, r3
 801ae16:	4770      	bx	lr
