# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_polynomial_time_synth.v" \
"../../../../../sbox_polynomial.srcs/sources_1/new/test_lut.v" \
"../../../../../sbox_polynomial.srcs/sim_1/new/testbench_polynomial.v" \

# Do not sort compile order
nosort
