	component lab7_soc is
		port (
			clk_clk                : in  std_logic                     := 'X';             -- clk
			key3_export            : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			keycode_export         : out std_logic_vector(15 downto 0);                    -- export
			otg_hpi_address_export : out std_logic_vector(1 downto 0);                     -- export
			otg_hpi_cs_export      : out std_logic;                                        -- export
			otg_hpi_data_in_port   : in  std_logic_vector(15 downto 0) := (others => 'X'); -- in_port
			otg_hpi_data_out_port  : out std_logic_vector(15 downto 0);                    -- out_port
			otg_hpi_r_export       : out std_logic;                                        -- export
			otg_hpi_w_export       : out std_logic;                                        -- export
			reset_reset_n          : in  std_logic                     := 'X';             -- reset_n
			sdram_clk_clk          : out std_logic                                         -- clk
		);
	end component lab7_soc;

