// Seed: 3092904944
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    output wire id_5,
    output wand id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    output tri id_13,
    output tri id_14,
    input wire id_15,
    input uwire id_16,
    output tri id_17,
    input tri1 id_18,
    output supply1 id_19,
    output tri1 id_20,
    input wire id_21,
    input wire id_22,
    input supply1 id_23,
    input tri id_24,
    input tri id_25
);
  parameter id_27 = 1 + 1;
  assign module_1._id_0 = 0;
  wire id_28;
  parameter id_29 = id_27#(
      .id_27(|id_27),
      .id_27(id_27 ? -1'b0 : id_27),
      .id_27(id_27),
      .id_27(1)
  ) & 1;
  assign id_17 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd13,
    parameter id_10 = 32'd68,
    parameter id_12 = 32'd90,
    parameter id_16 = 32'd95
) (
    input wor _id_0,
    output wand id_1,
    input tri0 id_2,
    output tri0 id_3
    , id_15,
    input tri0 id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    input wor _id_10,
    input wor id_11,
    input supply0 _id_12,
    output tri1 id_13
);
  genvar _id_16;
  logic [id_12 : id_10] id_17;
  logic [ -1 : ( 'b0 )] id_18;
  ;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_5,
      id_9,
      id_8,
      id_8,
      id_6,
      id_5,
      id_13,
      id_3,
      id_5,
      id_3,
      id_1,
      id_3,
      id_1,
      id_4,
      id_11,
      id_3,
      id_4,
      id_3,
      id_1,
      id_11,
      id_9,
      id_7,
      id_4,
      id_4
  );
  wire [1 : -1] id_19;
  wire [id_16 : id_0] id_20;
endmodule
