Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 34dbe39b44c642fd86405f598ca0eb87 --debug typical --relax -L xbip_utils_v3_0 -L c_reg_fd_v12_0 -L c_mux_bit_v12_0 -L c_shift_ram_v12_0 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package c_shift_ram_v12_0.c_shift_ram_v12_0_viv_comp
Compiling package c_shift_ram_v12_0.c_shift_ram_v12_0_pkg
Compiling package c_mux_bit_v12_0.c_mux_bit_v12_0_viv_comp
Compiling package c_reg_fd_v12_0.c_reg_fd_v12_0_viv_comp
Compiling module xil_defaultlib.sim_clk_rst_default
Compiling module xil_defaultlib.comCounter(C_COUNT_NUM=100)
Compiling module xil_defaultlib.fallingEdgeFlg
Compiling module xil_defaultlib.raisingEdgeFlg
Compiling architecture structural of entity c_reg_fd_v12_0.c_reg_fd_v12_0_viv [\c_reg_fd_v12_0_viv(32,"00000000...]
Compiling architecture struct of entity c_shift_ram_v12_0.c_shift_ram_v12_0_legacy [\c_shift_ram_v12_0_legacy("virte...]
Compiling architecture synth of entity c_shift_ram_v12_0.c_shift_ram_v12_0_viv [\c_shift_ram_v12_0_viv("virtexu"...]
Compiling architecture xilinx of entity c_shift_ram_v12_0.c_shift_ram_v12_0 [\c_shift_ram_v12_0("virtexu",0,3...]
Compiling architecture c_shift_ram_32wx1024d_arch of entity xil_defaultlib.c_shift_ram_32Wx1024D [c_shift_ram_32wx1024d_default]
Compiling module xil_defaultlib.comDelay(C_DELAY_CLK_NUM=10'b010...
Compiling module xil_defaultlib.comPulseShift(C_SHIFT_NUM=10'b01...
Compiling module xil_defaultlib.comPulseDelay(C_SHIFT_NUM=10'b01...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="virte...
Compiling module xil_defaultlib.blk_mem_gen_singleToneIm
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="virte...
Compiling module xil_defaultlib.blk_mem_gen_singleToneRe
Compiling module xil_defaultlib.comPulseShift(C_SHIFT_NUM=2)
Compiling module xil_defaultlib.singleToneGen
Compiling module xil_defaultlib.stub_RF_DataGen
Compiling module xil_defaultlib.sequenceDataGen
Compiling module xil_defaultlib.comPulseShift(C_SHIFT_NUM=3)
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_regs_fwd_v8_2(C_DATA...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="virte...
Compiling module xil_defaultlib.blk_mem_gen_32Wx65535D
Compiling module xil_defaultlib.pingpangBufCtl(C_WDATA_WIDTH=32,...
Compiling module xil_defaultlib.test_top
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_top_behav
