Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Feb 13 09:54:20 2024
| Host         : linrack7.bioeelocal running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7k410t
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   350 |
|    Minimum number of control sets                        |   350 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   914 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   350 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |    62 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     3 |
| >= 16              |   154 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3292 |         1012 |
| No           | No                    | Yes                    |             240 |           84 |
| No           | Yes                   | No                     |            1029 |          402 |
| Yes          | No                    | No                     |            1295 |          447 |
| Yes          | No                    | Yes                    |             344 |          105 |
| Yes          | Yes                   | No                     |            1734 |          510 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                           Clock Signal                                                                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
| ~design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/f                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/wi00/ep_datahold[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                                      |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                 |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                                          |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/flag_enable                                                                                                                                                                                         | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/I1                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/trigger_to_level_0/inst/trig_change                                                                                                                 |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff[4]                                                                                                                             |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                      |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                   |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SS[0]                                                                                                                       |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SS[0]                                                                                                                       |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/lane_rst_1                                                                                                                  |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/deb_stat0                                                                                                                           |                2 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SS[0]                                                                                                                       |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/lane_rst_2                                                                                                                  |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/deb_stat0                                                                                                                           |                4 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0                                                                                                                                                 |                2 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/lane_rst_3                                                                                                                  |                2 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/deb_stat0                                                                                                                           |                3 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/in_sync_reg_1                                                                                                                                           |                3 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/l40d74558a9789e6c998b44ab9d6b8ab8[5]_i_1_n_0                                                                                                                                              |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                                                                                                                                                                       | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                      |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/deb_stat0                                                                                                                           |                2 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/lane_rst_0                                                                                                                  |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SS[0]                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3[0]                                                                                                                  | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[1]                                                                                                                                                              | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/p_0_in0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sync_qplllock/E[0]                                                                                                                     | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                             |                3 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sync_qplllock/E[0]                                                                                                                     | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                             |                2 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                |                3 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                                                 | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SR[0]                                                                                                                       |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                                                 | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SR[0]                                                                                                                       |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                                                 | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SR[0]                                                                                                                       |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/FIFO_FSM_0/inst/FIFO_DATA[31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/FIFO_FSM_0/inst/FIFO_DATA[17]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/rdy_us_reg_0                                                                                                                                 | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SR[0]                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                 |                1 |              4 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/E[0]                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4[0]                                                                                                                  | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                2 |              5 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/p_119_in[0]                                                                                                                                                |                1 |              5 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]_0                                                                                                                                                      |                3 |              5 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2[0]                                                                                                                  | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                1 |              5 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/okAXI4LiteInterface_0/inst/counter_rx_from_ok0                                                                                                                                                                                                | design_1_i/okAXI4LiteInterface_0/inst/counter_resetting[5]_i_1_n_0                                                                                                                                                                      |                2 |              6 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l6d7b501652de6ba8ba55082874707b2a[5]_i_1_n_0                                                                                                                                                               | design_1_i/frontpanel_1/inst/okHI/okHC[38]                                                                                                                                                                                              |                6 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/okAXI4LiteInterface_0/inst/m_axi_aresetn_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[0][0]                                                                                                                           |                6 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[1]_2[0]                                                                                                                         |                6 |              6 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[2][0]                                                                                                                           |                6 |              6 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[3][0]                                                                                                                           |                5 |              6 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/lmfc_c/buf_add[1]_i_2_n_0                                                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/rdy_ds02_out                                                                                                                                            |                2 |              6 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                                                                                                                                                                    | design_1_i/frontpanel_1/inst/okHI/okHC[38]                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                     |                1 |              6 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/I1                                                                                                                                                                                 |                3 |              6 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                             | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                  |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                          |                2 |              7 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/rdy_us_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                              |                4 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1[0]                                                                                                                  | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                2 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                              | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                4 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0                                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                2 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                             |                3 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                             | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                        |                2 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/fil_lvl[7]_i_1__2_n_0                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_rst                                                                                                                             |                3 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                        |                2 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                             |                3 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/okHC[38]                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/lmfc_c/wcnt[7]_i_1_n_0                                                                                                                                         |                3 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/fil_lvl[7]_i_1_n_0                                                                                                                             | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/rdy_us_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/rdy_us_reg_1[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/fil_lvl[7]_i_1__0_n_0                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                                             |                3 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                              |                2 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rd_addr[7]_i_1__2_n_0                                                                                                         |                2 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/buf_rst_reg[0]                                                                                                              |                3 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/buf_rst_reg_0[0]                                                                                                            |                2 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/fil_lvl[7]_i_1__1_n_0                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_rst                                                                                                                             |                4 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rd_addr[7]_i_1__0_n_0                                                                                                         |                2 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rd_addr[7]_i_1_n_0                                                                                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]                                                                                                                                                   |                4 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset                                                                                                                                                             |                4 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/design_1_jesd204_0_0_phy_gt_i/cpll_railing0_i/refclk_buf_n_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset                                                                                                                                                             |                7 |              9 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/w                                                                                                                                                                               | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/cy_reg_n_0                                                                                                                                                     |                2 |              9 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/mmcm0_locked                                                                                                                                                                                                           | design_1_i/frontpanel_1/inst/okHI/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[29]_i_1_n_0                                                                                                                                             |                4 |             10 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/resync_cnt[9]_i_1_n_0                                                                                                                                                    | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                |                3 |             10 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/okAXI4LiteInterface_0/inst/m_axi_araddr[11]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/rdy_us_reg_2[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/rdy_us_reg_2[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             10 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/gt_reset                                                                                                                                                   |                2 |             10 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/okAXI4LiteInterface_0/inst/m_axi_awaddr[11]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/rdy_us_reg_2[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/rdy_us_reg_2[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             11 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                             |                5 |             11 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             11 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                              |                3 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                3 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out                                                                                                                                                       | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                                          |                3 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out                                                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                                          |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/t_state_0                                                                                                                                                                                           | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/I1                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_rst                                                                                                                             |                5 |             13 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                       |                4 |             13 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                                                             |                7 |             13 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/btpi80/ep_write0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             13 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                                                             |                7 |             13 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_rst                                                                                                                             |                7 |             13 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/okAXI4LiteInterface_0/inst/m_axi_wdata[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                  |                6 |             14 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/rxstatus_read                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             15 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             15 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_fchk[7]_i_1_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                5 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/spm_enable                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/lfa89f4c19946cfeedd23723568de9e12                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                        |               14 |             16 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_fchk[7]_i_1__0_n_0                                                                                                                    | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                4 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/register_enable                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                            | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                              |                4 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sel                                                                                                                                    | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/wait_time_cnt0                                                                                                        |                4 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_fchk[7]_i_1__2_n_0                                                                                                                    | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                6 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                8 |             16 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/rxstatus2_read                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_fchk[7]_i_1__1_n_0                                                                                                                    | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                7 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/pc0/t_state_0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                           | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/clear                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/time_out_counter                                                                                                                       | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                |                5 |             18 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                7 |             18 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/time_out_counter                                                                                                                       | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/reset_time_out                                                                                                        |                5 |             18 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/SR[0]                                                                                                                                                   |                5 |             19 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/rst_wd_cnt[0]_i_1_n_0                                                                                                                                      |                5 |             20 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0                                                                                                                                                              | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                      |                9 |             21 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/wi00/ep_dataout[0]                                                                                                                                                                                         |                4 |             23 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/mmcm0_locked                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             24 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             24 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                           |                7 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/frontpanel_1/inst/okHI/okHC[38]                                                                                                                                                                                              |               13 |             27 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_f[7]_i_2__2_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               13 |             28 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_f[7]_i_2__1_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               11 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/FIFO_FSM_0/inst/FIFO_DATA[31]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             28 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_f[7]_i_2__0_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                9 |             28 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_f[7]_i_2_n_0                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               12 |             28 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_scr_i_1_n_0                                                                                                                           | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                9 |             29 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_scr_i_1__2_n_0                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               14 |             29 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_scr_i_1__0_n_0                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                9 |             29 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_scr_i_1__1_n_0                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               10 |             29 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff[4]                                                                                                                             |                9 |             30 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_hd_i_1__2_n_0                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               11 |             30 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_hd_i_1__0_n_0                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               14 |             30 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_hd_i_1_n_0                                                                                                                            | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |                8 |             30 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_hd_i_1__1_n_0                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/cfg_info_c/cfg_rst                                                                                                                  |               16 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_2_n_0                                                                                                                                                              | design_1_i/frontpanel_1/inst/okHI/core0/core0/lab8c81cec3709c0416d0acf79f37f087[31]_i_1_n_0                                                                                                                                             |               15 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/mf_cnt[31]_i_1__2_n_0                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/err_cnt[31]_i_1__2_n_0                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/ila_cnt[31]_i_1__2_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/err_cnt[31]_i_1__2_n_0                                                                                                      |                8 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/okAXI4LiteInterface_0/inst/EP_DATAIN_WIREOUT[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/ila_align_c/data_ds0                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/enabled_binary_count_0/inst/count0_0                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff[4]                                                                                                                             |               10 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/count_link0_errors/sel                                                                                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/clear                                                                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/count_link1_errors/sel                                                                                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/clear                                                                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/err_cnt[31]_i_2_n_0                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/err_cnt[31]_i_1_n_0                                                                                                         |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/count_link2_errors/sel                                                                                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/clear                                                                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/count_link3_errors/sel                                                                                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/clear                                                                                                                                                      |                8 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0                                                                                                                                                              | design_1_i/frontpanel_1/inst/okHI/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0                                                                                                                                             |                9 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/ila_cnt[31]_i_1_n_0                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/err_cnt[31]_i_1_n_0                                                                                                         |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/mf_cnt[31]_i_1_n_0                                                                                                                           | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/testm_c/err_cnt[31]_i_1_n_0                                                                                                         |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/ila_cnt[31]_i_1__1_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/err_cnt[31]_i_1__1_n_0                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/mf_cnt[31]_i_1__0_n_0                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/err_cnt[31]_i_1__0_n_0                                                                                                      |                8 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                         | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                           |                7 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0                                                                                                                                                              | design_1_i/frontpanel_1/inst/okHI/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0                                                                                                                                             |                9 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/ti40/eptrig[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/err_cnt[31]_i_2__0_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/err_cnt[31]_i_1__0_n_0                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/ila_align_c/data_ds0                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/err_cnt[31]_i_2__1_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/err_cnt[31]_i_1__1_n_0                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/ila_cnt[31]_i_1__0_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/testm_c/err_cnt[31]_i_1__0_n_0                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/mf_cnt[31]_i_1__1_n_0                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/testm_c/err_cnt[31]_i_1__1_n_0                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/ila_align_c/data_ds0                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/l0c94b19b36beba84283b1c1a65aa73f3[0]_i_1_n_0                                                                                                                                                               | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                      |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/ila_align_c/data_ds0                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/err_cnt[31]_i_2__2_n_0                                                                                                                       | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/testm_c/err_cnt[31]_i_1__2_n_0                                                                                                      |                8 |             32 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                               | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |                7 |             33 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/data_sync_reg_gsr_1[0]                                                                                                |               12 |             33 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/data_sync_reg_gsr_0[0]                                                                                                |               12 |             33 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/data_sync_reg_gsr[0]                                                                                                  |               15 |             33 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/design_1_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/SR[0]                                                                                                                 |               14 |             33 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/sync_c/core_rst                                                                                                                                                |               11 |             34 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             36 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                  |                9 |             39 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                    | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                           |                8 |             39 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/desc_c/rx_cfg_scr_enable_reg                                                                                                        |               20 |             42 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__0_n_0                                                                                                      |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4_n_0                                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__0_n_0                                                                                                   |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__0_n_0                                                                                                   |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__2_n_0                                                                                                   |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__2_n_0                                                                                                      |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__2_n_0                                                                                                   |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__2_n_0                                                                                                    |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aresetn_0                                                                                                                                            |               19 |             44 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/align_out_c/p_0_in                                                                                                                                             |               15 |             48 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0/rx_32_c/align_out_c/rxdatavalid                                                                                                                                                         | design_1_i/jesd204_0/inst/jesd204_block_i/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff[4]                                                                                                                             |               19 |             56 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/frontpanel_1/inst/okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30                                                                                                                                                                    | design_1_i/frontpanel_1/inst/okHI/okHC[38]                                                                                                                                                                                              |               16 |             57 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               24 |             58 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |            103 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                             |               37 |            122 |
|  design_1_i/jesd204_0/inst/i_shared_clocks/ibufds_refclk0_0                                                                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              469 |           1500 |
|  design_1_i/frontpanel_1/inst/okHI/okClk                                                                                                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              513 |           1869 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


