#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 30 17:27:25 2022
# Process ID: 19228
# Current directory: H:/ZYNQ/lly_study_work/PS_USART/PS_USART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21096 H:\ZYNQ\lly_study_work\PS_USART\PS_USART\PS_USART.xpr
# Log file: H:/ZYNQ/lly_study_work/PS_USART/PS_USART/vivado.log
# Journal file: H:/ZYNQ/lly_study_work/PS_USART/PS_USART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 779.684 ; gain = 130.680
create_bd_design "ZYNQ"
Wrote  : <H:\ZYNQ\lly_study_work\PS_USART\PS_USART\PS_USART.srcs\sources_1\bd\ZYNQ\ZYNQ.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 829.793 ; gain = 6.164
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 862.438 ; gain = 28.055
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 24 .. 25}] [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0}] [get_bd_cells processing_system7_0]
WARNING: [Boardtcl 53-1] No current board_part set.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
generate_target all [get_files  H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
INFO: [BD 41-1662] The design 'ZYNQ.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\ZYNQ\lly_study_work\PS_USART\PS_USART\PS_USART.srcs\sources_1\bd\ZYNQ\ZYNQ.bd> 
Wrote  : <H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ui/bd_bdecc542.ui> 
VHDL Output written to : H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/sim/ZYNQ.v
VHDL Output written to : H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ.hwh
Generated Block Design Tcl file H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/hw_handoff/ZYNQ_bd.tcl
Generated Hardware Definition File H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.172 ; gain = 161.816
catch { config_ip_cache -export [get_ips -all ZYNQ_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
launch_runs -jobs 4 ZYNQ_processing_system7_0_0_synth_1
[Tue Aug 30 17:48:34 2022] Launched ZYNQ_processing_system7_0_0_synth_1...
Run output will be captured here: H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.runs/ZYNQ_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -directory H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.ip_user_files/sim_scripts -ip_user_files_dir H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.ip_user_files -ipstatic_source_dir H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.cache/compile_simlib/modelsim} {questa=H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.cache/compile_simlib/questa} {riviera=H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.cache/compile_simlib/riviera} {activehdl=H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
make_wrapper -files [get_files H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -top
add_files -norecurse H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v
open_bd_design {H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug 30 17:50:44 2022] Launched synth_1...
Run output will be captured here: H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.runs/synth_1/runme.log
[Tue Aug 30 17:50:44 2022] Launched impl_1...
Run output will be captured here: H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.runs/impl_1/runme.log
file mkdir H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.sdk
file copy -force H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.runs/impl_1/ZYNQ_wrapper.sysdef H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.sdk/ZYNQ_wrapper.hdf

launch_sdk -workspace H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.sdk -hwspec H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.sdk -hwspec H:/ZYNQ/lly_study_work/PS_USART/PS_USART/PS_USART.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 18:08:36 2022...
