# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do 01_Decodificador_BCD_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/apps/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2002B\ Diseno\ con\ logica\ programable/Labs/01_Decodificador_BCD {D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD/disp.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:17:25 on Feb 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD" D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD/disp.v 
# -- Compiling module disp
# 
# Top level modules:
# 	disp
# End time: 17:17:25 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2002B\ Diseno\ con\ logica\ programable/Labs/01_Decodificador_BCD {D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD/bcd.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:17:25 on Feb 25,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD" D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD/bcd.v 
# -- Compiling module bcd
# 
# Top level modules:
# 	bcd
# End time: 17:17:25 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documents/Tec/Profesional/4to\ Semestre/TE2002B\ Diseno\ con\ logica\ programable/Labs/01_Decodificador_BCD {D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD/bcd_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:17:25 on Feb 25,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD" D:/Documents/Tec/Profesional/4to Semestre/TE2002B Diseno con logica programable/Labs/01_Decodificador_BCD/bcd_tb.sv 
# -- Compiling module bcd_tb
# 
# Top level modules:
# 	bcd_tb
# End time: 17:17:25 on Feb 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  bcd_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" bcd_tb 
# Start time: 17:17:25 on Feb 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.bcd_tb(fast)
# Loading work.bcd(fast)
# Loading work.disp(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Valor a probar =  547
# Valor a probar =  562
# Valor a probar =  522
# Valor a probar =  797
# Valor a probar =  440
# Valor a probar =  730
# Valor a probar =  704
# Valor a probar =  172
# Valor a probar =  306
# Valor a probar =   28
# image file format "bmp" is unknown
# Unrecognized paper size (Letter), using Custom
# Unrecognized paper size (Letter), using Custom
# Unrecognized paper size (Letter), using Custom
# Unrecognized paper size (Letter), using Custom
add wave -position insertpoint  \
sim:/bcd_tb/DUT/cen \
sim:/bcd_tb/DUT/dec \
sim:/bcd_tb/DUT/mil \
sim:/bcd_tb/DUT/uni
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.bcd_tb(fast)
# Loading work.bcd(fast)
# Loading work.disp(fast)
run -all
# Valor a probar =  547
# Valor a probar =  562
# Valor a probar =  522
# Valor a probar =  797
# Valor a probar =  440
# Valor a probar =  730
# Valor a probar =  704
# Valor a probar =  172
# Valor a probar =  306
# Valor a probar =   28
# End time: 17:33:23 on Feb 25,2025, Elapsed time: 0:15:58
# Errors: 2984, Warnings: 1
