// Seed: 4038448732
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  always @(id_4 or posedge 1 or posedge id_2) begin
    id_7 <= 1;
  end
  always @(*) id_7 <= 1;
  assign id_1 = 'h0;
endmodule
