set clock 2.5 MHz
set etm_arch_version 3.4
set use_swd on
set logic_high 3.3
set target kinetis
set checker on
set power_detect on
set rst_pulse 300 ms
set rst_settle 300 ms
set jrst_pulse 300 ms
set jrst_settle 300 ms
set target_reset_pin independent
set 0:catch_buserr off
set 0:catch_chkerr off
set 0:catch_harderr off
set 0:catch_interr off
set 0:catch_mmerr off
set 0:catch_nocperr off
set 0:catch_reset off
set 0:catch_staterr off
set 0:endianness little
set 0:num_dwt 0x4
