Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 01:51:48 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 44) to (Rev. 45)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 01:42:54 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 00:56:01 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 23:44:48 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0 (Rev. 43)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 20:30:33 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 42) to (Rev. 43)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 00:58:05 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 22:44:04 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 41) to (Rev. 42)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 19:24:05 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 18:31:17 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 17:07:01 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 05:49:28 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 02:09:05 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 39) to (Rev. 40)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_gyro_hsi_0_0'. These changes may impact your design.


-Upgrade has removed port 'tclk'

-Upgrade has added port 'tclock'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 01:54:56 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 38) to (Rev. 39)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_gyro_hsi_0_0'. These changes may impact your design.


-Upgrade has added port 'tresetn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 01:45:02 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axis_stream_fifo_0_0'. These changes may impact your design.


-Upgrade has added port 'tclk'

-Upgrade has added port 'tdata'

-Upgrade has added port 'tlast'

-Upgrade has added port 'tready'

-Upgrade has added port 'tresetn'

-Upgrade has added port 'tvalid'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 00:23:50 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 36) to (Rev. 38)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_gyro_hsi_0_0'.


-Upgrade has removed interface 'M00_AXIS'

-Upgrade has removed interface 'M00_AXIS_CLK'

-Upgrade has removed interface 'M00_AXIS_RST'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_gyro_hsi_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axis_aclk'

-Upgrade has removed port 'm00_axis_aresetn'

-Upgrade has removed port 'm00_axis_tdata'

-Upgrade has removed port 'm00_axis_tlast'

-Upgrade has removed port 'm00_axis_tready'

-Upgrade has removed port 'm00_axis_tstrb'

-Upgrade has removed port 'm00_axis_tvalid'

-Upgrade has added port 'tclk'

-Upgrade has added port 'tdata'

-Upgrade has added port 'tlast'

-Upgrade has added port 'tready'

-Upgrade has added port 'tvalid'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 23:05:18 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 03:01:56 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 34) to (Rev. 35)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 02:49:45 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 02:40:33 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 32) to (Rev. 33)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 02:20:24 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axis_stream_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axis_stream_fifo_0_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 00:38:15 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 31) to (Rev. 32)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb  7 00:17:11 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 30) to (Rev. 31)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 23:55:04 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0 (Rev. 30)) to Vivado generation flows.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_gyro_hsi_0_0'.


-Upgrade has renamed interface 'm00_axis' as 'M00_AXIS' (xilinx.com:interface:axis:1.0)

-Upgrade has removed interface 'm00_axis_aclk'

-Upgrade has removed interface 'm00_axis_aresetn'

-Upgrade has added interface 'M00_AXIS_CLK' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'M00_AXIS_RST' (xilinx.com:signal:reset:1.0)







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 23:28:50 2019
| Host         : DESKTOP-KC9HGNO running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gyro_hsi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_gyro_hsi_0_0 (xilinx.com:user:axi_gyro_hsi:1.0) from (Rev. 29) to (Rev. 30)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_gyro_hsi_0_0'.


-Upgrade has added interface 'm00_axis' (xilinx.com:interface:axis:1.0)

-Upgrade has added interface 'm00_axis_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'm00_axis_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_gyro_hsi_0_0'. These changes may impact your design.


-Upgrade has added port 'm00_axis_aclk'

-Upgrade has added port 'm00_axis_aresetn'

-Upgrade has added port 'm00_axis_tdata'

-Upgrade has added port 'm00_axis_tlast'

-Upgrade has added port 'm00_axis_tready'

-Upgrade has added port 'm00_axis_tstrb'

-Upgrade has added port 'm00_axis_tvalid'


