/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [16:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [37:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[123] & in_data[164]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z & _00_);
  assign celloutsig_1_10z = ~celloutsig_1_1z;
  assign celloutsig_1_15z = ~((in_data[101] | celloutsig_1_13z) & celloutsig_1_13z);
  assign celloutsig_1_14z = in_data[104] | celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_2z[1] | celloutsig_1_3z;
  assign celloutsig_1_0z = ~(in_data[120] ^ in_data[146]);
  assign celloutsig_0_0z = in_data[26:18] + in_data[75:67];
  reg [16:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 17'h00000;
    else _11_ <= { in_data[166:157], celloutsig_1_5z };
  assign { _01_[16:7], _00_, _01_[5:0] } = _11_;
  reg [11:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 12'h000;
    else _12_ <= { in_data[73:63], 1'h1 };
  assign out_data[43:32] = _12_;
  assign celloutsig_1_11z = { in_data[109:103], celloutsig_1_4z } / { 1'h1, _01_[14:11], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_4z = { in_data[125:121], celloutsig_1_1z, celloutsig_1_3z } <= { in_data[145:141], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[104:98], celloutsig_1_4z } <= { celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4:0], celloutsig_1_4z, celloutsig_1_0z } * in_data[163:157];
  assign celloutsig_0_3z = - celloutsig_0_0z[7:1];
  assign celloutsig_1_9z = | { celloutsig_1_2z[9:6], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_9z & celloutsig_1_11z[6];
  assign celloutsig_1_13z = | { celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_16z = ^ { _01_[13:7], _00_, _01_[5:4] };
  assign celloutsig_1_2z = { in_data[165:159], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << in_data[171:162];
  assign celloutsig_1_18z = { in_data[184:169], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_12z, _01_[16:7], _00_, _01_[5:0], celloutsig_1_15z, celloutsig_1_13z } - { in_data[154:129], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_16z };
  assign _01_[6] = _00_;
  assign { out_data[159:128], out_data[96], out_data[6:0] } = { celloutsig_1_18z[33:2], celloutsig_1_19z, celloutsig_0_3z };
endmodule
