project:
  title: "MBIST with MBISR"
  author: "Dr. Aditya Kumar Singh Pundir"
  description: "Memory Built-In Self-Test (March C-) with Built-In Self-Repair."
  language: "verilog"
  top_module: "tt_um_aksp_mbist_mbisr"
  clock_hz: 10000000
  source_files:
    - src/tt_um_aksp_mbist_mbisr.v
    - src/top.v
    - src/mbist_marchc_controller.v
    - src/mbisr_controller.v
    - src/memory.v

pinout:
  ui:
    - name: "start"
    - name: "ui_in_1"
    - name: "ui_in_2"
    - name: "ui_in_3"
    - name: "ui_in_4"
    - name: "ui_in_5"
    - name: "ui_in_6"
    - name: "ui_in_7"
  uo:
    - name: "done"
    - name: "fail"
    - name: "uo_out_2"
    - name: "uo_out_3"
    - name: "uo_out_4"
    - name: "uo_out_5"
    - name: "uo_out_6"
    - name: "uo_out_7"
  uio:
    - name: "uio_0"
    - name: "uio_1"
    - name: "uio_2"
    - name: "uio_3"
    - name: "uio_4"
    - name: "uio_5"
    - name: "uio_6"
    - name: "uio_7"

tiles: 1x1

documentation:
  readme: "README.md"
  datasheet: "docs/spec.md"

metadata:
  repository: "https://github.com/adityapundir1985/tt_um_aksp_mbist_mbisr"
  version: "1.0"
  license: "Apache-2.0"

maintainer:
  name: "Dr. Aditya Kumar Singh Pundir"
  github: "adityapundir1985"
  email: "aditya.pundir@gmail.com"
