;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN -100, -600
	JMN @121, 103
	JMN @121, 103
	MOV -4, <-20
	SUB #0, 0
	SPL 10, <-30
	SPL 10, <-30
	DJN -1, @-70
	SUB @0, @2
	SUB #0, 0
	SUB <121, 103
	DJN -1, @-70
	SUB #72, @203
	SUB #72, @203
	SUB -207, <-120
	SUB @-127, 100
	JMP -4, @-20
	ADD 258, 408
	MOV #10, @-30
	SUB @0, @2
	SUB @0, @2
	SUB -207, <-120
	CMP 210, 60
	DJN -1, @-70
	JMN <-127, 100
	ADD 210, 60
	ADD 130, 9
	SUB @121, 103
	SUB @124, 106
	SUB <121, 103
	SUB @124, 106
	SLT 210, 60
	JMN 8, #3
	ADD 3, @20
	CMP -207, <-120
	SPL -100, -600
	SPL -100, -600
	ADD #270, <1
	SPL 0, <367
	CMP -207, <-120
	JMN @121, 103
	CMP -207, <-120
	SUB <121, 103
	JMN 8, #3
	DJN -1, @-70
	SLT 210, 60
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <800, @800
	JMN @121, 103
	JMN @121, 103
	MOV -4, <-20
