# Verik IntelliJ Plugin

![Build](https://github.com/frwang96/verik-intellij/workflows/Build/badge.svg)
[![Version](https://img.shields.io/jetbrains/plugin/v/PLUGIN_ID.svg)](https://plugins.jetbrains.com/plugin/PLUGIN_ID)
[![Downloads](https://img.shields.io/jetbrains/plugin/d/PLUGIN_ID.svg)](https://plugins.jetbrains.com/plugin/PLUGIN_ID)

<!-- Plugin description -->
[Verik](https://verik.io) is a hardware description language that compiles transparently to SystemVerilog. The Verik
plugin provides inspections and SystemVerilog syntax highlighting.
<!-- Plugin description end -->
