
Clock Cycle 1 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $zero, 0
File Number 1 : $s0 = 0

Clock Cycle 2 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw $t0, 1000($s0) on Line 3

Clock Cycle 3 -> 
MRM :
MRM received a request to queue Instruction : lw $t0, 1000($s0) of Core : 1
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 8

Clock Cycle 4 -> 
MRM :
Completed addition of Instruction lw $t0, 1000($s0) of Core 1
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 0
File Number 1 : $s0 = 8

Clock Cycle 5 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 16

Clock Cycle 6 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw $t0, 1000($s0) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1000 $t0 on Line 3
Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 24

Clock Cycle 7 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 32

Clock Cycle 8 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 40

Clock Cycle 9 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 48

Clock Cycle 10 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 56

Clock Cycle 11 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 64

Clock Cycle 12 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 72

Clock Cycle 13 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 80

Clock Cycle 14 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 88

Clock Cycle 15 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 1 : addi $s0, $s0, 0
File Number 1 : $s0 = 88

Clock Cycle 16 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 96

Clock Cycle 17 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t0 = 0
File Number 1 : Finished Instruction lw 1000 $t0 on Line 3
Core Execution :

Clock Cycle 18 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 104

Clock Cycle 19 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 112

Clock Cycle 20 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 120

Clock Cycle 21 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 128

Clock Cycle 22 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 136

Clock Cycle 23 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 144

Clock Cycle 24 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 152

Clock Cycle 25 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 160

Clock Cycle 26 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 168

Clock Cycle 27 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $t0, $s0, 0
File Number 1 : $t0 = 168

Clock Cycle 28 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 176

Clock Cycle 29 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 184

Clock Cycle 30 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 192

Clock Cycle 31 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 200

Clock Cycle 32 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 208

Clock Cycle 33 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 216

Clock Cycle 34 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 224

Clock Cycle 35 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 232

Clock Cycle 36 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 240

Clock Cycle 37 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 248

Clock Cycle 38 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 0
File Number 1 : $s0 = 248

Clock Cycle 39 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 256

Clock Cycle 40 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 264

Clock Cycle 41 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 272

Clock Cycle 42 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 280

Clock Cycle 43 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 288

Clock Cycle 44 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 296

Clock Cycle 45 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 304

Clock Cycle 46 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 312

Clock Cycle 47 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $s0, $s0, 8
File Number 1 : $s0 = 320

Clock Cycle 48 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw $t6, 1000($s0) on Line 48

Clock Cycle 49 -> 
MRM :
MRM received a request to queue Instruction : lw $t6, 1000($s0) of Core : 1
DRAM: 
Core Execution :
File Number 1 : addi $s1, $s1, 0
File Number 1 : $s1 = 0

Clock Cycle 50 -> 
MRM :
Completed addition of Instruction lw $t6, 1000($s0) of Core 1
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw $t7, 3004($s1) on Line 51

Clock Cycle 51 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 52 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 53 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw $t6, 1000($s0) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1320 $t6 on Line 48
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 54 -> 
MRM :
MRM received a request to queue Instruction : lw $t7, 3004($s1) of Core : 1
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 55 -> 
MRM :
Completed addition of Instruction lw $t7, 3004($s1) of Core 1
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 56 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 57 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 58 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 59 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 60 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 61 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 62 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 63 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 64 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t6 = 0
File Number 1 : Finished Instruction lw 1320 $t6 on Line 48
Core Execution :

Clock Cycle 65 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 66 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 67 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw $t7, 3004($s1) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 3004 $t7 on Line 51
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 68 -> 
MRM :
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 69 -> 
MRM :
DRAM: 
File Number 1 : Completed 3/12
Core Execution :

Clock Cycle 70 -> 
MRM :
DRAM: 
File Number 1 : Completed 4/12
Core Execution :

Clock Cycle 71 -> 
MRM :
DRAM: 
File Number 1 : Completed 5/12
Core Execution :

Clock Cycle 72 -> 
MRM :
DRAM: 
File Number 1 : Completed 6/12
Core Execution :

Clock Cycle 73 -> 
MRM :
DRAM: 
File Number 1 : Completed 7/12
Core Execution :

Clock Cycle 74 -> 
MRM :
DRAM: 
File Number 1 : Completed 8/12
Core Execution :

Clock Cycle 75 -> 
MRM :
DRAM: 
File Number 1 : Completed 9/12
Core Execution :

Clock Cycle 76 -> 
MRM :
DRAM: 
File Number 1 : Completed 10/12
Core Execution :

Clock Cycle 77 -> 
MRM :
DRAM: 
File Number 1 : Completed 11/12
Core Execution :

Clock Cycle 78 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : $t7 = 0
File Number 1 : Finished Instruction lw 3004 $t7 on Line 51
Core Execution :

RELEVANT STATISTICS :->
Total Number of instructions executed in 78 Clock Cycles : 49
Total Number of Row Buffer Updates = 3

Integer Register Values for File 1 -> 
zero = 0
s0 = 320
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 168
t1 = 0
t2 = 0
t3 = 0
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0

