# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../Project_1.gen/sources_1/bd/embsys/ipshared/ec67/hdl" --include "../../../../Project_1.gen/sources_1/bd/embsys/ipshared/d0f7" \
"../../../../Project_1.srcs/sources_1/new/PWDET.sv" \
"../../../../Project_1.srcs/sim_1/new/PWDET_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
