

================================================================
== Vitis HLS Report for 'segment_bc_packet_Pipeline_VITIS_LOOP_57_1'
================================================================
* Date:           Fri Oct  6 09:59:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Dedup
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.118 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      59|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      86|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_81_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln57_fu_75_p2  |      icmp|   0|  0|  11|           9|          10|
    |rabinwintab_1_d1    |       xor|   0|  0|  32|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  59|          50|          43|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_16  |   9|          2|    9|         18|
    |i_fu_40                |   9|          2|    9|         18|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_40      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_VITIS_LOOP_57_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  segment_bc_packet_Pipeline_VITIS_LOOP_57_1|  return value|
|rabintab_1_load_2       |   in|   32|     ap_none|                           rabintab_1_load_2|        scalar|
|rabinwintab_1_address1  |  out|    8|   ap_memory|                               rabinwintab_1|         array|
|rabinwintab_1_ce1       |  out|    1|   ap_memory|                               rabinwintab_1|         array|
|rabinwintab_1_we1       |  out|    1|   ap_memory|                               rabinwintab_1|         array|
|rabinwintab_1_d1        |  out|   32|   ap_memory|                               rabinwintab_1|         array|
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

