Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cordiccart2pol_top glbl -Oenable_linking_all_libraries -prj cordiccart2pol.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s cordiccart2pol -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/ip/xil_defaultlib/cordiccart2pol_fpext_32ns_64_3_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fpext_32ns_64_3_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cordiccart2pol_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_ashr_54ns_32ns_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_ashr_54ns_32ns_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_Block_entry4452_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_Block_entry4452_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_Block_entry44_proc9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_Block_entry44_proc9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordic_cr_unsigned_short_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordic_cr_unsigned_short_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordic_cr_unsigned_short_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordic_cr_unsigned_short_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordic_cr_unsigned_short_5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_cordic_cr_unsigned_short_6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_cordic_cr_unsigned_short_6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fifo_w16_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fifo_w16_d1_S_shiftReg
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fifo_w16_d1_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fifo_w16_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fifo_w16_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fifo_w32_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fifo_w32_d1_S_shiftReg
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fifo_w32_d1_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_fpext_32ns_64_3_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_fpext_32ns_64_3_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_ini_trans.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_ini_trans
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_ini_trans_ini_phase_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_lshr_64ns_32ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_lshr_64ns_32ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_mul_mul_16s_13ns_30_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_mul_mul_16s_13ns_30_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module cordiccart2pol_mul_mul_16s_13ns_30_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_shl_16ns_16ns_16_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_shl_16ns_16ns_16_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_shl_64ns_32ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_shl_64ns_32ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol_start_for_ini_trans_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordiccart2pol_start_for_ini_trans_U0_shiftReg
INFO: [VRFC 10-311] analyzing module cordiccart2pol_start_for_ini_trans_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cordiccart2pol_control_s_axi
Compiling module xil_defaultlib.cordiccart2pol_Block_entry44_pro...
Compiling module xil_defaultlib.cordiccart2pol_ini_trans_ini_pha...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.cordiccart2pol_fpext_32ns_64_3_n...
Compiling module xil_defaultlib.cordiccart2pol_fpext_32ns_64_3_n...
Compiling module xil_defaultlib.cordiccart2pol_ashr_54ns_32ns_54...
Compiling module xil_defaultlib.cordiccart2pol_shl_16ns_16ns_16_...
Compiling module xil_defaultlib.cordiccart2pol_ini_trans
Compiling module xil_defaultlib.cordiccart2pol_cordic_cr_unsigne...
Compiling module xil_defaultlib.cordiccart2pol_cordic_cr_unsigne...
Compiling module xil_defaultlib.cordiccart2pol_cordic_cr_unsigne...
Compiling module xil_defaultlib.cordiccart2pol_cordic_cr_unsigne...
Compiling module xil_defaultlib.cordiccart2pol_cordic_cr_unsigne...
Compiling module xil_defaultlib.cordiccart2pol_cordic_cr_unsigne...
Compiling module xil_defaultlib.cordiccart2pol_lshr_64ns_32ns_64...
Compiling module xil_defaultlib.cordiccart2pol_shl_64ns_32ns_64_...
Compiling module xil_defaultlib.cordiccart2pol_mul_mul_16s_13ns_...
Compiling module xil_defaultlib.cordiccart2pol_mul_mul_16s_13ns_...
Compiling module xil_defaultlib.cordiccart2pol_fifo_w16_d1_S_shi...
Compiling module xil_defaultlib.cordiccart2pol_fifo_w16_d1_S
Compiling module xil_defaultlib.cordiccart2pol_Block_entry4452_p...
Compiling module xil_defaultlib.cordiccart2pol_fifo_w32_d1_S_shi...
Compiling module xil_defaultlib.cordiccart2pol_fifo_w32_d1_S
Compiling module xil_defaultlib.cordiccart2pol_fifo_w16_d2_S_shi...
Compiling module xil_defaultlib.cordiccart2pol_fifo_w16_d2_S
Compiling module xil_defaultlib.cordiccart2pol_start_for_ini_tra...
Compiling module xil_defaultlib.cordiccart2pol_start_for_ini_tra...
Compiling module xil_defaultlib.cordiccart2pol
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cordiccart2pol_top
Compiling module work.glbl
Built simulation snapshot cordiccart2pol
