xpm_memory.sv,systemverilog,xpm,../../../../home/benni/Xillinx/2025.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../../Xillinx/2025.1/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../home/benni/Xillinx/2025.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../../Xillinx/2025.1/data/rsb/busdef"
instr_mem_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../echessboar_vivado.gen/sources_1/ip/instr_mem/instr_mem_sim_netlist.vhdl,incdir="../../../../../../../Xillinx/2025.1/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
