/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Tue Jul 27 23:04:53 KST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkCsrFile.h"


/* String declarations */
static std::string const __str_literal_1("\nCycle %d ----------------------------------------------------",
					 62u);


/* Constructor */
MOD_mkCsrFile::MOD_mkCsrFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_coreId(simHdl, "coreId", this, 32u, 0u, (tUInt8)0u),
    INST_cycles(simHdl, "cycles", this, 32u, 0u, (tUInt8)0u),
    INST_numInsts(simHdl, "numInsts", this, 32u, 0u, (tUInt8)0u),
    INST_startReg(simHdl, "startReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_clearReq_ehrReg(simHdl,
				    "toHostFifo_clearReq_ehrReg",
				    this,
				    1u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_0(simHdl,
					     "toHostFifo_clearReq_ignored_wires_0",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_1(simHdl,
					     "toHostFifo_clearReq_ignored_wires_1",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_0(simHdl,
					   "toHostFifo_clearReq_virtual_reg_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_1(simHdl,
					   "toHostFifo_clearReq_virtual_reg_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_0(simHdl, "toHostFifo_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_1(simHdl, "toHostFifo_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_toHostFifo_data_0(simHdl, "toHostFifo_data_0", this, 50u),
    INST_toHostFifo_data_1(simHdl, "toHostFifo_data_1", this, 50u),
    INST_toHostFifo_deqP(simHdl, "toHostFifo_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ehrReg(simHdl, "toHostFifo_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_0(simHdl,
					   "toHostFifo_deqReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_1(simHdl,
					   "toHostFifo_deqReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_2(simHdl,
					   "toHostFifo_deqReq_ignored_wires_2",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_0(simHdl,
					 "toHostFifo_deqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_1(simHdl,
					 "toHostFifo_deqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_2(simHdl,
					 "toHostFifo_deqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_0(simHdl, "toHostFifo_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_1(simHdl, "toHostFifo_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_2(simHdl, "toHostFifo_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_toHostFifo_empty(simHdl, "toHostFifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toHostFifo_enqP(simHdl, "toHostFifo_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_enqReq_ehrReg(simHdl,
				  "toHostFifo_enqReq_ehrReg",
				  this,
				  51u,
				  750599937895082llu,
				  (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_0(simHdl,
					   "toHostFifo_enqReq_ignored_wires_0",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_1(simHdl,
					   "toHostFifo_enqReq_ignored_wires_1",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_2(simHdl,
					   "toHostFifo_enqReq_ignored_wires_2",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_0(simHdl,
					 "toHostFifo_enqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_1(simHdl,
					 "toHostFifo_enqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_2(simHdl,
					 "toHostFifo_enqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_0(simHdl, "toHostFifo_enqReq_wires_0", this, 51u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_1(simHdl, "toHostFifo_enqReq_wires_1", this, 51u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_2(simHdl, "toHostFifo_enqReq_wires_2", this, 51u, (tUInt8)0u),
    INST_toHostFifo_full(simHdl, "toHostFifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 44u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCsrFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "coreId", SYM_MODULE, &INST_coreId);
  init_symbol(&symbols[1u], "cycles", SYM_MODULE, &INST_cycles);
  init_symbol(&symbols[2u], "numInsts", SYM_MODULE, &INST_numInsts);
  init_symbol(&symbols[3u], "RL_count", SYM_RULE);
  init_symbol(&symbols[4u], "RL_toHostFifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[5u], "RL_toHostFifo_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[6u], "RL_toHostFifo_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[7u], "RL_toHostFifo_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[8u], "startReg", SYM_MODULE, &INST_startReg);
  init_symbol(&symbols[9u],
	      "toHostFifo_clearReq_ehrReg",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ehrReg);
  init_symbol(&symbols[10u],
	      "toHostFifo_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_0);
  init_symbol(&symbols[11u],
	      "toHostFifo_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_1);
  init_symbol(&symbols[12u],
	      "toHostFifo_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_0);
  init_symbol(&symbols[13u],
	      "toHostFifo_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_1);
  init_symbol(&symbols[14u],
	      "toHostFifo_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_0);
  init_symbol(&symbols[15u],
	      "toHostFifo_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_1);
  init_symbol(&symbols[16u], "toHostFifo_data_0", SYM_MODULE, &INST_toHostFifo_data_0);
  init_symbol(&symbols[17u], "toHostFifo_data_1", SYM_MODULE, &INST_toHostFifo_data_1);
  init_symbol(&symbols[18u], "toHostFifo_deqP", SYM_MODULE, &INST_toHostFifo_deqP);
  init_symbol(&symbols[19u], "toHostFifo_deqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_deqReq_ehrReg);
  init_symbol(&symbols[20u],
	      "toHostFifo_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_0);
  init_symbol(&symbols[21u],
	      "toHostFifo_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_1);
  init_symbol(&symbols[22u],
	      "toHostFifo_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_2);
  init_symbol(&symbols[23u],
	      "toHostFifo_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_0);
  init_symbol(&symbols[24u],
	      "toHostFifo_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_1);
  init_symbol(&symbols[25u],
	      "toHostFifo_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_2);
  init_symbol(&symbols[26u],
	      "toHostFifo_deqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_0);
  init_symbol(&symbols[27u],
	      "toHostFifo_deqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_1);
  init_symbol(&symbols[28u],
	      "toHostFifo_deqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_2);
  init_symbol(&symbols[29u], "toHostFifo_empty", SYM_MODULE, &INST_toHostFifo_empty);
  init_symbol(&symbols[30u], "toHostFifo_empty__h5544", SYM_DEF, &DEF_toHostFifo_empty__h5544, 1u);
  init_symbol(&symbols[31u], "toHostFifo_enqP", SYM_MODULE, &INST_toHostFifo_enqP);
  init_symbol(&symbols[32u], "toHostFifo_enqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_enqReq_ehrReg);
  init_symbol(&symbols[33u],
	      "toHostFifo_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_0);
  init_symbol(&symbols[34u],
	      "toHostFifo_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_1);
  init_symbol(&symbols[35u],
	      "toHostFifo_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_2);
  init_symbol(&symbols[36u],
	      "toHostFifo_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_0);
  init_symbol(&symbols[37u],
	      "toHostFifo_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_1);
  init_symbol(&symbols[38u],
	      "toHostFifo_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_2);
  init_symbol(&symbols[39u],
	      "toHostFifo_enqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_0);
  init_symbol(&symbols[40u],
	      "toHostFifo_enqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_1);
  init_symbol(&symbols[41u],
	      "toHostFifo_enqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_2);
  init_symbol(&symbols[42u], "toHostFifo_full", SYM_MODULE, &INST_toHostFifo_full);
  init_symbol(&symbols[43u], "toHostFifo_full__h5515", SYM_DEF, &DEF_toHostFifo_full__h5515, 1u);
}


/* Rule actions */

void MOD_mkCsrFile::RL_toHostFifo_enqReq_canonicalize()
{
  tUInt64 DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d30;
  tUInt8 DEF_toHostFifo_enqReq_wires_2_whas____d1;
  tUInt64 DEF_toHostFifo_enqReq_wires_2_wget____d2;
  DEF_toHostFifo_enqReq_wires_2_wget____d2 = INST_toHostFifo_enqReq_wires_2.METH_wget();
  DEF_toHostFifo_enqReq_wires_1_wget____d5 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d8 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d10 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_enqReq_wires_1_whas____d4 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_2_whas____d1 = INST_toHostFifo_enqReq_wires_2.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d7 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d10);
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d10 >> 50u);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_1_wget____d5 >> 50u) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_0_wget____d8 >> 50u) : DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_1_wget____d5) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_0_wget____d8) : DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25);
  DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d30 = 2251799813685247llu & ((((tUInt64)(DEF_toHostFifo_enqReq_wires_2_whas____d1 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_2_wget____d2 >> 50u) : DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13)) << 50u) | (DEF_toHostFifo_enqReq_wires_2_whas____d1 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_2_wget____d2) : DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27));
  INST_toHostFifo_enqReq_ehrReg.METH_write(DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d30);
}

void MOD_mkCsrFile::RL_toHostFifo_deqReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d40;
  DEF_toHostFifo_deqReq_ehrReg___d37 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = INST_toHostFifo_deqReq_wires_1.METH_whas() ? INST_toHostFifo_deqReq_wires_1.METH_wget() : (INST_toHostFifo_deqReq_wires_0.METH_whas() ? INST_toHostFifo_deqReq_wires_0.METH_wget() : DEF_toHostFifo_deqReq_ehrReg___d37);
  DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d40 = INST_toHostFifo_deqReq_wires_2.METH_whas() ? INST_toHostFifo_deqReq_wires_2.METH_wget() : DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
  INST_toHostFifo_deqReq_ehrReg.METH_write(DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d40);
}

void MOD_mkCsrFile::RL_toHostFifo_clearReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d47;
  DEF_toHostFifo_clearReq_wires_0_whas____d43 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_clearReq_wires_0_wget____d44 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg___d45 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_toHostFifo_clearReq_wires_0_whas____d43 ? DEF_toHostFifo_clearReq_wires_0_wget____d44 : DEF_toHostFifo_clearReq_ehrReg___d45;
  DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d47 = INST_toHostFifo_clearReq_wires_1.METH_whas() ? INST_toHostFifo_clearReq_wires_1.METH_wget() : DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46;
  INST_toHostFifo_clearReq_ehrReg.METH_write(DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d47);
}

void MOD_mkCsrFile::RL_toHostFifo_canonicalize()
{
  tUInt64 DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d92;
  tUInt64 DEF__0_CONCAT_DONTCARE___d90;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d70;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d61;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d75;
  tUInt8 DEF_toHostFifo_enqP_6_EQ_0_3_AND_toHostFifo_clearR_ETC___d85;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84;
  tUInt8 DEF_toHostFifo_enqP_6_EQ_1_8_AND_toHostFifo_clearR_ETC___d89;
  tUInt8 DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d82;
  tUInt8 DEF_v__h4741;
  tUInt8 DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55;
  tUInt8 DEF_next_deqP___1__h5441;
  tUInt8 DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64;
  tUInt64 DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read____d48;
  tUInt8 DEF_v__h4388;
  tUInt8 DEF__theResult_____2__h5042;
  tUInt8 DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71;
  tUInt8 DEF_toHostFifo_enqP__h5025;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52;
  DEF_toHostFifo_empty__h5544 = INST_toHostFifo_empty.METH_read();
  DEF_toHostFifo_full__h5515 = INST_toHostFifo_full.METH_read();
  DEF_toHostFifo_enqP__h5025 = INST_toHostFifo_enqP.METH_read();
  DEF_toHostFifo_enqReq_wires_1_wget____d5 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d8 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d10 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_virtual_reg_1_read____d48 = INST_toHostFifo_clearReq_virtual_reg_1.METH_read();
  DEF_toHostFifo_clearReq_wires_0_whas____d43 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_clearReq_wires_0_wget____d44 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg___d45 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 = DEF_toHostFifo_clearReq_virtual_reg_1_read____d48 || (DEF_toHostFifo_clearReq_wires_0_whas____d43 ? !DEF_toHostFifo_clearReq_wires_0_wget____d44 : !DEF_toHostFifo_clearReq_ehrReg___d45);
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_toHostFifo_clearReq_wires_0_whas____d43 ? DEF_toHostFifo_clearReq_wires_0_wget____d44 : DEF_toHostFifo_clearReq_ehrReg___d45;
  DEF_toHostFifo_deqReq_ehrReg___d37 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_toHostFifo_enqReq_wires_1_whas____d4 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d7 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_x__h7205 = INST_toHostFifo_deqP.METH_read();
  DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d10);
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d10 >> 50u);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_1_wget____d5 >> 50u) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_0_wget____d8 >> 50u) : DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_1_wget____d5) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_0_wget____d8) : DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25);
  DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27;
  DEF_next_deqP___1__h5441 = !DEF_x__h7205 && (tUInt8)1u & (DEF_x__h7205 + (tUInt8)1u);
  DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 = !INST_toHostFifo_enqReq_virtual_reg_2.METH_read() && DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13;
  DEF_v__h4741 = !DEF_toHostFifo_enqP__h5025 && (tUInt8)1u & (DEF_toHostFifo_enqP__h5025 + (tUInt8)1u);
  DEF_v__h4388 = DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 ? DEF_v__h4741 : DEF_toHostFifo_enqP__h5025;
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = INST_toHostFifo_deqReq_wires_1.METH_whas() ? INST_toHostFifo_deqReq_wires_1.METH_wget() : (INST_toHostFifo_deqReq_wires_0.METH_whas() ? INST_toHostFifo_deqReq_wires_0.METH_wget() : DEF_toHostFifo_deqReq_ehrReg___d37);
  DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64 = !INST_toHostFifo_deqReq_virtual_reg_2.METH_read() && DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
  DEF__theResult_____2__h5042 = DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64 ? DEF_next_deqP___1__h5441 : DEF_x__h7205;
  DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71 = DEF__theResult_____2__h5042 == DEF_v__h4388;
  DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d82 = (!DEF_toHostFifo_clearReq_virtual_reg_1_read____d48 && DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46) || (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 ? DEF_toHostFifo_empty__h5544 : DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64 || DEF_toHostFifo_empty__h5544));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55;
  DEF_toHostFifo_enqP_6_EQ_1_8_AND_toHostFifo_clearR_ETC___d89 = DEF_toHostFifo_enqP__h5025 == (tUInt8)1u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84;
  DEF_toHostFifo_enqP_6_EQ_0_3_AND_toHostFifo_clearR_ETC___d85 = DEF_toHostFifo_enqP__h5025 == (tUInt8)0u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d75 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 || DEF_toHostFifo_full__h5515));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d61 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && DEF_v__h4388;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d70 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && DEF__theResult_____2__h5042;
  DEF__0_CONCAT_DONTCARE___d90 = 750599937895082llu;
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d92 = 2251799813685247llu & ((((tUInt64)(DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13)) << 50u) | DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27);
  INST_toHostFifo_enqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d61);
  INST_toHostFifo_deqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d70);
  INST_toHostFifo_full.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d75);
  INST_toHostFifo_empty.METH_write(DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d82);
  if (DEF_toHostFifo_enqP_6_EQ_0_3_AND_toHostFifo_clearR_ETC___d85)
    INST_toHostFifo_data_0.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87);
  if (DEF_toHostFifo_enqP_6_EQ_1_8_AND_toHostFifo_clearR_ETC___d89)
    INST_toHostFifo_data_1.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87);
  INST_toHostFifo_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_toHostFifo_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_toHostFifo_clearReq_ignored_wires_1.METH_wset(DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46);
  INST_toHostFifo_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d90);
  INST_toHostFifo_enqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d92);
  INST_toHostFifo_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39);
  INST_toHostFifo_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
}

void MOD_mkCsrFile::RL_count()
{
  tUInt32 DEF_x__h6566;
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x__h6566 = DEF__read__h110 + 1u;
  INST_cycles.METH_write(DEF_x__h6566);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF__read__h110);
}


/* Methods */

void MOD_mkCsrFile::METH_start(tUInt32 ARG_start_id)
{
  INST_startReg.METH_write((tUInt8)1u);
  INST_cycles.METH_write(0u);
  INST_coreId.METH_write(ARG_start_id);
}

tUInt8 MOD_mkCsrFile::METH_RDY_start()
{
  tUInt8 PORT_RDY_start;
  tUInt8 DEF_CAN_FIRE_start;
  DEF_startReg_read____d93 = INST_startReg.METH_read();
  DEF_CAN_FIRE_start = !DEF_startReg_read____d93;
  PORT_RDY_start = DEF_CAN_FIRE_start;
  return PORT_RDY_start;
}

tUInt8 MOD_mkCsrFile::METH_started()
{
  tUInt8 PORT_started;
  DEF_startReg_read____d93 = INST_startReg.METH_read();
  PORT_started = DEF_startReg_read____d93;
  return PORT_started;
}

tUInt8 MOD_mkCsrFile::METH_RDY_started()
{
  tUInt8 PORT_RDY_started;
  tUInt8 DEF_CAN_FIRE_started;
  DEF_CAN_FIRE_started = (tUInt8)1u;
  PORT_RDY_started = DEF_CAN_FIRE_started;
  return PORT_RDY_started;
}

tUInt32 MOD_mkCsrFile::METH_rd(tUInt32 ARG_rd_idx)
{
  tUInt32 DEF_IF_rd_idx_EQ_0xF10_9_THEN_coreId_read__00_ELSE_ETC___d101;
  tUInt32 DEF__read__h139;
  tUInt32 PORT_rd;
  DEF__read__h139 = INST_coreId.METH_read();
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x_numInst__h6837 = INST_numInsts.METH_read();
  DEF_IF_rd_idx_EQ_0xF10_9_THEN_coreId_read__00_ELSE_ETC___d101 = DEF__read__h139;
  switch (ARG_rd_idx) {
  case 3072u:
    PORT_rd = DEF__read__h110;
    break;
  case 3074u:
    PORT_rd = DEF_x_numInst__h6837;
    break;
  default:
    PORT_rd = DEF_IF_rd_idx_EQ_0xF10_9_THEN_coreId_read__00_ELSE_ETC___d101;
  }
  return PORT_rd;
}

tUInt8 MOD_mkCsrFile::METH_RDY_rd()
{
  tUInt8 PORT_RDY_rd;
  tUInt8 DEF_CAN_FIRE_rd;
  DEF_CAN_FIRE_rd = (tUInt8)1u;
  PORT_RDY_rd = DEF_CAN_FIRE_rd;
  return PORT_RDY_rd;
}

void MOD_mkCsrFile::METH_wr(tUInt32 ARG_wr_idx, tUInt32 ARG_wr_val)
{
  tUInt64 DEF_toHostFifo_enqReq_ehrReg_0_BIT_50_1_CONCAT_IF__ETC___d110;
  tUInt64 DEF__1_CONCAT_wr_val_BITS_17_TO_0_07_CONCAT_numInst_ETC___d108;
  tUInt32 DEF_x__h7027;
  tUInt8 DEF_wr_idx_BIT_12_03_AND_wr_idx_BITS_11_TO_0_04_EQ_ETC___d106;
  tUInt32 DEF_x__h6763;
  DEF_toHostFifo_enqReq_ehrReg___d10 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_x_numInst__h6837 = INST_numInsts.METH_read();
  DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d10);
  DEF_x__h6763 = (tUInt32)(4095u & ARG_wr_idx);
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d10 >> 50u);
  DEF_wr_idx_BIT_12_03_AND_wr_idx_BITS_11_TO_0_04_EQ_ETC___d106 = (tUInt8)(ARG_wr_idx >> 12u) && DEF_x__h6763 == 1920u;
  DEF_x__h7027 = DEF_x_numInst__h6837 + 1u;
  DEF__1_CONCAT_wr_val_BITS_17_TO_0_07_CONCAT_numInst_ETC___d108 = 2251799813685247llu & (((((tUInt64)((tUInt8)1u)) << 50u) | (((tUInt64)((tUInt32)(262143u & ARG_wr_val))) << 32u)) | (tUInt64)(DEF_x_numInst__h6837));
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50_1_CONCAT_IF__ETC___d110 = 2251799813685247llu & ((((tUInt64)(DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11)) << 50u) | DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25);
  if (DEF_wr_idx_BIT_12_03_AND_wr_idx_BITS_11_TO_0_04_EQ_ETC___d106)
    INST_toHostFifo_enqReq_wires_0.METH_wset(DEF__1_CONCAT_wr_val_BITS_17_TO_0_07_CONCAT_numInst_ETC___d108);
  if (DEF_wr_idx_BIT_12_03_AND_wr_idx_BITS_11_TO_0_04_EQ_ETC___d106)
    INST_toHostFifo_enqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_enqReq_ehrReg_0_BIT_50_1_CONCAT_IF__ETC___d110);
  if (DEF_wr_idx_BIT_12_03_AND_wr_idx_BITS_11_TO_0_04_EQ_ETC___d106)
    INST_toHostFifo_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_numInsts.METH_write(DEF_x__h7027);
}

tUInt8 MOD_mkCsrFile::METH_RDY_wr()
{
  tUInt8 PORT_RDY_wr;
  tUInt8 DEF_CAN_FIRE_wr;
  DEF_toHostFifo_full__h5515 = INST_toHostFifo_full.METH_read();
  DEF_CAN_FIRE_wr = !DEF_toHostFifo_full__h5515;
  PORT_RDY_wr = DEF_CAN_FIRE_wr;
  return PORT_RDY_wr;
}

tUInt64 MOD_mkCsrFile::METH_cpuToHost()
{
  tUInt8 DEF_SEL_ARR_toHostFifo_data_0_12_BITS_49_TO_48_13__ETC___d117;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_12_BITS_47_TO_32_18__ETC___d121;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_12_BITS_31_TO_0_22_t_ETC___d125;
  tUInt32 DEF__read_data__h7226;
  tUInt32 DEF__read_data__h7220;
  tUInt32 DEF__read_numInst__h7227;
  tUInt32 DEF__read_numInst__h7221;
  tUInt64 DEF_toHostFifo_data_0___d112;
  tUInt64 DEF_toHostFifo_data_1___d114;
  tUInt64 PORT_cpuToHost;
  DEF_toHostFifo_data_1___d114 = INST_toHostFifo_data_1.METH_read();
  DEF_toHostFifo_data_0___d112 = INST_toHostFifo_data_0.METH_read();
  DEF_toHostFifo_deqReq_ehrReg___d37 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_x__h7205 = INST_toHostFifo_deqP.METH_read();
  DEF__read_numInst__h7221 = (tUInt32)(DEF_toHostFifo_data_0___d112);
  DEF__read_numInst__h7227 = (tUInt32)(DEF_toHostFifo_data_1___d114);
  DEF__read_data__h7220 = (tUInt32)(65535u & (DEF_toHostFifo_data_0___d112 >> 32u));
  DEF__read_data__h7226 = (tUInt32)(65535u & (DEF_toHostFifo_data_1___d114 >> 32u));
  switch (DEF_x__h7205) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_31_TO_0_22_t_ETC___d125 = DEF__read_numInst__h7221;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_31_TO_0_22_t_ETC___d125 = DEF__read_numInst__h7227;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_31_TO_0_22_t_ETC___d125 = 2863311530u;
  }
  switch (DEF_x__h7205) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_47_TO_32_18__ETC___d121 = DEF__read_data__h7220;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_47_TO_32_18__ETC___d121 = DEF__read_data__h7226;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_47_TO_32_18__ETC___d121 = 43690u;
  }
  switch (DEF_x__h7205) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_49_TO_48_13__ETC___d117 = (tUInt8)(DEF_toHostFifo_data_0___d112 >> 48u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_49_TO_48_13__ETC___d117 = (tUInt8)(DEF_toHostFifo_data_1___d114 >> 48u);
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_12_BITS_49_TO_48_13__ETC___d117 = (tUInt8)2u;
  }
  PORT_cpuToHost = 1125899906842623llu & (((((tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_12_BITS_49_TO_48_13__ETC___d117)) << 48u) | (((tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_12_BITS_47_TO_32_18__ETC___d121)) << 32u)) | (tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_12_BITS_31_TO_0_22_t_ETC___d125));
  INST_toHostFifo_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_toHostFifo_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_deqReq_ehrReg___d37);
  return PORT_cpuToHost;
}

tUInt8 MOD_mkCsrFile::METH_RDY_cpuToHost()
{
  tUInt8 PORT_RDY_cpuToHost;
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  DEF_toHostFifo_empty__h5544 = INST_toHostFifo_empty.METH_read();
  DEF_CAN_FIRE_cpuToHost = !DEF_toHostFifo_empty__h5544;
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}


/* Reset routines */

void MOD_mkCsrFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toHostFifo_full.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_empty.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_startReg.reset_RST(ARG_rst_in);
  INST_numInsts.reset_RST(ARG_rst_in);
  INST_cycles.reset_RST(ARG_rst_in);
  INST_coreId.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCsrFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCsrFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_coreId.dump_state(indent + 2u);
  INST_cycles.dump_state(indent + 2u);
  INST_numInsts.dump_state(indent + 2u);
  INST_startReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_data_0.dump_state(indent + 2u);
  INST_toHostFifo_data_1.dump_state(indent + 2u);
  INST_toHostFifo_deqP.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_empty.dump_state(indent + 2u);
  INST_toHostFifo_enqP.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_full.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCsrFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 59u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27", 50u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h110", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "startReg_read____d93", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_ehrReg___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_wget____d44", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_whas____d43", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_ehrReg___d37", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_empty__h5544", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25", 50u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg_0_BIT_50___d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg___d10", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_wget____d8", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_whas____d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_wget____d5", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_whas____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_full__h5515", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7205", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_numInst__h6837", 32u);
  num = INST_coreId.dump_VCD_defs(num);
  num = INST_cycles.dump_VCD_defs(num);
  num = INST_numInsts.dump_VCD_defs(num);
  num = INST_startReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_data_0.dump_VCD_defs(num);
  num = INST_toHostFifo_data_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqP.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_empty.dump_VCD_defs(num);
  num = INST_toHostFifo_enqP.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_full.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCsrFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCsrFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCsrFile::vcd_defs(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 50u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 50u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46) != DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46, 1u);
	backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39) != DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39, 1u);
	backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13) != DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13, 1u);
	backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27) != DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27, 50u);
	backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h110) != DEF__read__h110)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h110, 32u);
	backing.DEF__read__h110 = DEF__read__h110;
      }
      ++num;
      if ((backing.DEF_startReg_read____d93) != DEF_startReg_read____d93)
      {
	vcd_write_val(sim_hdl, num, DEF_startReg_read____d93, 1u);
	backing.DEF_startReg_read____d93 = DEF_startReg_read____d93;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_ehrReg___d45) != DEF_toHostFifo_clearReq_ehrReg___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_ehrReg___d45, 1u);
	backing.DEF_toHostFifo_clearReq_ehrReg___d45 = DEF_toHostFifo_clearReq_ehrReg___d45;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_wget____d44) != DEF_toHostFifo_clearReq_wires_0_wget____d44)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_wget____d44, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_wget____d44 = DEF_toHostFifo_clearReq_wires_0_wget____d44;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_whas____d43) != DEF_toHostFifo_clearReq_wires_0_whas____d43)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_whas____d43, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_whas____d43 = DEF_toHostFifo_clearReq_wires_0_whas____d43;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_ehrReg___d37) != DEF_toHostFifo_deqReq_ehrReg___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_ehrReg___d37, 1u);
	backing.DEF_toHostFifo_deqReq_ehrReg___d37 = DEF_toHostFifo_deqReq_ehrReg___d37;
      }
      ++num;
      if ((backing.DEF_toHostFifo_empty__h5544) != DEF_toHostFifo_empty__h5544)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_empty__h5544, 1u);
	backing.DEF_toHostFifo_empty__h5544 = DEF_toHostFifo_empty__h5544;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25) != DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25, 50u);
	backing.DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11) != DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11, 1u);
	backing.DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg___d10) != DEF_toHostFifo_enqReq_ehrReg___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg___d10, 51u);
	backing.DEF_toHostFifo_enqReq_ehrReg___d10 = DEF_toHostFifo_enqReq_ehrReg___d10;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_wget____d8) != DEF_toHostFifo_enqReq_wires_0_wget____d8)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_wget____d8, 51u);
	backing.DEF_toHostFifo_enqReq_wires_0_wget____d8 = DEF_toHostFifo_enqReq_wires_0_wget____d8;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_whas____d7) != DEF_toHostFifo_enqReq_wires_0_whas____d7)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_whas____d7, 1u);
	backing.DEF_toHostFifo_enqReq_wires_0_whas____d7 = DEF_toHostFifo_enqReq_wires_0_whas____d7;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_wget____d5) != DEF_toHostFifo_enqReq_wires_1_wget____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_wget____d5, 51u);
	backing.DEF_toHostFifo_enqReq_wires_1_wget____d5 = DEF_toHostFifo_enqReq_wires_1_wget____d5;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_whas____d4) != DEF_toHostFifo_enqReq_wires_1_whas____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_whas____d4, 1u);
	backing.DEF_toHostFifo_enqReq_wires_1_whas____d4 = DEF_toHostFifo_enqReq_wires_1_whas____d4;
      }
      ++num;
      if ((backing.DEF_toHostFifo_full__h5515) != DEF_toHostFifo_full__h5515)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_full__h5515, 1u);
	backing.DEF_toHostFifo_full__h5515 = DEF_toHostFifo_full__h5515;
      }
      ++num;
      if ((backing.DEF_x__h7205) != DEF_x__h7205)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7205, 1u);
	backing.DEF_x__h7205 = DEF_x__h7205;
      }
      ++num;
      if ((backing.DEF_x_numInst__h6837) != DEF_x_numInst__h6837)
      {
	vcd_write_val(sim_hdl, num, DEF_x_numInst__h6837, 32u);
	backing.DEF_x_numInst__h6837 = DEF_x_numInst__h6837;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46, 1u);
      backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39, 1u);
      backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13, 1u);
      backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27, 50u);
      backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h110, 32u);
      backing.DEF__read__h110 = DEF__read__h110;
      vcd_write_val(sim_hdl, num++, DEF_startReg_read____d93, 1u);
      backing.DEF_startReg_read____d93 = DEF_startReg_read____d93;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_ehrReg___d45, 1u);
      backing.DEF_toHostFifo_clearReq_ehrReg___d45 = DEF_toHostFifo_clearReq_ehrReg___d45;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_wget____d44, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_wget____d44 = DEF_toHostFifo_clearReq_wires_0_wget____d44;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_whas____d43, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_whas____d43 = DEF_toHostFifo_clearReq_wires_0_whas____d43;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_ehrReg___d37, 1u);
      backing.DEF_toHostFifo_deqReq_ehrReg___d37 = DEF_toHostFifo_deqReq_ehrReg___d37;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_empty__h5544, 1u);
      backing.DEF_toHostFifo_empty__h5544 = DEF_toHostFifo_empty__h5544;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25, 50u);
      backing.DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11, 1u);
      backing.DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg___d10, 51u);
      backing.DEF_toHostFifo_enqReq_ehrReg___d10 = DEF_toHostFifo_enqReq_ehrReg___d10;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_wget____d8, 51u);
      backing.DEF_toHostFifo_enqReq_wires_0_wget____d8 = DEF_toHostFifo_enqReq_wires_0_wget____d8;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_whas____d7, 1u);
      backing.DEF_toHostFifo_enqReq_wires_0_whas____d7 = DEF_toHostFifo_enqReq_wires_0_whas____d7;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_wget____d5, 51u);
      backing.DEF_toHostFifo_enqReq_wires_1_wget____d5 = DEF_toHostFifo_enqReq_wires_1_wget____d5;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_whas____d4, 1u);
      backing.DEF_toHostFifo_enqReq_wires_1_whas____d4 = DEF_toHostFifo_enqReq_wires_1_whas____d4;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_full__h5515, 1u);
      backing.DEF_toHostFifo_full__h5515 = DEF_toHostFifo_full__h5515;
      vcd_write_val(sim_hdl, num++, DEF_x__h7205, 1u);
      backing.DEF_x__h7205 = DEF_x__h7205;
      vcd_write_val(sim_hdl, num++, DEF_x_numInst__h6837, 32u);
      backing.DEF_x_numInst__h6837 = DEF_x_numInst__h6837;
    }
}

void MOD_mkCsrFile::vcd_prims(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  INST_coreId.dump_VCD(dt, backing.INST_coreId);
  INST_cycles.dump_VCD(dt, backing.INST_cycles);
  INST_numInsts.dump_VCD(dt, backing.INST_numInsts);
  INST_startReg.dump_VCD(dt, backing.INST_startReg);
  INST_toHostFifo_clearReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_clearReq_ehrReg);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_0);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_1);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_0);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_1);
  INST_toHostFifo_clearReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_0);
  INST_toHostFifo_clearReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_1);
  INST_toHostFifo_data_0.dump_VCD(dt, backing.INST_toHostFifo_data_0);
  INST_toHostFifo_data_1.dump_VCD(dt, backing.INST_toHostFifo_data_1);
  INST_toHostFifo_deqP.dump_VCD(dt, backing.INST_toHostFifo_deqP);
  INST_toHostFifo_deqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ehrReg);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_0);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_1);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_2);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_0);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_1);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_2);
  INST_toHostFifo_deqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_0);
  INST_toHostFifo_deqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_1);
  INST_toHostFifo_deqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_2);
  INST_toHostFifo_empty.dump_VCD(dt, backing.INST_toHostFifo_empty);
  INST_toHostFifo_enqP.dump_VCD(dt, backing.INST_toHostFifo_enqP);
  INST_toHostFifo_enqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ehrReg);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_0);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_1);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_2);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_0);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_1);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_2);
  INST_toHostFifo_enqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_0);
  INST_toHostFifo_enqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_1);
  INST_toHostFifo_enqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_2);
  INST_toHostFifo_full.dump_VCD(dt, backing.INST_toHostFifo_full);
}
