Timing Analyzer report for TestIOP16B
Sun Jul 04 00:48:51 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TestIOP16B                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 90.95 MHz ; 90.95 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -9.995 ; -722.453           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.454 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -159.362                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 11.000     ;
; -9.983 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.997     ;
; -9.968 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 10.939     ;
; -9.925 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.939     ;
; -9.917 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 10.888     ;
; -9.880 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 10.878     ;
; -9.875 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.889     ;
; -9.841 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.049      ; 10.891     ;
; -9.815 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.049      ; 10.865     ;
; -9.799 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 10.837     ;
; -9.795 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 10.800     ;
; -9.749 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 10.715     ;
; -9.727 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 10.693     ;
; -9.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; 0.049      ; 10.763     ;
; -9.705 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.719     ;
; -9.689 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 10.655     ;
; -9.672 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.682     ;
; -9.648 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 10.653     ;
; -9.641 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 10.646     ;
; -9.626 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.640     ;
; -9.612 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 10.583     ;
; -9.579 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 10.550     ;
; -9.572 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 10.084     ;
; -9.569 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.583     ;
; -9.567 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.037      ; 10.605     ;
; -9.537 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.551     ;
; -9.518 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.004      ; 10.523     ;
; -9.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 10.482     ;
; -9.511 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.510     ;
; -9.511 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.521     ;
; -9.468 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 10.458     ;
; -9.467 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 10.427     ;
; -9.457 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; 0.049      ; 10.507     ;
; -9.420 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 10.383     ;
; -9.399 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 10.341     ;
; -9.384 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.386     ;
; -9.338 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 10.337     ;
; -9.323 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 10.294     ;
; -9.320 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 10.321     ;
; -9.295 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 10.246     ;
; -9.280 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.013      ; 10.294     ;
; -9.254 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.049      ; 10.304     ;
; -9.254 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.245     ;
; -9.252 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.262     ;
; -9.238 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.242     ;
; -9.236 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; 0.049      ; 10.286     ;
; -9.218 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 10.184     ;
; -9.191 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 10.151     ;
; -9.166 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.003      ; 10.170     ;
; -9.163 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.001      ; 10.165     ;
; -9.157 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 10.167     ;
; -9.123 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.485     ; 9.639      ;
; -9.121 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 9.633      ;
; -9.083 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.011     ; 10.073     ;
; -9.034 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 9.996      ;
; -9.028 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.019     ;
; -8.983 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.993      ;
; -8.926 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.484     ; 9.443      ;
; -8.873 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.472     ; 9.402      ;
; -8.843 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 9.355      ;
; -8.824 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.485     ; 9.340      ;
; -8.792 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.783      ;
; -8.778 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.472     ; 9.307      ;
; -8.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.001     ; 9.760      ;
; -8.673 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.489     ; 9.185      ;
; -8.664 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 9.647      ;
; -8.649 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.640      ;
; -8.503 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.494      ;
; -8.452 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.485     ; 8.968      ;
; -8.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.347      ;
; -8.355 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.346      ;
; -8.354 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.486     ; 8.869      ;
; -8.353 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.344      ;
; -8.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.139      ;
; -6.481 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 7.392      ;
; -6.438 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 7.392      ;
; -6.424 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 7.335      ;
; -6.417 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 7.330      ;
; -6.404 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.135     ; 7.270      ;
; -6.396 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 7.342      ;
; -6.376 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 7.277      ;
; -6.294 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.131     ; 7.164      ;
; -6.281 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.130     ; 7.152      ;
; -6.253 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 7.159      ;
; -6.251 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 7.164      ;
; -6.221 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.169     ; 7.053      ;
; -6.193 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.134     ; 7.060      ;
; -6.178 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.126     ; 7.053      ;
; -6.176 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 7.075      ;
; -6.150 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 7.060      ;
; -6.148 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 7.082      ;
; -6.077 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.150     ; 6.928      ;
; -6.049 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.115     ; 6.935      ;
; -6.049 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 6.956      ;
; -6.006 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 6.956      ;
; -5.978 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.879      ;
; -5.962 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 6.948      ;
; -5.944 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 6.846      ;
; -5.933 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 6.836      ;
; -5.917 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.129     ; 6.789      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.467 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.758      ;
; 0.485 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.098      ; 0.795      ;
; 0.493 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.635 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.927      ;
; 0.654 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.946      ;
; 0.740 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.032      ;
; 0.742 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.034      ;
; 0.745 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.754 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.489      ; 1.497      ;
; 0.764 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.055      ;
; 0.767 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.059      ;
; 0.928 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; -0.347     ; 0.793      ;
; 0.979 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.271      ;
; 1.049 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.341      ;
; 1.099 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.391      ;
; 1.100 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.393      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.399      ;
; 1.108 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.399      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.402      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.408      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.409      ;
; 1.118 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.412      ;
; 1.120 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.411      ;
; 1.124 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.416      ;
; 1.133 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.425      ;
; 1.143 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.455      ;
; 1.146 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.458      ;
; 1.146 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.438      ;
; 1.158 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.450      ;
; 1.160 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.472      ;
; 1.163 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.489      ; 1.906      ;
; 1.170 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.462      ;
; 1.188 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.480      ;
; 1.219 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.010      ; 1.483      ;
; 1.230 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.522      ;
; 1.231 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.524      ;
; 1.233 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.524      ;
; 1.239 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.010      ; 1.504      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.531      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.242 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.533      ;
; 1.242 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.533      ;
; 1.247 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.539      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.539      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.540      ;
; 1.250 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.542      ;
; 1.256 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.548      ;
; 1.257 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.549      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 96.51 MHz ; 96.51 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.362 ; -667.813          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.403 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -159.362                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.362 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 10.396     ;
; -9.326 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 10.366     ;
; -9.278 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 10.272     ;
; -9.264 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 10.258     ;
; -9.238 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; 0.021      ; 10.261     ;
; -9.232 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 10.272     ;
; -9.218 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 10.258     ;
; -9.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; 0.072      ; 10.271     ;
; -9.172 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; 0.072      ; 10.246     ;
; -9.165 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; 0.063      ; 10.230     ;
; -9.161 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 10.194     ;
; -9.074 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.066     ;
; -9.058 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.050     ;
; -9.054 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 10.086     ;
; -9.044 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; 0.072      ; 10.118     ;
; -9.038 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 10.030     ;
; -9.031 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 10.071     ;
; -9.013 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 10.046     ;
; -8.987 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 10.020     ;
; -8.968 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.962      ;
; -8.957 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 9.997      ;
; -8.943 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.937      ;
; -8.937 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; 0.063      ; 10.002     ;
; -8.922 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 9.962      ;
; -8.898 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 9.938      ;
; -8.891 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.883      ;
; -8.874 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; 0.023      ; 9.899      ;
; -8.866 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; 0.031      ; 9.899      ;
; -8.862 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.894      ;
; -8.838 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; 0.017      ; 9.857      ;
; -8.827 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 9.814      ;
; -8.818 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; 0.072      ; 9.892      ;
; -8.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 9.737      ;
; -8.742 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.730      ;
; -8.714 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.428     ; 9.288      ;
; -8.703 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.733      ;
; -8.698 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.692      ;
; -8.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.727      ;
; -8.690 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; 0.027      ; 9.719      ;
; -8.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 9.692      ;
; -8.617 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.649      ;
; -8.614 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 9.606      ;
; -8.611 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; 0.072      ; 9.685      ;
; -8.607 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; 0.072      ; 9.681      ;
; -8.602 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.019     ; 9.585      ;
; -8.589 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.621      ;
; -8.576 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.564      ;
; -8.560 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 9.584      ;
; -8.559 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.591      ;
; -8.545 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; 0.028      ; 9.575      ;
; -8.541 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.573      ;
; -8.499 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 9.076      ;
; -8.421 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; 0.017      ; 9.440      ;
; -8.391 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 9.423      ;
; -8.378 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 9.402      ;
; -8.372 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 9.359      ;
; -8.371 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.428     ; 8.945      ;
; -8.281 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.858      ;
; -8.240 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.417     ; 8.825      ;
; -8.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.785      ;
; -8.174 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.417     ; 8.759      ;
; -8.173 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; 0.026      ; 9.201      ;
; -8.162 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.428     ; 8.736      ;
; -8.042 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; 0.017      ; 9.061      ;
; -8.020 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.428     ; 8.594      ;
; -7.975 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.999      ;
; -7.885 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.909      ;
; -7.788 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.365      ;
; -7.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.784      ;
; -7.738 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.425     ; 8.315      ;
; -7.632 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.656      ;
; -7.560 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.584      ;
; -7.543 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.567      ;
; -7.497 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; 0.022      ; 8.521      ;
; -6.144 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 7.065      ;
; -6.112 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 7.032      ;
; -6.102 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 7.025      ;
; -6.101 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.123     ; 6.980      ;
; -6.098 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 7.065      ;
; -6.052 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 7.005      ;
; -6.041 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 6.953      ;
; -5.994 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.124     ; 6.872      ;
; -5.973 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.125     ; 6.850      ;
; -5.934 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 6.845      ;
; -5.927 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 6.850      ;
; -5.908 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.162     ; 6.748      ;
; -5.877 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 6.788      ;
; -5.862 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.116     ; 6.748      ;
; -5.848 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.129     ; 6.721      ;
; -5.817 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.058     ; 6.761      ;
; -5.802 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 6.721      ;
; -5.778 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.137     ; 6.643      ;
; -5.757 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 6.673      ;
; -5.718 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 6.616      ;
; -5.711 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 6.673      ;
; -5.673 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 6.586      ;
; -5.673 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 6.587      ;
; -5.670 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.006     ; 6.666      ;
; -5.622 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 6.537      ;
; -5.618 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 6.572      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.419 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.684      ;
; 0.455 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.088      ; 0.738      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.723      ;
; 0.589 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.611 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.877      ;
; 0.682 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.947      ;
; 0.691 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.957      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.961      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.700 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.428      ; 1.358      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.966      ;
; 0.709 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.975      ;
; 0.719 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.984      ;
; 0.721 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.986      ;
; 0.870 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; -0.328     ; 0.737      ;
; 0.897 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.164      ;
; 0.962 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.228      ;
; 1.013 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.279      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.280      ;
; 1.015 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.280      ;
; 1.016 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.282      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.284      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.285      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.285      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.286      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.285      ;
; 1.020 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.286      ;
; 1.021 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.286      ;
; 1.022 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.288      ;
; 1.027 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.293      ;
; 1.028 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.294      ;
; 1.030 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.297      ;
; 1.034 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.301      ;
; 1.042 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.308      ;
; 1.054 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.339      ;
; 1.055 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.321      ;
; 1.058 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.343      ;
; 1.061 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.346      ;
; 1.064 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.329      ;
; 1.067 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.428      ; 1.725      ;
; 1.067 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.093 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.359      ;
; 1.114 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.114 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.382      ;
; 1.116 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.381      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.382      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.382      ;
; 1.117 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.383      ;
; 1.128 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.394      ;
; 1.135 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.022     ; 1.343      ;
; 1.135 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.401      ;
; 1.136 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.402      ;
; 1.137 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.402      ;
; 1.138 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.405      ;
; 1.139 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.404      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.140 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.406      ;
; 1.141 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.489      ; 1.825      ;
; 1.141 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly1                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.489      ; 1.825      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.407      ;
; 1.141 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.406      ;
; 1.142 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.407      ;
; 1.142 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.407      ;
; 1.142 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.408      ;
; 1.142 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.407      ;
; 1.143 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.408      ;
; 1.144 ; w_keyBuff                                    ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; -0.329     ; 1.010      ;
; 1.149 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.415      ;
; 1.150 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.416      ;
; 1.151 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.417      ;
; 1.152 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 1.417      ;
; 1.153 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.419      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.622 ; -246.546          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -138.845                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.622 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.569      ;
; -3.610 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.572      ;
; -3.606 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.568      ;
; -3.569 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.529      ;
; -3.562 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.521      ;
; -3.549 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.523      ;
; -3.530 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.477      ;
; -3.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.478      ;
; -3.511 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.485      ;
; -3.511 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.466      ;
; -3.510 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.470      ;
; -3.505 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 4.474      ;
; -3.479 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.424      ;
; -3.476 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.450      ;
; -3.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.417      ;
; -3.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.018     ; 4.441      ;
; -3.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.419      ;
; -3.464 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.426      ;
; -3.464 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.409      ;
; -3.458 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.417      ;
; -3.457 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.419      ;
; -3.449 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.394      ;
; -3.447 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.394      ;
; -3.433 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.392      ;
; -3.433 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.395      ;
; -3.425 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.380      ;
; -3.406 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.368      ;
; -3.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.364      ;
; -3.404 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.364      ;
; -3.388 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.362      ;
; -3.377 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.319      ;
; -3.375 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.329      ;
; -3.374 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 4.135      ;
; -3.366 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.322      ;
; -3.353 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.297      ;
; -3.343 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.281      ;
; -3.333 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.289      ;
; -3.330 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.277      ;
; -3.315 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.277      ;
; -3.303 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.259      ;
; -3.298 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.272      ;
; -3.293 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.238      ;
; -3.290 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.231      ;
; -3.278 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.238      ;
; -3.277 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.237      ;
; -3.275 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.230      ;
; -3.264 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.222      ;
; -3.263 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 4.219      ;
; -3.257 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; i_clk        ; i_clk       ; 1.000        ; -0.013     ; 4.231      ;
; -3.253 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.195      ;
; -3.233 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 4.191      ;
; -3.201 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 4.161      ;
; -3.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.138      ;
; -3.185 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.949      ;
; -3.179 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.133      ;
; -3.165 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 4.120      ;
; -3.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                    ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.909      ;
; -3.120 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.885      ;
; -3.113 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; i_clk        ; i_clk       ; 1.000        ; -0.219     ; 3.881      ;
; -3.111 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.876      ;
; -3.109 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.870      ;
; -3.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; i_clk        ; i_clk       ; 1.000        ; -0.219     ; 3.868      ;
; -3.090 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1] ; i_clk        ; i_clk       ; 1.000        ; -0.028     ; 4.049      ;
; -3.057 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 4.011      ;
; -3.032 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.986      ;
; -3.008 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; i_clk        ; i_clk       ; 1.000        ; -0.226     ; 3.769      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.877      ;
; -2.915 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; i_clk        ; i_clk       ; 1.000        ; -0.222     ; 3.680      ;
; -2.883 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                              ; i_clk        ; i_clk       ; 1.000        ; -0.223     ; 3.647      ;
; -2.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.810      ;
; -2.854 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.808      ;
; -2.851 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.805      ;
; -2.786 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.740      ;
; -2.759 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                    ; i_clk        ; i_clk       ; 1.000        ; -0.033     ; 3.713      ;
; -2.280 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.229      ;
; -2.264 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.023     ; 3.228      ;
; -2.235 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 3.168      ;
; -2.222 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.170      ;
; -2.217 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.160      ;
; -2.205 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.154      ;
; -2.204 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.162      ;
; -2.201 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 3.135      ;
; -2.185 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.134      ;
; -2.183 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 3.117      ;
; -2.165 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 3.109      ;
; -2.145 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 3.088      ;
; -2.145 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 3.066      ;
; -2.130 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 3.066      ;
; -2.127 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 3.080      ;
; -2.127 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 3.058      ;
; -2.112 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 3.058      ;
; -2.048 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 2.976      ;
; -2.042 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; IOP16:IOP16|w_PC_out[6]                    ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 2.993      ;
; -2.035 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 2.979      ;
; -2.034 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 2.979      ;
; -2.030 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 2.968      ;
; -2.024 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 2.982      ;
; -2.019 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.979      ;
; -2.013 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 2.944      ;
; -2.012 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 2.940      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; o_UsrLed~reg0                                ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debouncer:debounceReset|w_dly1               ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[0]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.259 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.378      ;
; 0.262 ; Debouncer:debounceReset|w_dly3               ; Debouncer:debounceReset|w_dly4                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.381      ;
; 0.287 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.406      ;
; 0.297 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; Debouncer:debounceReset|w_dly4               ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; IOP16:IOP16|w_PC_out[6]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.226      ; 0.628      ;
; 0.298 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.306 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[1]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.425      ;
; 0.363 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.483      ;
; 0.368 ; Debouncer:debounceReset|w_dly2               ; Debouncer:debounceReset|w_dly3                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; -0.139     ; 0.313      ;
; 0.436 ; Debouncer:debounceReset|w_dig_counter[19]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.556      ;
; 0.440 ; Debouncer:debounceReset|o_PinOut             ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.559      ;
; 0.446 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[18]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.568      ;
; 0.454 ; IOP16:IOP16|w_PC_out[4]                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.581      ;
; 0.455 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[2]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.462 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|w_dig_counter[1]     ; Debouncer:debounceReset|w_dig_counter[3]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; Debouncer:debounceReset|w_dig_counter[9]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; IOP16:IOP16|w_PC_out[1]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.226      ; 0.799      ;
; 0.478 ; IOP16:IOP16|w_PC_out[0]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.615      ;
; 0.491 ; Debouncer:debounceReset|w_dig_counter[17]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.611      ;
; 0.496 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.616      ;
; 0.497 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_pulse50ms                                                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.617      ;
; 0.501 ; IOP16:IOP16|w_PC_out[5]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.638      ;
; 0.507 ; IOP16:IOP16|w_PC_out[8]                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.634      ;
; 0.508 ; IOP16:IOP16|w_PC_out[2]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.645      ;
; 0.509 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[12]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_1eu3:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.647      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; Debouncer:debounceReset|w_dig_counter[10]    ; Debouncer:debounceReset|w_dig_counter[13]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; w_keyBuff                                    ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; -0.138     ; 0.459      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[12]    ; Debouncer:debounceReset|w_dig_counter[15]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[14]    ; Debouncer:debounceReset|w_dig_counter[17]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[16]    ; Debouncer:debounceReset|w_dig_counter[19]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debouncer:debounceReset|w_dig_counter[2]     ; Debouncer:debounceReset|w_dig_counter[5]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; Debouncer:debounceReset|w_dig_counter[6]     ; Debouncer:debounceReset|w_dig_counter[9]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.634      ;
; 0.515 ; Debouncer:debounceReset|w_dig_counter[4]     ; Debouncer:debounceReset|w_dig_counter[7]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.634      ;
; 0.517 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly2                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.219      ; 0.823      ;
; 0.520 ; Debouncer:debounceReset|w_pulse50ms          ; Debouncer:debounceReset|w_dly1                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.219      ; 0.823      ;
; 0.520 ; Debouncer:debounceReset|w_dig_counter[8]     ; Debouncer:debounceReset|w_dig_counter[11]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; Debouncer:debounceReset|w_dig_counter[13]    ; Debouncer:debounceReset|w_dig_counter[16]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; Debouncer:debounceReset|w_dig_counter[7]     ; Debouncer:debounceReset|w_dig_counter[10]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; IOP16:IOP16|w_PC_out[7]                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.043      ; 0.650      ;
; 0.523 ; Debouncer:debounceReset|w_dig_counter[11]    ; Debouncer:debounceReset|w_dig_counter[14]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; Debouncer:debounceReset|w_dig_counter[15]    ; Debouncer:debounceReset|w_dig_counter[18]                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; Debouncer:debounceReset|w_dig_counter[0]     ; Debouncer:debounceReset|w_dig_counter[4]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; Debouncer:debounceReset|w_dig_counter[5]     ; Debouncer:debounceReset|w_dig_counter[8]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.643      ;
; 0.525 ; Debouncer:debounceReset|w_dig_counter[3]     ; Debouncer:debounceReset|w_dig_counter[6]                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.644      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.464 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.995   ; 0.187 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -9.995   ; 0.187 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -722.453 ; 0.0   ; 0.0      ; 0.0     ; -159.362            ;
;  i_clk           ; -722.453 ; 0.000 ; N/A      ; N/A     ; -159.362            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 7478     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 7478     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Jul 04 00:48:48 2021
Info: Command: quartus_sta TestIOP16B -c TestIOP16B
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TestIOP16B.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.995            -722.453 i_clk 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -159.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.362            -667.813 i_clk 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -159.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.622            -246.546 i_clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -138.845 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.464 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Sun Jul 04 00:48:51 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


