--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml test.twx test.ncd -o test.twr test.pcf -ucf test.ucf

Design file:              test.ncd
Physical constraint file: test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1306 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.991ns.
--------------------------------------------------------------------------------

Paths for end point counter_26 (SLICE_X21Y50.A2), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_23 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_23 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.391   counter<25>
                                                       counter_23
    SLICE_X21Y50.D1      net (fanout=2)        0.736   counter<23>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y50.A2      net (fanout=14)       1.011   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y50.CLK     Tas                   0.322   counter<28>
                                                       Mcount_counter_eqn_261
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.231ns logic, 2.715ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_22 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.AQ      Tcko                  0.391   counter<25>
                                                       counter_22
    SLICE_X21Y50.D3      net (fanout=2)        0.650   counter<22>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y50.A2      net (fanout=14)       1.011   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y50.CLK     Tas                   0.322   counter<28>
                                                       Mcount_counter_eqn_261
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.231ns logic, 2.629ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_26 (FF)
  Destination:          counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_26 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.AQ      Tcko                  0.391   counter<28>
                                                       counter_26
    SLICE_X21Y50.D2      net (fanout=2)        0.600   counter<26>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y50.A2      net (fanout=14)       1.011   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y50.CLK     Tas                   0.322   counter<28>
                                                       Mcount_counter_eqn_261
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.231ns logic, 2.579ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_28 (SLICE_X21Y50.C3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_23 (FF)
  Destination:          counter_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_23 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.391   counter<25>
                                                       counter_23
    SLICE_X21Y50.D1      net (fanout=2)        0.736   counter<23>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y50.C3      net (fanout=14)       0.697   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y50.CLK     Tas                   0.322   counter<28>
                                                       Mcount_counter_eqn_281
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.231ns logic, 2.401ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          counter_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_22 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.AQ      Tcko                  0.391   counter<25>
                                                       counter_22
    SLICE_X21Y50.D3      net (fanout=2)        0.650   counter<22>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y50.C3      net (fanout=14)       0.697   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y50.CLK     Tas                   0.322   counter<28>
                                                       Mcount_counter_eqn_281
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (1.231ns logic, 2.315ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_26 (FF)
  Destination:          counter_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_26 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.AQ      Tcko                  0.391   counter<28>
                                                       counter_26
    SLICE_X21Y50.D2      net (fanout=2)        0.600   counter<26>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y50.C3      net (fanout=14)       0.697   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y50.CLK     Tas                   0.322   counter<28>
                                                       Mcount_counter_eqn_281
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (1.231ns logic, 2.265ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X21Y49.B1), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_23 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_23 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.BQ      Tcko                  0.391   counter<25>
                                                       counter_23
    SLICE_X21Y50.D1      net (fanout=2)        0.736   counter<23>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y49.B1      net (fanout=14)       0.655   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y49.CLK     Tas                   0.322   counter<25>
                                                       Mcount_counter_eqn_231
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.231ns logic, 2.359ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.504ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_22 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.AQ      Tcko                  0.391   counter<25>
                                                       counter_22
    SLICE_X21Y50.D3      net (fanout=2)        0.650   counter<22>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y49.B1      net (fanout=14)       0.655   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y49.CLK     Tas                   0.322   counter<25>
                                                       Mcount_counter_eqn_231
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (1.231ns logic, 2.273ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_26 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.154 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_26 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.AQ      Tcko                  0.391   counter<28>
                                                       counter_26
    SLICE_X21Y50.D2      net (fanout=2)        0.600   counter<26>
    SLICE_X21Y50.D       Tilo                  0.259   counter<28>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_SW0
    SLICE_X21Y47.A1      net (fanout=3)        0.968   N3
    SLICE_X21Y47.A       Tilo                  0.259   counter<17>
                                                       GND_4_o_counter[31]_equal_2_o<31>7_1
    SLICE_X21Y49.B1      net (fanout=14)       0.655   GND_4_o_counter[31]_equal_2_o<31>7
    SLICE_X21Y49.CLK     Tas                   0.322   counter<25>
                                                       Mcount_counter_eqn_231
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.231ns logic, 2.223ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_buffer_0 (SLICE_X18Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_buffer_0 (FF)
  Destination:          led_buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_buffer_0 to led_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.AQ      Tcko                  0.234   led_buffer_0
                                                       led_buffer_0
    SLICE_X18Y46.A6      net (fanout=4)        0.034   led_buffer_0
    SLICE_X18Y46.CLK     Tah         (-Th)    -0.197   led_buffer_0
                                                       led_buffer_0_dpot1
                                                       led_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.431ns logic, 0.034ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point led_buffer_0 (SLICE_X18Y46.CE), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_15 (FF)
  Destination:          led_buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.078 - 0.080)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_15 to led_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y47.BQ      Tcko                  0.198   counter<17>
                                                       counter_15
    SLICE_X23Y46.A5      net (fanout=2)        0.212   counter<15>
    SLICE_X23Y46.A       Tilo                  0.156   GND_4_o_counter[31]_equal_2_o<31>4
                                                       GND_4_o_counter[31]_equal_2_o<31>5
    SLICE_X18Y46.CE      net (fanout=3)        0.237   GND_4_o_counter[31]_equal_2_o<31>4
    SLICE_X18Y46.CLK     Tckce       (-Th)     0.092   led_buffer_0
                                                       led_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.711ns (0.262ns logic, 0.449ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.725ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_6 (FF)
  Destination:          led_buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_6 to led_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.DQ      Tcko                  0.198   counter<6>
                                                       counter_6
    SLICE_X23Y46.A6      net (fanout=2)        0.226   counter<6>
    SLICE_X23Y46.A       Tilo                  0.156   GND_4_o_counter[31]_equal_2_o<31>4
                                                       GND_4_o_counter[31]_equal_2_o<31>5
    SLICE_X18Y46.CE      net (fanout=3)        0.237   GND_4_o_counter[31]_equal_2_o<31>4
    SLICE_X18Y46.CLK     Tckce       (-Th)     0.092   led_buffer_0
                                                       led_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.262ns logic, 0.463ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_9 (FF)
  Destination:          led_buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.078 - 0.079)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_9 to led_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.CQ      Tcko                  0.198   counter<10>
                                                       counter_9
    SLICE_X23Y46.A3      net (fanout=2)        0.267   counter<9>
    SLICE_X23Y46.A       Tilo                  0.156   GND_4_o_counter[31]_equal_2_o<31>4
                                                       GND_4_o_counter[31]_equal_2_o<31>5
    SLICE_X18Y46.CE      net (fanout=3)        0.237   GND_4_o_counter[31]_equal_2_o<31>4
    SLICE_X18Y46.CLK     Tckce       (-Th)     0.092   led_buffer_0
                                                       led_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.262ns logic, 0.504ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_26 (SLICE_X21Y50.A6), 27 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.950ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_26 (FF)
  Destination:          counter_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_26 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.AQ      Tcko                  0.198   counter<28>
                                                       counter_26
    SLICE_X20Y50.C1      net (fanout=2)        0.245   counter<26>
    SLICE_X20Y50.CMUX    Topcc                 0.272   Mcount_counter_cy<27>
                                                       counter<26>_rt
                                                       Mcount_counter_cy<27>
    SLICE_X21Y50.A6      net (fanout=1)        0.020   Result<26>
    SLICE_X21Y50.CLK     Tah         (-Th)    -0.215   counter<28>
                                                       Mcount_counter_eqn_261
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.685ns logic, 0.265ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          counter_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_24 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.CQ      Tcko                  0.198   counter<25>
                                                       counter_24
    SLICE_X20Y50.A4      net (fanout=2)        0.200   counter<24>
    SLICE_X20Y50.CMUX    Topac                 0.323   Mcount_counter_cy<27>
                                                       counter<24>_rt
                                                       Mcount_counter_cy<27>
    SLICE_X21Y50.A6      net (fanout=1)        0.020   Result<26>
    SLICE_X21Y50.CLK     Tah         (-Th)    -0.215   counter<28>
                                                       Mcount_counter_eqn_261
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.736ns logic, 0.220ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_8 (FF)
  Destination:          counter_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.121 - 0.116)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_8 to counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.BQ      Tcko                  0.198   counter<10>
                                                       counter_8
    SLICE_X20Y46.A5      net (fanout=2)        0.056   counter<8>
    SLICE_X20Y46.COUT    Topcya                0.265   Mcount_counter_cy<11>
                                                       counter<8>_rt
                                                       Mcount_counter_cy<11>
    SLICE_X20Y47.CIN     net (fanout=1)        0.001   Mcount_counter_cy<11>
    SLICE_X20Y47.COUT    Tbyp                  0.032   Mcount_counter_cy<15>
                                                       Mcount_counter_cy<15>
    SLICE_X20Y48.CIN     net (fanout=1)        0.001   Mcount_counter_cy<15>
    SLICE_X20Y48.COUT    Tbyp                  0.032   Mcount_counter_cy<19>
                                                       Mcount_counter_cy<19>
    SLICE_X20Y49.CIN     net (fanout=1)        0.001   Mcount_counter_cy<19>
    SLICE_X20Y49.COUT    Tbyp                  0.032   Mcount_counter_cy<23>
                                                       Mcount_counter_cy<23>
    SLICE_X20Y50.CIN     net (fanout=1)        0.001   Mcount_counter_cy<23>
    SLICE_X20Y50.CMUX    Tcinc                 0.149   Mcount_counter_cy<27>
                                                       Mcount_counter_cy<27>
    SLICE_X21Y50.A6      net (fanout=1)        0.020   Result<26>
    SLICE_X21Y50.CLK     Tah         (-Th)    -0.215   counter<28>
                                                       Mcount_counter_eqn_261
                                                       counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.923ns logic, 0.080ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: counter<2>/SR
  Logical resource: counter_0/SR
  Location pin: SLICE_X18Y45.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: counter<2>/SR
  Logical resource: counter_1/SR
  Location pin: SLICE_X18Y45.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.991|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1306 paths, 0 nets, and 152 connections

Design statistics:
   Minimum period:   3.991ns{1}   (Maximum frequency: 250.564MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  5 21:29:04 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



