#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb  6 18:58:24 2020
# Process ID: 7008
# Current directory: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1
# Command line: vivado.exe -log One_Digit_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source One_Digit_wrapper.tcl -notrace
# Log file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper.vdi
# Journal file: C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source One_Digit_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top One_Digit_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_c_counter_binary_0_0/One_Digit_c_counter_binary_0_0.dcp' for cell 'One_Digit_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_0_0/One_Digit_xup_and3_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and4_0_0/One_Digit_xup_and4_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_0/One_Digit_xup_inv_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_0/One_Digit_xup_inv_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_0/One_Digit_xup_inv_2_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_3_0/One_Digit_xup_inv_3_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_4_0/One_Digit_xup_inv_4_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_inv_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_0/One_Digit_xup_or2_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_A/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_0/One_Digit_xup_and2_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_B/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_xor2_0_0/One_Digit_xup_xor2_0_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_B/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_0_1/One_Digit_xup_and3_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_C/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_1/One_Digit_xup_inv_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_C/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_1/One_Digit_xup_inv_1_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_C/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_1/One_Digit_xup_and2_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and4_0_1/One_Digit_xup_and4_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_and4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_2/One_Digit_xup_inv_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_2/One_Digit_xup_inv_1_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_1/One_Digit_xup_inv_2_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_3_1/One_Digit_xup_inv_3_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_inv_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_1/One_Digit_xup_or2_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_xor2_0_1/One_Digit_xup_xor2_0_1.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_D/xup_xor2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_2/One_Digit_xup_and2_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_E/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_3/One_Digit_xup_inv_0_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_E/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_2/One_Digit_xup_or2_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_E/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_0_3/One_Digit_xup_and2_0_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_and2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_1_0/One_Digit_xup_and2_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_and2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and2_2_0/One_Digit_xup_and2_2_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_and2_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_4/One_Digit_xup_inv_0_4.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_2/One_Digit_xup_inv_2_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_3/One_Digit_xup_or2_0_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_1_0/One_Digit_xup_or2_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_F/xup_or2_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_0_2/One_Digit_xup_and3_0_2.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_and3_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_and3_1_0/One_Digit_xup_and3_1_0.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_and3_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_0_5/One_Digit_xup_inv_0_5.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_inv_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_1_3/One_Digit_xup_inv_1_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_inv_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_inv_2_3/One_Digit_xup_inv_2_3.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_inv_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_or2_0_4/One_Digit_xup_or2_0_4.dcp' for cell 'One_Digit_i/Seg_Decoder/segment_G/xup_or2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_0_0/One_Digit_xup_clk_divider_0_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_1_0/One_Digit_xup_clk_divider_1_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_10_0/One_Digit_xup_clk_divider_10_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_11_0/One_Digit_xup_clk_divider_11_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_12_0/One_Digit_xup_clk_divider_12_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_13_0/One_Digit_xup_clk_divider_13_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_14_0/One_Digit_xup_clk_divider_14_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_15_0/One_Digit_xup_clk_divider_15_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_16_0/One_Digit_xup_clk_divider_16_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_17_0/One_Digit_xup_clk_divider_17_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_17'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_18_0/One_Digit_xup_clk_divider_18_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_18'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_19_0/One_Digit_xup_clk_divider_19_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_19'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_2_0/One_Digit_xup_clk_divider_2_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_20_0/One_Digit_xup_clk_divider_20_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_20'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_21_0/One_Digit_xup_clk_divider_21_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_21'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_22_0/One_Digit_xup_clk_divider_22_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_22'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_23_0/One_Digit_xup_clk_divider_23_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_23'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_24_0/One_Digit_xup_clk_divider_24_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_24'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_25_0/One_Digit_xup_clk_divider_25_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_25'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_26_0/One_Digit_xup_clk_divider_26_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_26'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_3_0/One_Digit_xup_clk_divider_3_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_4_0/One_Digit_xup_clk_divider_4_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_5_0/One_Digit_xup_clk_divider_5_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_6_0/One_Digit_xup_clk_divider_6_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_7_0/One_Digit_xup_clk_divider_7_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_8_0/One_Digit_xup_clk_divider_8_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/sources_1/bd/One_Digit/ip/One_Digit_xup_clk_divider_9_0/One_Digit_xup_clk_divider_9_0.dcp' for cell 'One_Digit_i/clk_divide_1Hz/xup_clk_divider_9'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'clkout'. [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clkout'. [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.srcs/constrs_1/new/pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 652.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

75 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 652.395 ; gain = 355.105
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.532 . Memory (MB): peak = 666.422 ; gain = 14.027

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d8d25423

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.664 ; gain = 555.242

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16ca724cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16ca724cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 100914cda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 100914cda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1771b7ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1771b7ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1771b7ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1318.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1771b7ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1318.730 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1771b7ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1771b7ac4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1318.730 ; gain = 666.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1318.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file One_Digit_wrapper_drc_opted.rpt -pb One_Digit_wrapper_drc_opted.pb -rpx One_Digit_wrapper_drc_opted.rpx
Command: report_drc -file One_Digit_wrapper_drc_opted.rpt -pb One_Digit_wrapper_drc_opted.pb -rpx One_Digit_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1650c1da9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1318.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d345148e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.488 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 133e2d908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 133e2d908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.505 . Memory (MB): peak = 1318.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 133e2d908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.505 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133e2d908

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.507 . Memory (MB): peak = 1318.730 ; gain = 0.000
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 190badfcb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 190badfcb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.862 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18d242437

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.864 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ef493cf6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ef493cf6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1318.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.960 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.962 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12034cec7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.963 . Memory (MB): peak = 1318.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1b1fbd7e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1318.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1fbd7e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.966 . Memory (MB): peak = 1318.730 ; gain = 0.000
Ending Placer Task | Checksum: fcd25432

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1318.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file One_Digit_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1318.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file One_Digit_wrapper_utilization_placed.rpt -pb One_Digit_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file One_Digit_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1318.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6ecf6dd ConstDB: 0 ShapeSum: f5e55d55 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: decdd6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1409.027 ; gain = 90.297
Post Restoration Checksum: NetGraph: d94ff3e2 NumContArr: 57de2eb Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: decdd6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1415.023 ; gain = 96.293

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: decdd6cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1415.023 ; gain = 96.293
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: ddf8b78f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1415.863 ; gain = 97.133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d7a34395

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195
Phase 4 Rip-up And Reroute | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195
Phase 6 Post Hold Fix | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00374711 %
  Global Horizontal Routing Utilization  = 0.00533576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1417.926 ; gain = 99.195

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a06afbf7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.934 ; gain = 101.203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d5aac2cd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.934 ; gain = 101.203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.934 ; gain = 101.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.934 ; gain = 101.203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1419.934 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1419.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1419.934 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file One_Digit_wrapper_drc_routed.rpt -pb One_Digit_wrapper_drc_routed.pb -rpx One_Digit_wrapper_drc_routed.rpx
Command: report_drc -file One_Digit_wrapper_drc_routed.rpt -pb One_Digit_wrapper_drc_routed.pb -rpx One_Digit_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file One_Digit_wrapper_methodology_drc_routed.rpt -pb One_Digit_wrapper_methodology_drc_routed.pb -rpx One_Digit_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file One_Digit_wrapper_methodology_drc_routed.rpt -pb One_Digit_wrapper_methodology_drc_routed.pb -rpx One_Digit_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter/counter.runs/impl_1/One_Digit_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file One_Digit_wrapper_power_routed.rpt -pb One_Digit_wrapper_power_summary_routed.pb -rpx One_Digit_wrapper_power_routed.rpx
Command: report_power -file One_Digit_wrapper_power_routed.rpt -pb One_Digit_wrapper_power_summary_routed.pb -rpx One_Digit_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file One_Digit_wrapper_route_status.rpt -pb One_Digit_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file One_Digit_wrapper_timing_summary_routed.rpt -pb One_Digit_wrapper_timing_summary_routed.pb -rpx One_Digit_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file One_Digit_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file One_Digit_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file One_Digit_wrapper_bus_skew_routed.rpt -pb One_Digit_wrapper_bus_skew_routed.pb -rpx One_Digit_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 18:59:09 2020...
