Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Feb 27 08:07:21 2022
| Host         : bernard-Precision-5530 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_multicore_multicycle_wrapper_timing_summary_routed.rpt -pb design_1_multicore_multicycle_wrapper_timing_summary_routed.pb -rpx design_1_multicore_multicycle_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_multicore_multicycle_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          707         
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.621    -2140.896                   3183                17577        0.001        0.000                      0                17577        4.020        0.000                       0                  6520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.621    -2140.896                   3183                17577        0.001        0.000                      0                17577        4.020        0.000                       0                  6520  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         3183  Failing Endpoints,  Worst Slack       -1.621ns,  Total Violation    -2140.896ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.621ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.175ns  (logic 2.932ns (26.237%)  route 8.243ns (73.763%))
  Logic Levels:           15  (CARRY4=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.887    11.752    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.876 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_31_fu_530[31]_i_5/O
                         net (fo=132, routed)         0.722    12.598    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_31_fu_530[31]_i_5_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.722 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_29_fu_522[31]_i_1/O
                         net (fo=32, routed)          1.395    14.117    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_126
    SLICE_X78Y27         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.547    12.726    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X78Y27         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[19]/C
                         clock pessimism              0.129    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X78Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.496    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[19]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                 -1.621    

Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.050ns  (logic 2.808ns (25.412%)  route 8.242ns (74.588%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.949    11.814    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/s_ready_t_reg_0_alias
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp/O
                         net (fo=10, routed)          2.054    13.992    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.664    12.843    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.972    
                         clock uncertainty           -0.154    12.818    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.375    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                 -1.617    

Slack (VIOLATED) :        -1.601ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.086ns  (logic 2.927ns (26.402%)  route 8.159ns (73.598%))
  Logic Levels:           15  (CARRY4=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.894    11.760    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.884 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[31]_i_3/O
                         net (fo=132, routed)         1.454    13.338    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[31]_i_3_n_0
    SLICE_X73Y25         LUT4 (Prop_lut4_I1_O)        0.119    13.457 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[25]_i_1/O
                         net (fo=1, routed)           0.572    14.028    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_912
    SLICE_X72Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.542    12.722    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X72Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[25]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X72Y25         FDRE (Setup_fdre_C_D)       -0.269    12.427    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[25]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                 -1.601    

Slack (VIOLATED) :        -1.600ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_19_fu_482_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.082ns  (logic 2.924ns (26.386%)  route 8.158ns (73.614%))
  Logic Levels:           15  (CARRY4=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.894    11.760    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.884 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[31]_i_3/O
                         net (fo=132, routed)         1.356    13.240    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[31]_i_3_n_0
    SLICE_X66Y25         LUT4 (Prop_lut4_I1_O)        0.116    13.356 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_19_fu_482[19]_i_1/O
                         net (fo=1, routed)           0.668    14.024    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_854
    SLICE_X64Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_19_fu_482_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.540    12.719    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X64Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_19_fu_482_reg[19]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)       -0.271    12.423    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_19_fu_482_reg[19]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                                 -1.600    

Slack (VIOLATED) :        -1.593ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 2.932ns (26.302%)  route 8.216ns (73.698%))
  Logic Levels:           15  (CARRY4=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.887    11.752    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.876 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_31_fu_530[31]_i_5/O
                         net (fo=132, routed)         0.722    12.598    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_31_fu_530[31]_i_5_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.722 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_29_fu_522[31]_i_1/O
                         net (fo=32, routed)          1.367    14.090    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_126
    SLICE_X81Y26         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.547    12.726    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X81Y26         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[21]/C
                         clock pessimism              0.129    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X81Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.496    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[21]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.593ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.148ns  (logic 2.932ns (26.302%)  route 8.216ns (73.698%))
  Logic Levels:           15  (CARRY4=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.887    11.752    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.876 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_31_fu_530[31]_i_5/O
                         net (fo=132, routed)         0.722    12.598    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_31_fu_530[31]_i_5_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.722 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_29_fu_522[31]_i_1/O
                         net (fo=32, routed)          1.367    14.090    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_126
    SLICE_X81Y26         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.547    12.726    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X81Y26         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[27]/C
                         clock pessimism              0.129    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X81Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.496    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_29_fu_522_reg[27]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 -1.593    

Slack (VIOLATED) :        -1.582ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.926ns  (logic 2.808ns (25.701%)  route 8.118ns (74.299%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.768    11.634    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    11.758 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_WEN_A[0]_INST_0_comp/O
                         net (fo=8, routed)           2.110    13.868    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.664    12.843    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y1          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.972    
                         clock uncertainty           -0.154    12.818    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.286    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -13.868    
  -------------------------------------------------------------------
                         slack                                 -1.582    

Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 2.808ns (25.758%)  route 8.094ns (74.242%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.952    11.817    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.941 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_WEN_A[1]_INST_0_comp/O
                         net (fo=8, routed)           1.902    13.844    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.655    12.834    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.277    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.010ns  (logic 2.926ns (26.576%)  route 8.084ns (73.424%))
  Logic Levels:           15  (CARRY4=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.894    11.760    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.124    11.884 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[31]_i_3/O
                         net (fo=132, routed)         1.331    13.215    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[31]_i_3_n_0
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.118    13.333 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/reg_file_23_fu_498[20]_i_1/O
                         net (fo=1, routed)           0.619    13.952    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U_n_917
    SLICE_X60Y22         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.542    12.722    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X60Y22         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[20]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)       -0.283    12.413    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_23_fu_498_reg[20]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 -1.539    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.877ns  (logic 2.808ns (25.816%)  route 8.069ns (74.184%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.648     2.942    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X43Y25         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg_reg[1]/Q
                         net (fo=36, routed)          0.904     4.302    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_to_w_rd_V_reg_19766_pp0_iter2_reg[1]
    SLICE_X43Y26         LUT4 (Prop_lut4_I0_O)        0.124     4.426 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5/O
                         net (fo=5, routed)           0.585     5.011    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_5_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I4_O)        0.124     5.135 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3/O
                         net (fo=33, routed)          0.704     5.840    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/reg_file_fu_410[31]_i_3_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.124     5.964 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_comp/O
                         net (fo=2, routed)           0.335     6.298    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv2_fu_554[2]_i_22_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.422 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21/O
                         net (fo=1, routed)           0.726     7.148    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_21_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5/O
                         net (fo=1, routed)           0.978     8.250    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_5_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_rv1_fu_558[2]_i_1/O
                         net (fo=3, routed)           0.652     9.026    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/rv1_fu_17092_p34[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.150 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_comp/O
                         net (fo=1, routed)           0.000     9.150    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001[3]_i_4_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.530 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.530    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[3]_i_2_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.647 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[7]_i_2_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.764 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.764    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[11]_i_2_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.881 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[15]_i_2_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.204 f  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/result_32_reg_20001_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.355    10.560    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/result_32_reg_20001_reg[19]_i_2_n_6_alias
    SLICE_X48Y33         LUT6 (Prop_lut6_I3_O)        0.306    10.866 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_EN_A_INST_0_i_2_comp_1/O
                         net (fo=80, routed)          0.768    11.634    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    11.758 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ip_data_ram_WEN_A[0]_INST_0_comp/O
                         net (fo=8, routed)           2.061    13.819    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.660    12.839    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.968    
                         clock uncertainty           -0.154    12.814    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.282    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                 -1.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_d_i_rd_V_fu_614_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_from_e_rd_V_fu_734_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.677%)  route 0.206ns (59.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.580     0.916    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X65Y50         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_d_i_rd_V_fu_614_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_d_i_rd_V_fu_614_reg[4]/Q
                         net (fo=1, routed)           0.206     1.262    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/e_from_i_d_i_rd_V_fu_614[4]
    SLICE_X64Y49         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_from_e_rd_V_fu_734_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.854     1.220    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/ap_clk
    SLICE_X64Y49         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_from_e_rd_V_fu_734_reg[4]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.071     1.261    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/m_from_e_rd_V_fu_734_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.215ns (53.099%)  route 0.190ns (46.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.545     0.881    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X50Y81         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg[19]/Q
                         net (fo=4, routed)           0.190     1.235    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[19]
    SLICE_X49Y81         LUT3 (Prop_lut3_I2_O)        0.051     1.286 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf[31]_i_1/O
                         net (fo=1, routed)           0.000     1.286    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr[31]
    SLICE_X49Y81         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.815     1.181    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y81         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[31]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.107     1.253    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.656%)  route 0.231ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.554     0.890    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clkb
    SLICE_X47Y61         FDRE                                         r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.231     1.249    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X50Y61         SRL16E                                       r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.818     1.184    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clkb
    SLICE_X50Y61         SRL16E                                       r  design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.213    design_1_multicore_multicycle_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.306%)  route 0.225ns (54.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.577     0.913    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X28Y50         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[4]/Q
                         net (fo=1, routed)           0.225     1.278    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/q_tmp[4]
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.323 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf[4]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.859     1.225    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X28Y49         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[4]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.419%)  route 0.257ns (64.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.573     0.909    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X27Y54         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[26]/Q
                         net (fo=1, routed)           0.257     1.307    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata_n_10
    SLICE_X27Y45         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.859     1.225    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X27Y45         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[26]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.075     1.270    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.663%)  route 0.213ns (53.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.548     0.884    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y84         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[40]/Q
                         net (fo=2, routed)           0.213     1.237    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/p_0_in_0[28]
    SLICE_X47Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.282 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf[40]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr[40]
    SLICE_X47Y85         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.819     1.185    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X47Y85         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[40]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.081%)  route 0.208ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.577     0.913    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X29Y51         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[31]/Q
                         net (fo=1, routed)           0.208     1.249    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/buff_rdata_n_5
    SLICE_X29Y48         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.859     1.225    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X29Y48         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[31]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.012     1.207    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.168%)  route 0.184ns (42.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.550     0.886    design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X50Y89         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/Q
                         net (fo=1, routed)           0.184     1.218    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[44]
    SLICE_X46Y89         LUT5 (Prop_lut5_I0_O)        0.098     1.316 r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[45]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[45]
    SLICE_X46Y89         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.822     1.188    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X46Y89         FDRE                                         r  design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[45]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     1.274    design_1_multicore_multicycle_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.336%)  route 0.215ns (53.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.547     0.883    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X51Y83         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/start_addr_buf_reg[34]/Q
                         net (fo=2, routed)           0.215     1.239    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/p_0_in_0[22]
    SLICE_X47Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.284 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf[34]_i_1/O
                         net (fo=1, routed)           0.000     1.284    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr[34]
    SLICE_X47Y83         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.817     1.183    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X47Y83         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[34]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.092     1.240    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/sect_addr_buf_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.226ns (56.919%)  route 0.171ns (43.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.561     0.896    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X49Y43         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]/Q
                         net (fo=1, routed)           0.171     1.196    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p2[8]
    SLICE_X52Y43         LUT4 (Prop_lut4_I0_O)        0.098     1.294 r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.294    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1[8]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.825     1.191    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X52Y43         FDRE                                         r  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y9   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9   design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y11  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  design_1_multicore_multicycle_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y69  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y69  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y65  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y65  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y69  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y69  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y65  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y65  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y64  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y67  design_1_multicore_multicycle_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.356ns  (logic 1.464ns (23.032%)  route 4.892ns (76.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.892     6.356    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X44Y72         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.464     2.643    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y72         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.513ns (25.315%)  route 4.464ns (74.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.464     5.977    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.462     2.641    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.508ns (25.284%)  route 4.455ns (74.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.455     5.963    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.462     2.641    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.594ns  (logic 1.463ns (26.159%)  route 4.131ns (73.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.131     5.594    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y70         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.468     2.647    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y70         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.746ns  (logic 1.526ns (32.158%)  route 3.220ns (67.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.220     4.746    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X66Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.524     2.703    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 1.518ns (33.748%)  route 2.979ns (66.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           2.979     4.497    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X66Y77         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.527     2.706    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y77         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.228ns  (logic 1.475ns (34.889%)  route 2.753ns (65.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           2.753     4.228    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X65Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.530     2.709    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.990ns  (logic 1.503ns (37.655%)  route 2.488ns (62.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           2.488     3.990    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X64Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.530     2.709    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X64Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.747ns  (logic 0.124ns (7.097%)  route 1.623ns (92.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.623     1.623    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y74         LUT1 (Prop_lut1_I0_O)        0.124     1.747 r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.747    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y74         FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.504     2.683    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y74         FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.045ns (6.754%)  route 0.621ns (93.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.621     0.621    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.666 r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.666    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y74         FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.827     1.193    design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y74         FDRE                                         r  design_1_multicore_multicycle_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.270ns (18.841%)  route 1.164ns (81.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.164     1.434    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X64Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.837     1.203    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X64Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.243ns (15.787%)  route 1.296ns (84.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.296     1.539    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X65Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.837     1.203    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y79         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.285ns (16.925%)  route 1.399ns (83.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.399     1.684    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X66Y77         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.835     1.201    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y77         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.294ns (16.407%)  route 1.496ns (83.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.496     1.789    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X66Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.832     1.198    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.040ns  (logic 0.231ns (11.341%)  route 1.809ns (88.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.040    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y70         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.813     1.179    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y70         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.403ns  (logic 0.275ns (11.450%)  route 2.128ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.128     2.403    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.808     1.174    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.414ns  (logic 0.281ns (11.621%)  route 2.134ns (88.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.134     2.414    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.808     1.174    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.533ns  (logic 0.232ns (9.156%)  route 2.301ns (90.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.301     2.533    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X44Y72         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.811     1.177    design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y72         FDRE                                         r  design_1_multicore_multicycle_i/buttons/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.251ns  (logic 4.037ns (48.928%)  route 4.214ns (51.072%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.694     2.988    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           4.214     7.658    leds_4bits_tri_iobuf_3/I
    M14                  OBUFT (Prop_obuft_I_O)       3.581    11.239 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.239    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 4.044ns (50.449%)  route 3.972ns (49.551%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.695     2.989    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y75         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.456     3.445 f  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           3.972     7.417    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.588    11.005 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    11.005    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.460ns  (logic 4.013ns (53.798%)  route 3.447ns (46.202%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.694     2.988    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.447     6.891    leds_4bits_tri_iobuf_1/I
    P14                  OBUFT (Prop_obuft_I_O)       3.557    10.448 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.448    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 3.986ns (56.321%)  route 3.091ns (43.679%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        1.694     2.988    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y75         FDRE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.091     6.535    leds_4bits_tri_iobuf_0/I
    R14                  OBUFT (Prop_obuft_I_O)       3.530    10.065 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.065    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 0.965ns (41.870%)  route 1.340ns (58.130%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.566     0.902    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y75         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.340     2.382    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.206 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.206    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 0.965ns (39.125%)  route 1.501ns (60.875%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.566     0.902    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y75         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.501     2.544    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.368 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.368    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 0.965ns (36.699%)  route 1.665ns (63.301%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.566     0.902    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y75         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.665     2.707    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.531 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.531    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 0.965ns (35.572%)  route 1.748ns (64.428%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_multicore_multicycle_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_multicore_multicycle_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_multicore_multicycle_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6520, routed)        0.566     0.902    design_1_multicore_multicycle_i/leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y75         FDSE                                         r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.141     1.043 r  design_1_multicore_multicycle_i/leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.748     2.790    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.614 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.614    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





