Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Apr 01 00:58:56 2025
| Host             : DESKTOP-UIUARBH running 64-bit major release  (build 9200)
| Command          : report_power -file action_power_routed.rpt -pb action_power_summary_routed.pb -rpx action_power_routed.rpx
| Design           : action
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.271 |
| Dynamic (W)              | 0.144 |
| Device Static (W)        | 0.126 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 81.9  |
| Junction Temperature (C) | 28.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        5 |       --- |             --- |
| Slice Logic             |    <0.001 |     2559 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      908 |     53200 |            1.71 |
|   CARRY4                |    <0.001 |      137 |     13300 |            1.03 |
|   Register              |    <0.001 |     1067 |    106400 |            1.00 |
|   F7/F8 Muxes           |    <0.001 |       38 |     53200 |            0.07 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        6 |     17400 |            0.03 |
|   Others                |     0.000 |      273 |       --- |             --- |
| Signals                 |     0.006 |     1980 |       --- |             --- |
| Block RAM               |     0.005 |     58.5 |       140 |           41.79 |
| MMCM                    |     0.121 |        1 |         4 |           25.00 |
| I/O                     |     0.003 |       14 |       200 |            7.00 |
| Static Power            |     0.126 |          |           |                 |
| Total                   |     0.271 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.021 |      0.009 |
| Vccaux    |       1.800 |     0.086 |       0.067 |      0.019 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------------+-----------------+
| Clock             | Domain                               | Constraint (ns) |
+-------------------+--------------------------------------+-----------------+
| clk_100           | clk_100                              |            10.0 |
| clk_feedback      | i_audio/i_clocking/clk_feedback      |            50.0 |
| zed_audio_clk_48M | i_audio/i_clocking/zed_audio_clk_48M |            20.8 |
+-------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| action                                                     |     0.144 |
|   Button_Press_Left                                        |    <0.001 |
|   Button_Press_Right                                       |    <0.001 |
|   Button_Press_Up                                          |    <0.001 |
|   L_DELAY_inst                                             |     0.009 |
|     i_fifo                                                 |     0.008 |
|       inst                                                 |     0.008 |
|         gen_fifo_generator.fifo_generator_inst             |     0.008 |
|           inst_fifo_gen                                    |     0.008 |
|             gaxis_fifo.gaxisf.axisf                        |     0.008 |
|               grf.rf                                       |     0.008 |
|                 gntv_or_sync_fifo.gl0.rd                   |     0.004 |
|                   gr1.gdcf.dc                              |    <0.001 |
|                     dc                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                        |    <0.001 |
|                   grss.rsts                                |    <0.001 |
|                     c1                                     |    <0.001 |
|                     c2                                     |    <0.001 |
|                   rpntr                                    |     0.004 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwss.wsts                                |    <0.001 |
|                     c0                                     |    <0.001 |
|                     c1                                     |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |     0.003 |
|                     inst_blk_mem_gen                       |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|                         valid.cstr                         |     0.003 |
|                           has_mux_b.B                      |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[10].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[11].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[12].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[13].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[14].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[15].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[16].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[17].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[18].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[19].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[1].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[20].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[21].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[22].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[23].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[24].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[25].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[26].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[27].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[28].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[2].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[3].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[4].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[5].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[6].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[7].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[8].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[9].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|   L_EQ_HPF_inst                                            |    <0.001 |
|   L_EQ_LPF_inst                                            |    <0.001 |
|   R_DELAY_inst                                             |     0.006 |
|     i_fifo                                                 |     0.005 |
|       inst                                                 |     0.005 |
|         gen_fifo_generator.fifo_generator_inst             |     0.005 |
|           inst_fifo_gen                                    |     0.005 |
|             gaxis_fifo.gaxisf.axisf                        |     0.005 |
|               grf.rf                                       |     0.005 |
|                 gntv_or_sync_fifo.gl0.rd                   |     0.001 |
|                   gr1.gdcf.dc                              |    <0.001 |
|                     dc                                     |    <0.001 |
|                   gr1.gr1_int.rfwft                        |    <0.001 |
|                   grss.rsts                                |    <0.001 |
|                     c1                                     |    <0.001 |
|                     c2                                     |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwss.wsts                                |    <0.001 |
|                     c0                                     |    <0.001 |
|                     c1                                     |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |     0.003 |
|                     inst_blk_mem_gen                       |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|                         valid.cstr                         |     0.003 |
|                           has_mux_b.B                      |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[10].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[11].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[12].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[13].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[14].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[15].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[16].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[17].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[18].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[19].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[1].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[20].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[21].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[22].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[23].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[24].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[25].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[26].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[27].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[28].ram.r                |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[2].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[3].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[4].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[5].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[6].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[7].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[8].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                           ramloop[9].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|                 rstblk                                     |    <0.001 |
|   R_EQ_HPF_inst                                            |    <0.001 |
|   R_EQ_LPF_inst                                            |    <0.001 |
|   i_audio                                                  |     0.124 |
|     Inst_adau1761_izedboard                                |     0.002 |
|       Inst_i2c                                             |     0.001 |
|         Inst_adau1761_configuraiton_data                   |    <0.001 |
|         Inst_i3c2                                          |    <0.001 |
|       Inst_i2s_data_interface                              |    <0.001 |
|       i_ADAU1761_interface                                 |    <0.001 |
|       i_i2s_sda_obuf                                       |     0.000 |
|     i_clocking                                             |     0.121 |
+------------------------------------------------------------+-----------+


