[{"commit":{"message":"Use zero_extend instead of shifts where possible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"}],"sha":"f7a4f0c7facae028c4fc68a4693f1c32126b3b43"},{"commit":{"message":"Use andn instead of notr + andr where possible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"7b6886ad5953d6534cc62c8272cfc844ea543756"},{"commit":{"message":"Replace shNadd with one instruction in most cases"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"8c603598cdf7c7e5ac32eb586dd72f61e5a8900a"},{"commit":{"message":"8317721: RISC-V: Implement CRC32 intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubRoutines_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"d8d6968fecc3e12b04e47681d25c6939370c025b"}]