&&&& RUNNING TensorRT.trtexec [TensorRT v8503] # trtexec --onnx=model/rpn_centerhead_sim.onnx --saveEngine=model/rpn_centerhead_sim.plan.8513 --workspace=4096 --fp16 --outputIOFormats=fp16:chw --inputIOFormats=fp16:chw --verbose --dumpLayerInfo --dumpProfile --separateProfileRun --profilingVerbosity=detailed
[03/18/2024-15:12:39] [W] --workspace flag has been deprecated by --memPoolSize flag.
[03/18/2024-15:12:39] [I] === Model Options ===
[03/18/2024-15:12:39] [I] Format: ONNX
[03/18/2024-15:12:39] [I] Model: model/rpn_centerhead_sim.onnx
[03/18/2024-15:12:39] [I] Output:
[03/18/2024-15:12:39] [I] === Build Options ===
[03/18/2024-15:12:39] [I] Max batch: explicit batch
[03/18/2024-15:12:39] [I] Memory Pools: workspace: 4096 MiB, dlaSRAM: default, dlaLocalDRAM: default, dlaGlobalDRAM: default
[03/18/2024-15:12:39] [I] minTiming: 1
[03/18/2024-15:12:39] [I] avgTiming: 8
[03/18/2024-15:12:39] [I] Precision: FP32+FP16
[03/18/2024-15:12:39] [I] LayerPrecisions: 
[03/18/2024-15:12:39] [I] Calibration: 
[03/18/2024-15:12:39] [I] Refit: Disabled
[03/18/2024-15:12:39] [I] Sparsity: Disabled
[03/18/2024-15:12:39] [I] Safe mode: Disabled
[03/18/2024-15:12:39] [I] DirectIO mode: Disabled
[03/18/2024-15:12:39] [I] Restricted mode: Disabled
[03/18/2024-15:12:39] [I] Build only: Disabled
[03/18/2024-15:12:39] [I] Save engine: model/rpn_centerhead_sim.plan.8513
[03/18/2024-15:12:39] [I] Load engine: 
[03/18/2024-15:12:39] [I] Profiling verbosity: 2
[03/18/2024-15:12:39] [I] Tactic sources: Using default tactic sources
[03/18/2024-15:12:39] [I] timingCacheMode: local
[03/18/2024-15:12:39] [I] timingCacheFile: 
[03/18/2024-15:12:39] [I] Heuristic: Disabled
[03/18/2024-15:12:39] [I] Preview Features: Use default preview flags.
[03/18/2024-15:12:39] [I] Input(s): fp16:chw
[03/18/2024-15:12:39] [I] Output(s): fp16:chw
[03/18/2024-15:12:39] [I] Input build shapes: model
[03/18/2024-15:12:39] [I] Input calibration shapes: model
[03/18/2024-15:12:39] [I] === System Options ===
[03/18/2024-15:12:39] [I] Device: 0
[03/18/2024-15:12:39] [I] DLACore: 
[03/18/2024-15:12:39] [I] Plugins:
[03/18/2024-15:12:39] [I] === Inference Options ===
[03/18/2024-15:12:39] [I] Batch: Explicit
[03/18/2024-15:12:39] [I] Input inference shapes: model
[03/18/2024-15:12:39] [I] Iterations: 10
[03/18/2024-15:12:39] [I] Duration: 3s (+ 200ms warm up)
[03/18/2024-15:12:39] [I] Sleep time: 0ms
[03/18/2024-15:12:39] [I] Idle time: 0ms
[03/18/2024-15:12:39] [I] Streams: 1
[03/18/2024-15:12:39] [I] ExposeDMA: Disabled
[03/18/2024-15:12:39] [I] Data transfers: Enabled
[03/18/2024-15:12:39] [I] Spin-wait: Disabled
[03/18/2024-15:12:39] [I] Multithreading: Disabled
[03/18/2024-15:12:39] [I] CUDA Graph: Disabled
[03/18/2024-15:12:39] [I] Separate profiling: Enabled
[03/18/2024-15:12:39] [I] Time Deserialize: Disabled
[03/18/2024-15:12:39] [I] Time Refit: Disabled
[03/18/2024-15:12:39] [I] NVTX verbosity: 2
[03/18/2024-15:12:39] [I] Persistent Cache Ratio: 0
[03/18/2024-15:12:39] [I] Inputs:
[03/18/2024-15:12:39] [I] === Reporting Options ===
[03/18/2024-15:12:39] [I] Verbose: Enabled
[03/18/2024-15:12:39] [I] Averages: 10 inferences
[03/18/2024-15:12:39] [I] Percentiles: 90,95,99
[03/18/2024-15:12:39] [I] Dump refittable layers:Disabled
[03/18/2024-15:12:39] [I] Dump output: Disabled
[03/18/2024-15:12:39] [I] Profile: Enabled
[03/18/2024-15:12:39] [I] Export timing to JSON file: 
[03/18/2024-15:12:39] [I] Export output to JSON file: 
[03/18/2024-15:12:39] [I] Export profile to JSON file: 
[03/18/2024-15:12:39] [I] 
[03/18/2024-15:12:39] [I] === Device Information ===
[03/18/2024-15:12:39] [I] Selected Device: NVIDIA GeForce RTX 3060 Laptop GPU
[03/18/2024-15:12:39] [I] Compute Capability: 8.6
[03/18/2024-15:12:39] [I] SMs: 30
[03/18/2024-15:12:39] [I] Compute Clock Rate: 1.425 GHz
[03/18/2024-15:12:39] [I] Device Global Memory: 5913 MiB
[03/18/2024-15:12:39] [I] Shared Memory per SM: 100 KiB
[03/18/2024-15:12:39] [I] Memory Bus Width: 192 bits (ECC disabled)
[03/18/2024-15:12:39] [I] Memory Clock Rate: 7.001 GHz
[03/18/2024-15:12:39] [I] 
[03/18/2024-15:12:39] [I] TensorRT version: 8.5.3
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::BatchedNMSDynamic_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::BatchedNMS_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::BatchTilePlugin_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::Clip_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::CoordConvAC version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::CropAndResizeDynamic version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::CropAndResize version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::DecodeBbox3DPlugin version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::DetectionLayer_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::EfficientNMS_Explicit_TF_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::EfficientNMS_Implicit_TF_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::EfficientNMS_ONNX_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::EfficientNMS_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::FlattenConcat_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::fMHA_V2 version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::fMHCA version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::GenerateDetection_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::GridAnchor_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::GridAnchorRect_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::GroupNorm version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::InstanceNormalization_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::InstanceNormalization_TRT version 2
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::LayerNorm version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::LReLU_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::MultilevelCropAndResize_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::MultilevelProposeROI_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::MultiscaleDeformableAttnPlugin_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::NMSDynamic_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::NMS_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::Normalize_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::PillarScatterPlugin version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::PriorBox_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::ProposalDynamic version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::ProposalLayer_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::Proposal version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::PyramidROIAlign_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::Region_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::Reorg_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::ResizeNearest_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::ROIAlign_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::RPROI_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::ScatterND version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::SeqLen2Spatial version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::SpecialSlice_TRT version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::SplitGeLU version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::Split version 1
[03/18/2024-15:12:39] [V] [TRT] Registered plugin creator - ::VoxelGeneratorPlugin version 1
[03/18/2024-15:12:39] [I] [TRT] [MemUsageChange] Init CUDA: CPU +14, GPU +0, now: CPU 25, GPU 694 (MiB)
[03/18/2024-15:12:39] [V] [TRT] Trying to load shared library libnvinfer_builder_resource.so.8.5.3
[03/18/2024-15:12:39] [V] [TRT] Loaded shared library libnvinfer_builder_resource.so.8.5.3
[03/18/2024-15:12:40] [I] [TRT] [MemUsageChange] Init builder kernel library: CPU +546, GPU +118, now: CPU 626, GPU 812 (MiB)
[03/18/2024-15:12:40] [V] [TRT] CUDA lazy loading is enabled.
[03/18/2024-15:12:40] [I] Start parsing network model
[03/18/2024-15:12:40] [I] [TRT] ----------------------------------------------------------------
[03/18/2024-15:12:40] [I] [TRT] Input filename:   model/rpn_centerhead_sim.onnx
[03/18/2024-15:12:40] [I] [TRT] ONNX IR version:  0.0.6
[03/18/2024-15:12:40] [I] [TRT] Opset version:    11
[03/18/2024-15:12:40] [I] [TRT] Producer name:    pytorch
[03/18/2024-15:12:40] [I] [TRT] Producer version: 1.11.0
[03/18/2024-15:12:40] [I] [TRT] Domain:           
[03/18/2024-15:12:40] [I] [TRT] Model version:    0
[03/18/2024-15:12:40] [I] [TRT] Doc string:       
[03/18/2024-15:12:40] [I] [TRT] ----------------------------------------------------------------
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::BatchedNMSDynamic_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::BatchedNMS_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::BatchTilePlugin_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::Clip_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::CoordConvAC version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::CropAndResizeDynamic version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::CropAndResize version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::DecodeBbox3DPlugin version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::DetectionLayer_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::EfficientNMS_Explicit_TF_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::EfficientNMS_Implicit_TF_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::EfficientNMS_ONNX_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::EfficientNMS_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::FlattenConcat_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::fMHA_V2 version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::fMHCA version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::GenerateDetection_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::GridAnchor_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::GridAnchorRect_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::GroupNorm version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::InstanceNormalization_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::InstanceNormalization_TRT version 2
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::LayerNorm version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::LReLU_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::MultilevelCropAndResize_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::MultilevelProposeROI_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::MultiscaleDeformableAttnPlugin_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::NMSDynamic_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::NMS_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::Normalize_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::PillarScatterPlugin version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::PriorBox_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::ProposalDynamic version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::ProposalLayer_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::Proposal version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::PyramidROIAlign_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::Region_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::Reorg_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::ResizeNearest_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::ROIAlign_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::RPROI_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::ScatterND version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::SeqLen2Spatial version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::SpecialSlice_TRT version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::SplitGeLU version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::Split version 1
[03/18/2024-15:12:40] [V] [TRT] Plugin creator already registered - ::VoxelGeneratorPlugin version 1
[03/18/2024-15:12:40] [V] [TRT] Adding network input: input with dtype: float32, dimensions: (1, 256, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input for ONNX tensor: input
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.neck.deblocks.1.0.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.neck.deblocks.1.1.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.neck.deblocks.1.1.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.neck.deblocks.1.1.running_mean
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.neck.deblocks.1.1.running_var
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.0.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.1.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.2.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.3.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.4.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: model.bbox_head.tasks.5.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_797
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_798
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_800
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_801
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_803
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_804
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_806
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_807
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_809
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_810
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_812
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_813
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_815
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_816
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_818
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_819
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_821
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_822
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_824
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_825
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_827
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_828
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_830
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_831
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_833
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_834
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_836
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_837
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_839
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_840
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_842
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_843
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_845
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_846
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_848
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_849
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_851
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_852
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_854
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_855
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_857
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_858
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_860
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_861
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_863
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_864
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_866
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_867
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_869
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_870
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_872
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_873
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_875
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_876
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_878
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_879
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_881
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_882
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_884
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_885
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_887
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_888
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_890
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_891
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_893
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_894
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_896
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_897
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_899
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_900
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_902
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_903
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_905
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_906
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_908
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_909
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_911
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_912
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_914
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_915
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_917
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_918
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_920
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_921
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_923
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_924
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_926
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_927
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_929
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_930
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_932
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_933
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_935
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_936
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_938
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_939
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_941
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_942
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_944
[03/18/2024-15:12:40] [V] [TRT] Importing initializer: onnx::Conv_945
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_15 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_797
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_798
[03/18/2024-15:12:40] [V] [TRT] Conv_15 [Conv] inputs: [input -> (1, 256, 180, 180)[FLOAT]], [onnx::Conv_797 -> (128, 256, 3, 3)[FLOAT]], [onnx::Conv_798 -> (128)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 256, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_15 for ONNX node: Conv_15
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.8 for ONNX tensor: input.8
[03/18/2024-15:12:40] [V] [TRT] Conv_15 [Conv] outputs: [input.8 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_16 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.8
[03/18/2024-15:12:40] [V] [TRT] Relu_16 [Relu] inputs: [input.8 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_16 for ONNX node: Relu_16
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.12 for ONNX tensor: input.12
[03/18/2024-15:12:40] [V] [TRT] Relu_16 [Relu] outputs: [input.12 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_17 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.12
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_800
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_801
[03/18/2024-15:12:40] [V] [TRT] Conv_17 [Conv] inputs: [input.12 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_800 -> (128, 128, 3, 3)[FLOAT]], [onnx::Conv_801 -> (128)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_17 for ONNX node: Conv_17
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.20 for ONNX tensor: input.20
[03/18/2024-15:12:40] [V] [TRT] Conv_17 [Conv] outputs: [input.20 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_18 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.20
[03/18/2024-15:12:40] [V] [TRT] Relu_18 [Relu] inputs: [input.20 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_18 for ONNX node: Relu_18
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.24 for ONNX tensor: input.24
[03/18/2024-15:12:40] [V] [TRT] Relu_18 [Relu] outputs: [input.24 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_19 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.24
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_803
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_804
[03/18/2024-15:12:40] [V] [TRT] Conv_19 [Conv] inputs: [input.24 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_803 -> (128, 128, 3, 3)[FLOAT]], [onnx::Conv_804 -> (128)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_19 for ONNX node: Conv_19
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.32 for ONNX tensor: input.32
[03/18/2024-15:12:40] [V] [TRT] Conv_19 [Conv] outputs: [input.32 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_20 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.32
[03/18/2024-15:12:40] [V] [TRT] Relu_20 [Relu] inputs: [input.32 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_20 for ONNX node: Relu_20
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.36 for ONNX tensor: input.36
[03/18/2024-15:12:40] [V] [TRT] Relu_20 [Relu] outputs: [input.36 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_21 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.36
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_806
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_807
[03/18/2024-15:12:40] [V] [TRT] Conv_21 [Conv] inputs: [input.36 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_806 -> (128, 128, 3, 3)[FLOAT]], [onnx::Conv_807 -> (128)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_21 for ONNX node: Conv_21
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.44 for ONNX tensor: input.44
[03/18/2024-15:12:40] [V] [TRT] Conv_21 [Conv] outputs: [input.44 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_22 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.44
[03/18/2024-15:12:40] [V] [TRT] Relu_22 [Relu] inputs: [input.44 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_22 for ONNX node: Relu_22
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.48 for ONNX tensor: input.48
[03/18/2024-15:12:40] [V] [TRT] Relu_22 [Relu] outputs: [input.48 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_23 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.48
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_809
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_810
[03/18/2024-15:12:40] [V] [TRT] Conv_23 [Conv] inputs: [input.48 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_809 -> (128, 128, 3, 3)[FLOAT]], [onnx::Conv_810 -> (128)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_23 for ONNX node: Conv_23
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.56 for ONNX tensor: input.56
[03/18/2024-15:12:40] [V] [TRT] Conv_23 [Conv] outputs: [input.56 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_24 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.56
[03/18/2024-15:12:40] [V] [TRT] Relu_24 [Relu] inputs: [input.56 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_24 for ONNX node: Relu_24
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.60 for ONNX tensor: input.60
[03/18/2024-15:12:40] [V] [TRT] Relu_24 [Relu] outputs: [input.60 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_25 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.60
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_812
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_813
[03/18/2024-15:12:40] [V] [TRT] Conv_25 [Conv] inputs: [input.60 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_812 -> (128, 128, 3, 3)[FLOAT]], [onnx::Conv_813 -> (128)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_25 for ONNX node: Conv_25
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 128
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.68 for ONNX tensor: input.68
[03/18/2024-15:12:40] [V] [TRT] Conv_25 [Conv] outputs: [input.68 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_26 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.68
[03/18/2024-15:12:40] [V] [TRT] Relu_26 [Relu] inputs: [input.68 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_26 for ONNX node: Relu_26
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.72 for ONNX tensor: input.72
[03/18/2024-15:12:40] [V] [TRT] Relu_26 [Relu] outputs: [input.72 -> (1, 128, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_27 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.72
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_815
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_816
[03/18/2024-15:12:40] [V] [TRT] Conv_27 [Conv] inputs: [input.72 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_815 -> (256, 128, 1, 1)[FLOAT]], [onnx::Conv_816 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_27 for ONNX node: Conv_27
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (1, 1), strides: (1, 1), prepadding: (0, 0), postpadding: (0, 0), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.80 for ONNX tensor: input.80
[03/18/2024-15:12:40] [V] [TRT] Conv_27 [Conv] outputs: [input.80 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_28 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.80
[03/18/2024-15:12:40] [V] [TRT] Relu_28 [Relu] inputs: [input.80 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_28 for ONNX node: Relu_28
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: onnx::Concat_602 for ONNX tensor: onnx::Concat_602
[03/18/2024-15:12:40] [V] [TRT] Relu_28 [Relu] outputs: [onnx::Concat_602 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_44 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.72
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_818
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_819
[03/18/2024-15:12:40] [V] [TRT] Conv_44 [Conv] inputs: [input.72 -> (1, 128, 180, 180)[FLOAT]], [onnx::Conv_818 -> (256, 128, 3, 3)[FLOAT]], [onnx::Conv_819 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 128, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_44 for ONNX node: Conv_44
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (2, 2), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.92 for ONNX tensor: input.92
[03/18/2024-15:12:40] [V] [TRT] Conv_44 [Conv] outputs: [input.92 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_45 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.92
[03/18/2024-15:12:40] [V] [TRT] Relu_45 [Relu] inputs: [input.92 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_45 for ONNX node: Relu_45
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.96 for ONNX tensor: input.96
[03/18/2024-15:12:40] [V] [TRT] Relu_45 [Relu] outputs: [input.96 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_46 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.96
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_821
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_822
[03/18/2024-15:12:40] [V] [TRT] Conv_46 [Conv] inputs: [input.96 -> (1, 256, 90, 90)[FLOAT]], [onnx::Conv_821 -> (256, 256, 3, 3)[FLOAT]], [onnx::Conv_822 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_46 for ONNX node: Conv_46
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.104 for ONNX tensor: input.104
[03/18/2024-15:12:40] [V] [TRT] Conv_46 [Conv] outputs: [input.104 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_47 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.104
[03/18/2024-15:12:40] [V] [TRT] Relu_47 [Relu] inputs: [input.104 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_47 for ONNX node: Relu_47
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.108 for ONNX tensor: input.108
[03/18/2024-15:12:40] [V] [TRT] Relu_47 [Relu] outputs: [input.108 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_48 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.108
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_824
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_825
[03/18/2024-15:12:40] [V] [TRT] Conv_48 [Conv] inputs: [input.108 -> (1, 256, 90, 90)[FLOAT]], [onnx::Conv_824 -> (256, 256, 3, 3)[FLOAT]], [onnx::Conv_825 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_48 for ONNX node: Conv_48
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.116 for ONNX tensor: input.116
[03/18/2024-15:12:40] [V] [TRT] Conv_48 [Conv] outputs: [input.116 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_49 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.116
[03/18/2024-15:12:40] [V] [TRT] Relu_49 [Relu] inputs: [input.116 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_49 for ONNX node: Relu_49
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.120 for ONNX tensor: input.120
[03/18/2024-15:12:40] [V] [TRT] Relu_49 [Relu] outputs: [input.120 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_50 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.120
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_827
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_828
[03/18/2024-15:12:40] [V] [TRT] Conv_50 [Conv] inputs: [input.120 -> (1, 256, 90, 90)[FLOAT]], [onnx::Conv_827 -> (256, 256, 3, 3)[FLOAT]], [onnx::Conv_828 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_50 for ONNX node: Conv_50
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.128 for ONNX tensor: input.128
[03/18/2024-15:12:40] [V] [TRT] Conv_50 [Conv] outputs: [input.128 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_51 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.128
[03/18/2024-15:12:40] [V] [TRT] Relu_51 [Relu] inputs: [input.128 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_51 for ONNX node: Relu_51
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.132 for ONNX tensor: input.132
[03/18/2024-15:12:40] [V] [TRT] Relu_51 [Relu] outputs: [input.132 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_52 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.132
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_830
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_831
[03/18/2024-15:12:40] [V] [TRT] Conv_52 [Conv] inputs: [input.132 -> (1, 256, 90, 90)[FLOAT]], [onnx::Conv_830 -> (256, 256, 3, 3)[FLOAT]], [onnx::Conv_831 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_52 for ONNX node: Conv_52
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.140 for ONNX tensor: input.140
[03/18/2024-15:12:40] [V] [TRT] Conv_52 [Conv] outputs: [input.140 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_53 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.140
[03/18/2024-15:12:40] [V] [TRT] Relu_53 [Relu] inputs: [input.140 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_53 for ONNX node: Relu_53
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.144 for ONNX tensor: input.144
[03/18/2024-15:12:40] [V] [TRT] Relu_53 [Relu] outputs: [input.144 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_54 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.144
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_833
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_834
[03/18/2024-15:12:40] [V] [TRT] Conv_54 [Conv] inputs: [input.144 -> (1, 256, 90, 90)[FLOAT]], [onnx::Conv_833 -> (256, 256, 3, 3)[FLOAT]], [onnx::Conv_834 -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_54 for ONNX node: Conv_54
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 256
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 256, 90, 90)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.152 for ONNX tensor: input.152
[03/18/2024-15:12:40] [V] [TRT] Conv_54 [Conv] outputs: [input.152 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_55 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.152
[03/18/2024-15:12:40] [V] [TRT] Relu_55 [Relu] inputs: [input.152 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_55 for ONNX node: Relu_55
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: onnx::ConvTranspose_644 for ONNX tensor: onnx::ConvTranspose_644
[03/18/2024-15:12:40] [V] [TRT] Relu_55 [Relu] outputs: [onnx::ConvTranspose_644 -> (1, 256, 90, 90)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: ConvTranspose_56 [ConvTranspose]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::ConvTranspose_644
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.neck.deblocks.1.0.weight
[03/18/2024-15:12:40] [V] [TRT] ConvTranspose_56 [ConvTranspose] inputs: [onnx::ConvTranspose_644 -> (1, 256, 90, 90)[FLOAT]], [model.neck.deblocks.1.0.weight -> (256, 256, 2, 2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Running deconvolution with: 
Padding mode: NOTSET
Pre-padding: (0, 0)
Post-padding: (0, 0)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: ConvTranspose_56 for ONNX node: ConvTranspose_56
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.156 for ONNX tensor: input.156
[03/18/2024-15:12:40] [V] [TRT] ConvTranspose_56 [ConvTranspose] outputs: [input.156 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: BatchNormalization_57 [BatchNormalization]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.156
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.neck.deblocks.1.1.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.neck.deblocks.1.1.bias
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.neck.deblocks.1.1.running_mean
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.neck.deblocks.1.1.running_var
[03/18/2024-15:12:40] [V] [TRT] BatchNormalization_57 [BatchNormalization] inputs: [input.156 -> (1, 256, 180, 180)[FLOAT]], [model.neck.deblocks.1.1.weight -> (256)[FLOAT]], [model.neck.deblocks.1.1.bias -> (256)[FLOAT]], [model.neck.deblocks.1.1.running_mean -> (256)[FLOAT]], [model.neck.deblocks.1.1.running_var -> (256)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: BatchNormalization_57 for ONNX node: BatchNormalization_57
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.160 for ONNX tensor: input.160
[03/18/2024-15:12:40] [V] [TRT] BatchNormalization_57 [BatchNormalization] outputs: [input.160 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_58 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.160
[03/18/2024-15:12:40] [V] [TRT] Relu_58 [Relu] inputs: [input.160 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_58 for ONNX node: Relu_58
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: onnx::Concat_647 for ONNX tensor: onnx::Concat_647
[03/18/2024-15:12:40] [V] [TRT] Relu_58 [Relu] outputs: [onnx::Concat_647 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Concat_59 [Concat]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Concat_602
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Concat_647
[03/18/2024-15:12:40] [V] [TRT] Concat_59 [Concat] inputs: [onnx::Concat_602 -> (1, 256, 180, 180)[FLOAT]], [onnx::Concat_647 -> (1, 256, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Concat_59 for ONNX node: Concat_59
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.164 for ONNX tensor: input.164
[03/18/2024-15:12:40] [V] [TRT] Concat_59 [Concat] outputs: [input.164 -> (1, 512, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_60 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.164
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_836
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_837
[03/18/2024-15:12:40] [V] [TRT] Conv_60 [Conv] inputs: [input.164 -> (1, 512, 180, 180)[FLOAT]], [onnx::Conv_836 -> (64, 512, 3, 3)[FLOAT]], [onnx::Conv_837 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 512, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_60 for ONNX node: Conv_60
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.172 for ONNX tensor: input.172
[03/18/2024-15:12:40] [V] [TRT] Conv_60 [Conv] outputs: [input.172 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_61 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.172
[03/18/2024-15:12:40] [V] [TRT] Relu_61 [Relu] inputs: [input.172 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_61 for ONNX node: Relu_61
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: onnx::Conv_651 for ONNX tensor: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Relu_61 [Relu] outputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_62 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_839
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_840
[03/18/2024-15:12:40] [V] [TRT] Conv_62 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_839 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_840 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_62 for ONNX node: Conv_62
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.180 for ONNX tensor: input.180
[03/18/2024-15:12:40] [V] [TRT] Conv_62 [Conv] outputs: [input.180 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_63 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.180
[03/18/2024-15:12:40] [V] [TRT] Relu_63 [Relu] inputs: [input.180 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_63 for ONNX node: Relu_63
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.184 for ONNX tensor: input.184
[03/18/2024-15:12:40] [V] [TRT] Relu_63 [Relu] outputs: [input.184 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_64 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.184
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_64 [Conv] inputs: [input.184 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.0.reg.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.0.reg.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_64 for ONNX node: Conv_64
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: reg_0_1 for ONNX tensor: reg_0
[03/18/2024-15:12:40] [V] [TRT] Conv_64 [Conv] outputs: [reg_0 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_65 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_842
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_843
[03/18/2024-15:12:40] [V] [TRT] Conv_65 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_842 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_843 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_65 for ONNX node: Conv_65
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.192 for ONNX tensor: input.192
[03/18/2024-15:12:40] [V] [TRT] Conv_65 [Conv] outputs: [input.192 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_66 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.192
[03/18/2024-15:12:40] [V] [TRT] Relu_66 [Relu] inputs: [input.192 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_66 for ONNX node: Relu_66
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.196 for ONNX tensor: input.196
[03/18/2024-15:12:40] [V] [TRT] Relu_66 [Relu] outputs: [input.196 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_67 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.196
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_67 [Conv] inputs: [input.196 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.0.height.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.0.height.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_67 for ONNX node: Conv_67
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: height_0_2 for ONNX tensor: height_0
[03/18/2024-15:12:40] [V] [TRT] Conv_67 [Conv] outputs: [height_0 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_68 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_845
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_846
[03/18/2024-15:12:40] [V] [TRT] Conv_68 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_845 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_846 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_68 for ONNX node: Conv_68
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.204 for ONNX tensor: input.204
[03/18/2024-15:12:40] [V] [TRT] Conv_68 [Conv] outputs: [input.204 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_69 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.204
[03/18/2024-15:12:40] [V] [TRT] Relu_69 [Relu] inputs: [input.204 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_69 for ONNX node: Relu_69
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.208 for ONNX tensor: input.208
[03/18/2024-15:12:40] [V] [TRT] Relu_69 [Relu] outputs: [input.208 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_70 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.208
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_70 [Conv] inputs: [input.208 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.0.dim.3.weight -> (3, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.0.dim.3.bias -> (3)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_70 for ONNX node: Conv_70
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 3
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 3, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: dim_0_3 for ONNX tensor: dim_0
[03/18/2024-15:12:40] [V] [TRT] Conv_70 [Conv] outputs: [dim_0 -> (1, 3, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_71 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_848
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_849
[03/18/2024-15:12:40] [V] [TRT] Conv_71 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_848 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_849 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_71 for ONNX node: Conv_71
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.216 for ONNX tensor: input.216
[03/18/2024-15:12:40] [V] [TRT] Conv_71 [Conv] outputs: [input.216 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_72 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.216
[03/18/2024-15:12:40] [V] [TRT] Relu_72 [Relu] inputs: [input.216 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_72 for ONNX node: Relu_72
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.220 for ONNX tensor: input.220
[03/18/2024-15:12:40] [V] [TRT] Relu_72 [Relu] outputs: [input.220 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_73 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.220
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_73 [Conv] inputs: [input.220 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.0.rot.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.0.rot.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_73 for ONNX node: Conv_73
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: rot_0_4 for ONNX tensor: rot_0
[03/18/2024-15:12:40] [V] [TRT] Conv_73 [Conv] outputs: [rot_0 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_74 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_851
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_852
[03/18/2024-15:12:40] [V] [TRT] Conv_74 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_851 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_852 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_74 for ONNX node: Conv_74
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.228 for ONNX tensor: input.228
[03/18/2024-15:12:40] [V] [TRT] Conv_74 [Conv] outputs: [input.228 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_75 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.228
[03/18/2024-15:12:40] [V] [TRT] Relu_75 [Relu] inputs: [input.228 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_75 for ONNX node: Relu_75
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.232 for ONNX tensor: input.232
[03/18/2024-15:12:40] [V] [TRT] Relu_75 [Relu] outputs: [input.232 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_76 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.232
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_76 [Conv] inputs: [input.232 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.0.vel.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.0.vel.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_76 for ONNX node: Conv_76
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: vel_0_5 for ONNX tensor: vel_0
[03/18/2024-15:12:40] [V] [TRT] Conv_76 [Conv] outputs: [vel_0 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_77 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_854
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_855
[03/18/2024-15:12:40] [V] [TRT] Conv_77 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_854 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_855 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_77 for ONNX node: Conv_77
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.240 for ONNX tensor: input.240
[03/18/2024-15:12:40] [V] [TRT] Conv_77 [Conv] outputs: [input.240 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_78 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.240
[03/18/2024-15:12:40] [V] [TRT] Relu_78 [Relu] inputs: [input.240 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_78 for ONNX node: Relu_78
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.244 for ONNX tensor: input.244
[03/18/2024-15:12:40] [V] [TRT] Relu_78 [Relu] outputs: [input.244 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_79 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.244
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.0.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_79 [Conv] inputs: [input.244 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.0.hm.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.0.hm.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_79 for ONNX node: Conv_79
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: hm_0_6 for ONNX tensor: hm_0
[03/18/2024-15:12:40] [V] [TRT] Conv_79 [Conv] outputs: [hm_0 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_80 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_857
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_858
[03/18/2024-15:12:40] [V] [TRT] Conv_80 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_857 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_858 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_80 for ONNX node: Conv_80
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.252 for ONNX tensor: input.252
[03/18/2024-15:12:40] [V] [TRT] Conv_80 [Conv] outputs: [input.252 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_81 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.252
[03/18/2024-15:12:40] [V] [TRT] Relu_81 [Relu] inputs: [input.252 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_81 for ONNX node: Relu_81
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.256 for ONNX tensor: input.256
[03/18/2024-15:12:40] [V] [TRT] Relu_81 [Relu] outputs: [input.256 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_82 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.256
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_82 [Conv] inputs: [input.256 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.1.reg.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.1.reg.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_82 for ONNX node: Conv_82
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: reg_1_7 for ONNX tensor: reg_1
[03/18/2024-15:12:40] [V] [TRT] Conv_82 [Conv] outputs: [reg_1 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_83 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_860
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_861
[03/18/2024-15:12:40] [V] [TRT] Conv_83 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_860 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_861 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_83 for ONNX node: Conv_83
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.264 for ONNX tensor: input.264
[03/18/2024-15:12:40] [V] [TRT] Conv_83 [Conv] outputs: [input.264 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_84 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.264
[03/18/2024-15:12:40] [V] [TRT] Relu_84 [Relu] inputs: [input.264 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_84 for ONNX node: Relu_84
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.268 for ONNX tensor: input.268
[03/18/2024-15:12:40] [V] [TRT] Relu_84 [Relu] outputs: [input.268 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_85 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.268
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_85 [Conv] inputs: [input.268 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.1.height.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.1.height.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_85 for ONNX node: Conv_85
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: height_1_8 for ONNX tensor: height_1
[03/18/2024-15:12:40] [V] [TRT] Conv_85 [Conv] outputs: [height_1 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_86 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_863
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_864
[03/18/2024-15:12:40] [V] [TRT] Conv_86 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_863 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_864 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_86 for ONNX node: Conv_86
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.276 for ONNX tensor: input.276
[03/18/2024-15:12:40] [V] [TRT] Conv_86 [Conv] outputs: [input.276 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_87 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.276
[03/18/2024-15:12:40] [V] [TRT] Relu_87 [Relu] inputs: [input.276 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_87 for ONNX node: Relu_87
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.280 for ONNX tensor: input.280
[03/18/2024-15:12:40] [V] [TRT] Relu_87 [Relu] outputs: [input.280 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_88 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.280
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_88 [Conv] inputs: [input.280 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.1.dim.3.weight -> (3, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.1.dim.3.bias -> (3)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_88 for ONNX node: Conv_88
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 3
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 3, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: dim_1_9 for ONNX tensor: dim_1
[03/18/2024-15:12:40] [V] [TRT] Conv_88 [Conv] outputs: [dim_1 -> (1, 3, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_89 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_866
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_867
[03/18/2024-15:12:40] [V] [TRT] Conv_89 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_866 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_867 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_89 for ONNX node: Conv_89
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.288 for ONNX tensor: input.288
[03/18/2024-15:12:40] [V] [TRT] Conv_89 [Conv] outputs: [input.288 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_90 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.288
[03/18/2024-15:12:40] [V] [TRT] Relu_90 [Relu] inputs: [input.288 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_90 for ONNX node: Relu_90
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.292 for ONNX tensor: input.292
[03/18/2024-15:12:40] [V] [TRT] Relu_90 [Relu] outputs: [input.292 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_91 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.292
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_91 [Conv] inputs: [input.292 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.1.rot.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.1.rot.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_91 for ONNX node: Conv_91
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: rot_1_10 for ONNX tensor: rot_1
[03/18/2024-15:12:40] [V] [TRT] Conv_91 [Conv] outputs: [rot_1 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_92 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_869
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_870
[03/18/2024-15:12:40] [V] [TRT] Conv_92 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_869 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_870 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_92 for ONNX node: Conv_92
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.300 for ONNX tensor: input.300
[03/18/2024-15:12:40] [V] [TRT] Conv_92 [Conv] outputs: [input.300 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_93 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.300
[03/18/2024-15:12:40] [V] [TRT] Relu_93 [Relu] inputs: [input.300 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_93 for ONNX node: Relu_93
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.304 for ONNX tensor: input.304
[03/18/2024-15:12:40] [V] [TRT] Relu_93 [Relu] outputs: [input.304 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_94 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.304
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_94 [Conv] inputs: [input.304 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.1.vel.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.1.vel.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_94 for ONNX node: Conv_94
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: vel_1_11 for ONNX tensor: vel_1
[03/18/2024-15:12:40] [V] [TRT] Conv_94 [Conv] outputs: [vel_1 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_95 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_872
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_873
[03/18/2024-15:12:40] [V] [TRT] Conv_95 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_872 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_873 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_95 for ONNX node: Conv_95
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.312 for ONNX tensor: input.312
[03/18/2024-15:12:40] [V] [TRT] Conv_95 [Conv] outputs: [input.312 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_96 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.312
[03/18/2024-15:12:40] [V] [TRT] Relu_96 [Relu] inputs: [input.312 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_96 for ONNX node: Relu_96
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.316 for ONNX tensor: input.316
[03/18/2024-15:12:40] [V] [TRT] Relu_96 [Relu] outputs: [input.316 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_97 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.316
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.1.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_97 [Conv] inputs: [input.316 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.1.hm.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.1.hm.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_97 for ONNX node: Conv_97
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: hm_1_12 for ONNX tensor: hm_1
[03/18/2024-15:12:40] [V] [TRT] Conv_97 [Conv] outputs: [hm_1 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_98 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_875
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_876
[03/18/2024-15:12:40] [V] [TRT] Conv_98 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_875 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_876 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_98 for ONNX node: Conv_98
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.324 for ONNX tensor: input.324
[03/18/2024-15:12:40] [V] [TRT] Conv_98 [Conv] outputs: [input.324 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_99 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.324
[03/18/2024-15:12:40] [V] [TRT] Relu_99 [Relu] inputs: [input.324 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_99 for ONNX node: Relu_99
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.328 for ONNX tensor: input.328
[03/18/2024-15:12:40] [V] [TRT] Relu_99 [Relu] outputs: [input.328 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_100 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.328
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_100 [Conv] inputs: [input.328 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.2.reg.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.2.reg.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_100 for ONNX node: Conv_100
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: reg_2_13 for ONNX tensor: reg_2
[03/18/2024-15:12:40] [V] [TRT] Conv_100 [Conv] outputs: [reg_2 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_101 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_878
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_879
[03/18/2024-15:12:40] [V] [TRT] Conv_101 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_878 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_879 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_101 for ONNX node: Conv_101
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.336 for ONNX tensor: input.336
[03/18/2024-15:12:40] [V] [TRT] Conv_101 [Conv] outputs: [input.336 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_102 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.336
[03/18/2024-15:12:40] [V] [TRT] Relu_102 [Relu] inputs: [input.336 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_102 for ONNX node: Relu_102
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.340 for ONNX tensor: input.340
[03/18/2024-15:12:40] [V] [TRT] Relu_102 [Relu] outputs: [input.340 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_103 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.340
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_103 [Conv] inputs: [input.340 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.2.height.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.2.height.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_103 for ONNX node: Conv_103
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: height_2_14 for ONNX tensor: height_2
[03/18/2024-15:12:40] [V] [TRT] Conv_103 [Conv] outputs: [height_2 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_104 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_881
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_882
[03/18/2024-15:12:40] [V] [TRT] Conv_104 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_881 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_882 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_104 for ONNX node: Conv_104
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.348 for ONNX tensor: input.348
[03/18/2024-15:12:40] [V] [TRT] Conv_104 [Conv] outputs: [input.348 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_105 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.348
[03/18/2024-15:12:40] [V] [TRT] Relu_105 [Relu] inputs: [input.348 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_105 for ONNX node: Relu_105
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.352 for ONNX tensor: input.352
[03/18/2024-15:12:40] [V] [TRT] Relu_105 [Relu] outputs: [input.352 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_106 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.352
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_106 [Conv] inputs: [input.352 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.2.dim.3.weight -> (3, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.2.dim.3.bias -> (3)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_106 for ONNX node: Conv_106
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 3
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 3, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: dim_2_15 for ONNX tensor: dim_2
[03/18/2024-15:12:40] [V] [TRT] Conv_106 [Conv] outputs: [dim_2 -> (1, 3, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_107 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_884
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_885
[03/18/2024-15:12:40] [V] [TRT] Conv_107 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_884 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_885 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_107 for ONNX node: Conv_107
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.360 for ONNX tensor: input.360
[03/18/2024-15:12:40] [V] [TRT] Conv_107 [Conv] outputs: [input.360 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_108 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.360
[03/18/2024-15:12:40] [V] [TRT] Relu_108 [Relu] inputs: [input.360 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_108 for ONNX node: Relu_108
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.364 for ONNX tensor: input.364
[03/18/2024-15:12:40] [V] [TRT] Relu_108 [Relu] outputs: [input.364 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_109 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.364
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_109 [Conv] inputs: [input.364 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.2.rot.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.2.rot.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_109 for ONNX node: Conv_109
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: rot_2_16 for ONNX tensor: rot_2
[03/18/2024-15:12:40] [V] [TRT] Conv_109 [Conv] outputs: [rot_2 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_110 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_887
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_888
[03/18/2024-15:12:40] [V] [TRT] Conv_110 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_887 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_888 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_110 for ONNX node: Conv_110
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.372 for ONNX tensor: input.372
[03/18/2024-15:12:40] [V] [TRT] Conv_110 [Conv] outputs: [input.372 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_111 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.372
[03/18/2024-15:12:40] [V] [TRT] Relu_111 [Relu] inputs: [input.372 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_111 for ONNX node: Relu_111
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.376 for ONNX tensor: input.376
[03/18/2024-15:12:40] [V] [TRT] Relu_111 [Relu] outputs: [input.376 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_112 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.376
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_112 [Conv] inputs: [input.376 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.2.vel.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.2.vel.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_112 for ONNX node: Conv_112
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: vel_2_17 for ONNX tensor: vel_2
[03/18/2024-15:12:40] [V] [TRT] Conv_112 [Conv] outputs: [vel_2 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_113 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_890
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_891
[03/18/2024-15:12:40] [V] [TRT] Conv_113 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_890 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_891 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_113 for ONNX node: Conv_113
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.384 for ONNX tensor: input.384
[03/18/2024-15:12:40] [V] [TRT] Conv_113 [Conv] outputs: [input.384 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_114 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.384
[03/18/2024-15:12:40] [V] [TRT] Relu_114 [Relu] inputs: [input.384 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_114 for ONNX node: Relu_114
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.388 for ONNX tensor: input.388
[03/18/2024-15:12:40] [V] [TRT] Relu_114 [Relu] outputs: [input.388 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_115 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.388
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.2.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_115 [Conv] inputs: [input.388 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.2.hm.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.2.hm.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_115 for ONNX node: Conv_115
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: hm_2_18 for ONNX tensor: hm_2
[03/18/2024-15:12:40] [V] [TRT] Conv_115 [Conv] outputs: [hm_2 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_116 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_893
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_894
[03/18/2024-15:12:40] [V] [TRT] Conv_116 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_893 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_894 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_116 for ONNX node: Conv_116
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.396 for ONNX tensor: input.396
[03/18/2024-15:12:40] [V] [TRT] Conv_116 [Conv] outputs: [input.396 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_117 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.396
[03/18/2024-15:12:40] [V] [TRT] Relu_117 [Relu] inputs: [input.396 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_117 for ONNX node: Relu_117
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.400 for ONNX tensor: input.400
[03/18/2024-15:12:40] [V] [TRT] Relu_117 [Relu] outputs: [input.400 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_118 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.400
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_118 [Conv] inputs: [input.400 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.3.reg.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.3.reg.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_118 for ONNX node: Conv_118
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: reg_3_19 for ONNX tensor: reg_3
[03/18/2024-15:12:40] [V] [TRT] Conv_118 [Conv] outputs: [reg_3 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_119 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_896
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_897
[03/18/2024-15:12:40] [V] [TRT] Conv_119 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_896 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_897 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_119 for ONNX node: Conv_119
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.408 for ONNX tensor: input.408
[03/18/2024-15:12:40] [V] [TRT] Conv_119 [Conv] outputs: [input.408 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_120 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.408
[03/18/2024-15:12:40] [V] [TRT] Relu_120 [Relu] inputs: [input.408 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_120 for ONNX node: Relu_120
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.412 for ONNX tensor: input.412
[03/18/2024-15:12:40] [V] [TRT] Relu_120 [Relu] outputs: [input.412 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_121 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.412
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_121 [Conv] inputs: [input.412 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.3.height.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.3.height.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_121 for ONNX node: Conv_121
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: height_3_20 for ONNX tensor: height_3
[03/18/2024-15:12:40] [V] [TRT] Conv_121 [Conv] outputs: [height_3 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_122 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_899
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_900
[03/18/2024-15:12:40] [V] [TRT] Conv_122 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_899 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_900 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_122 for ONNX node: Conv_122
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.420 for ONNX tensor: input.420
[03/18/2024-15:12:40] [V] [TRT] Conv_122 [Conv] outputs: [input.420 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_123 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.420
[03/18/2024-15:12:40] [V] [TRT] Relu_123 [Relu] inputs: [input.420 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_123 for ONNX node: Relu_123
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.424 for ONNX tensor: input.424
[03/18/2024-15:12:40] [V] [TRT] Relu_123 [Relu] outputs: [input.424 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_124 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.424
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_124 [Conv] inputs: [input.424 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.3.dim.3.weight -> (3, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.3.dim.3.bias -> (3)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_124 for ONNX node: Conv_124
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 3
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 3, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: dim_3_21 for ONNX tensor: dim_3
[03/18/2024-15:12:40] [V] [TRT] Conv_124 [Conv] outputs: [dim_3 -> (1, 3, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_125 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_902
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_903
[03/18/2024-15:12:40] [V] [TRT] Conv_125 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_902 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_903 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_125 for ONNX node: Conv_125
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.432 for ONNX tensor: input.432
[03/18/2024-15:12:40] [V] [TRT] Conv_125 [Conv] outputs: [input.432 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_126 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.432
[03/18/2024-15:12:40] [V] [TRT] Relu_126 [Relu] inputs: [input.432 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_126 for ONNX node: Relu_126
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.436 for ONNX tensor: input.436
[03/18/2024-15:12:40] [V] [TRT] Relu_126 [Relu] outputs: [input.436 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_127 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.436
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_127 [Conv] inputs: [input.436 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.3.rot.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.3.rot.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_127 for ONNX node: Conv_127
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: rot_3_22 for ONNX tensor: rot_3
[03/18/2024-15:12:40] [V] [TRT] Conv_127 [Conv] outputs: [rot_3 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_128 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_905
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_906
[03/18/2024-15:12:40] [V] [TRT] Conv_128 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_905 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_906 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_128 for ONNX node: Conv_128
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.444 for ONNX tensor: input.444
[03/18/2024-15:12:40] [V] [TRT] Conv_128 [Conv] outputs: [input.444 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_129 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.444
[03/18/2024-15:12:40] [V] [TRT] Relu_129 [Relu] inputs: [input.444 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_129 for ONNX node: Relu_129
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.448 for ONNX tensor: input.448
[03/18/2024-15:12:40] [V] [TRT] Relu_129 [Relu] outputs: [input.448 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_130 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.448
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_130 [Conv] inputs: [input.448 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.3.vel.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.3.vel.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_130 for ONNX node: Conv_130
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: vel_3_23 for ONNX tensor: vel_3
[03/18/2024-15:12:40] [V] [TRT] Conv_130 [Conv] outputs: [vel_3 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_131 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_908
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_909
[03/18/2024-15:12:40] [V] [TRT] Conv_131 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_908 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_909 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_131 for ONNX node: Conv_131
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.456 for ONNX tensor: input.456
[03/18/2024-15:12:40] [V] [TRT] Conv_131 [Conv] outputs: [input.456 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_132 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.456
[03/18/2024-15:12:40] [V] [TRT] Relu_132 [Relu] inputs: [input.456 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_132 for ONNX node: Relu_132
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.460 for ONNX tensor: input.460
[03/18/2024-15:12:40] [V] [TRT] Relu_132 [Relu] outputs: [input.460 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_133 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.460
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.3.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_133 [Conv] inputs: [input.460 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.3.hm.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.3.hm.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_133 for ONNX node: Conv_133
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: hm_3_24 for ONNX tensor: hm_3
[03/18/2024-15:12:40] [V] [TRT] Conv_133 [Conv] outputs: [hm_3 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_134 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_911
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_912
[03/18/2024-15:12:40] [V] [TRT] Conv_134 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_911 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_912 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_134 for ONNX node: Conv_134
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.468 for ONNX tensor: input.468
[03/18/2024-15:12:40] [V] [TRT] Conv_134 [Conv] outputs: [input.468 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_135 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.468
[03/18/2024-15:12:40] [V] [TRT] Relu_135 [Relu] inputs: [input.468 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_135 for ONNX node: Relu_135
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.472 for ONNX tensor: input.472
[03/18/2024-15:12:40] [V] [TRT] Relu_135 [Relu] outputs: [input.472 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_136 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.472
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_136 [Conv] inputs: [input.472 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.4.reg.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.4.reg.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_136 for ONNX node: Conv_136
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: reg_4_25 for ONNX tensor: reg_4
[03/18/2024-15:12:40] [V] [TRT] Conv_136 [Conv] outputs: [reg_4 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_137 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_914
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_915
[03/18/2024-15:12:40] [V] [TRT] Conv_137 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_914 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_915 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_137 for ONNX node: Conv_137
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.480 for ONNX tensor: input.480
[03/18/2024-15:12:40] [V] [TRT] Conv_137 [Conv] outputs: [input.480 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_138 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.480
[03/18/2024-15:12:40] [V] [TRT] Relu_138 [Relu] inputs: [input.480 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_138 for ONNX node: Relu_138
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.484 for ONNX tensor: input.484
[03/18/2024-15:12:40] [V] [TRT] Relu_138 [Relu] outputs: [input.484 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_139 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.484
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_139 [Conv] inputs: [input.484 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.4.height.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.4.height.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_139 for ONNX node: Conv_139
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: height_4_26 for ONNX tensor: height_4
[03/18/2024-15:12:40] [V] [TRT] Conv_139 [Conv] outputs: [height_4 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_140 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_917
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_918
[03/18/2024-15:12:40] [V] [TRT] Conv_140 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_917 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_918 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_140 for ONNX node: Conv_140
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.492 for ONNX tensor: input.492
[03/18/2024-15:12:40] [V] [TRT] Conv_140 [Conv] outputs: [input.492 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_141 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.492
[03/18/2024-15:12:40] [V] [TRT] Relu_141 [Relu] inputs: [input.492 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_141 for ONNX node: Relu_141
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.496 for ONNX tensor: input.496
[03/18/2024-15:12:40] [V] [TRT] Relu_141 [Relu] outputs: [input.496 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_142 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.496
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_142 [Conv] inputs: [input.496 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.4.dim.3.weight -> (3, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.4.dim.3.bias -> (3)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_142 for ONNX node: Conv_142
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 3
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 3, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: dim_4_27 for ONNX tensor: dim_4
[03/18/2024-15:12:40] [V] [TRT] Conv_142 [Conv] outputs: [dim_4 -> (1, 3, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_143 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_920
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_921
[03/18/2024-15:12:40] [V] [TRT] Conv_143 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_920 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_921 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_143 for ONNX node: Conv_143
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.504 for ONNX tensor: input.504
[03/18/2024-15:12:40] [V] [TRT] Conv_143 [Conv] outputs: [input.504 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_144 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.504
[03/18/2024-15:12:40] [V] [TRT] Relu_144 [Relu] inputs: [input.504 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_144 for ONNX node: Relu_144
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.508 for ONNX tensor: input.508
[03/18/2024-15:12:40] [V] [TRT] Relu_144 [Relu] outputs: [input.508 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_145 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.508
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_145 [Conv] inputs: [input.508 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.4.rot.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.4.rot.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_145 for ONNX node: Conv_145
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: rot_4_28 for ONNX tensor: rot_4
[03/18/2024-15:12:40] [V] [TRT] Conv_145 [Conv] outputs: [rot_4 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_146 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_923
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_924
[03/18/2024-15:12:40] [V] [TRT] Conv_146 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_923 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_924 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_146 for ONNX node: Conv_146
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.516 for ONNX tensor: input.516
[03/18/2024-15:12:40] [V] [TRT] Conv_146 [Conv] outputs: [input.516 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_147 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.516
[03/18/2024-15:12:40] [V] [TRT] Relu_147 [Relu] inputs: [input.516 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_147 for ONNX node: Relu_147
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.520 for ONNX tensor: input.520
[03/18/2024-15:12:40] [V] [TRT] Relu_147 [Relu] outputs: [input.520 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_148 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.520
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_148 [Conv] inputs: [input.520 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.4.vel.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.4.vel.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_148 for ONNX node: Conv_148
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: vel_4_29 for ONNX tensor: vel_4
[03/18/2024-15:12:40] [V] [TRT] Conv_148 [Conv] outputs: [vel_4 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_149 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_926
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_927
[03/18/2024-15:12:40] [V] [TRT] Conv_149 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_926 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_927 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_149 for ONNX node: Conv_149
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.528 for ONNX tensor: input.528
[03/18/2024-15:12:40] [V] [TRT] Conv_149 [Conv] outputs: [input.528 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_150 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.528
[03/18/2024-15:12:40] [V] [TRT] Relu_150 [Relu] inputs: [input.528 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_150 for ONNX node: Relu_150
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.532 for ONNX tensor: input.532
[03/18/2024-15:12:40] [V] [TRT] Relu_150 [Relu] outputs: [input.532 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_151 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.532
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.4.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_151 [Conv] inputs: [input.532 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.4.hm.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.4.hm.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_151 for ONNX node: Conv_151
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: hm_4_30 for ONNX tensor: hm_4
[03/18/2024-15:12:40] [V] [TRT] Conv_151 [Conv] outputs: [hm_4 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_152 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_929
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_930
[03/18/2024-15:12:40] [V] [TRT] Conv_152 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_929 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_930 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_152 for ONNX node: Conv_152
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.540 for ONNX tensor: input.540
[03/18/2024-15:12:40] [V] [TRT] Conv_152 [Conv] outputs: [input.540 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_153 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.540
[03/18/2024-15:12:40] [V] [TRT] Relu_153 [Relu] inputs: [input.540 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_153 for ONNX node: Relu_153
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.544 for ONNX tensor: input.544
[03/18/2024-15:12:40] [V] [TRT] Relu_153 [Relu] outputs: [input.544 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_154 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.544
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.reg.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.reg.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_154 [Conv] inputs: [input.544 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.5.reg.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.5.reg.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_154 for ONNX node: Conv_154
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: reg_5_31 for ONNX tensor: reg_5
[03/18/2024-15:12:40] [V] [TRT] Conv_154 [Conv] outputs: [reg_5 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_155 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_932
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_933
[03/18/2024-15:12:40] [V] [TRT] Conv_155 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_932 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_933 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_155 for ONNX node: Conv_155
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.552 for ONNX tensor: input.552
[03/18/2024-15:12:40] [V] [TRT] Conv_155 [Conv] outputs: [input.552 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_156 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.552
[03/18/2024-15:12:40] [V] [TRT] Relu_156 [Relu] inputs: [input.552 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_156 for ONNX node: Relu_156
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.556 for ONNX tensor: input.556
[03/18/2024-15:12:40] [V] [TRT] Relu_156 [Relu] outputs: [input.556 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_157 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.556
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.height.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.height.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_157 [Conv] inputs: [input.556 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.5.height.3.weight -> (1, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.5.height.3.bias -> (1)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_157 for ONNX node: Conv_157
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 1
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 1, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: height_5_32 for ONNX tensor: height_5
[03/18/2024-15:12:40] [V] [TRT] Conv_157 [Conv] outputs: [height_5 -> (1, 1, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_158 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_935
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_936
[03/18/2024-15:12:40] [V] [TRT] Conv_158 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_935 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_936 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_158 for ONNX node: Conv_158
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.564 for ONNX tensor: input.564
[03/18/2024-15:12:40] [V] [TRT] Conv_158 [Conv] outputs: [input.564 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_159 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.564
[03/18/2024-15:12:40] [V] [TRT] Relu_159 [Relu] inputs: [input.564 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_159 for ONNX node: Relu_159
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.568 for ONNX tensor: input.568
[03/18/2024-15:12:40] [V] [TRT] Relu_159 [Relu] outputs: [input.568 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_160 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.568
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.dim.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.dim.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_160 [Conv] inputs: [input.568 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.5.dim.3.weight -> (3, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.5.dim.3.bias -> (3)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_160 for ONNX node: Conv_160
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 3
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 3, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: dim_5_33 for ONNX tensor: dim_5
[03/18/2024-15:12:40] [V] [TRT] Conv_160 [Conv] outputs: [dim_5 -> (1, 3, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_161 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_938
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_939
[03/18/2024-15:12:40] [V] [TRT] Conv_161 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_938 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_939 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_161 for ONNX node: Conv_161
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.576 for ONNX tensor: input.576
[03/18/2024-15:12:40] [V] [TRT] Conv_161 [Conv] outputs: [input.576 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_162 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.576
[03/18/2024-15:12:40] [V] [TRT] Relu_162 [Relu] inputs: [input.576 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_162 for ONNX node: Relu_162
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.580 for ONNX tensor: input.580
[03/18/2024-15:12:40] [V] [TRT] Relu_162 [Relu] outputs: [input.580 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_163 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.580
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.rot.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.rot.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_163 [Conv] inputs: [input.580 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.5.rot.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.5.rot.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_163 for ONNX node: Conv_163
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: rot_5_34 for ONNX tensor: rot_5
[03/18/2024-15:12:40] [V] [TRT] Conv_163 [Conv] outputs: [rot_5 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_164 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_941
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_942
[03/18/2024-15:12:40] [V] [TRT] Conv_164 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_941 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_942 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_164 for ONNX node: Conv_164
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.588 for ONNX tensor: input.588
[03/18/2024-15:12:40] [V] [TRT] Conv_164 [Conv] outputs: [input.588 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_165 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.588
[03/18/2024-15:12:40] [V] [TRT] Relu_165 [Relu] inputs: [input.588 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_165 for ONNX node: Relu_165
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.592 for ONNX tensor: input.592
[03/18/2024-15:12:40] [V] [TRT] Relu_165 [Relu] outputs: [input.592 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_166 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.592
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.vel.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.vel.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_166 [Conv] inputs: [input.592 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.5.vel.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.5.vel.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_166 for ONNX node: Conv_166
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: vel_5_35 for ONNX tensor: vel_5
[03/18/2024-15:12:40] [V] [TRT] Conv_166 [Conv] outputs: [vel_5 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_167 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_651
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_944
[03/18/2024-15:12:40] [V] [TRT] Searching for input: onnx::Conv_945
[03/18/2024-15:12:40] [V] [TRT] Conv_167 [Conv] inputs: [onnx::Conv_651 -> (1, 64, 180, 180)[FLOAT]], [onnx::Conv_944 -> (64, 64, 3, 3)[FLOAT]], [onnx::Conv_945 -> (64)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_167 for ONNX node: Conv_167
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 64
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.600 for ONNX tensor: input.600
[03/18/2024-15:12:40] [V] [TRT] Conv_167 [Conv] outputs: [input.600 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Relu_168 [Relu]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.600
[03/18/2024-15:12:40] [V] [TRT] Relu_168 [Relu] inputs: [input.600 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Relu_168 for ONNX node: Relu_168
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: input.604 for ONNX tensor: input.604
[03/18/2024-15:12:40] [V] [TRT] Relu_168 [Relu] outputs: [input.604 -> (1, 64, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Parsing node: Conv_169 [Conv]
[03/18/2024-15:12:40] [V] [TRT] Searching for input: input.604
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.hm.3.weight
[03/18/2024-15:12:40] [V] [TRT] Searching for input: model.bbox_head.tasks.5.hm.3.bias
[03/18/2024-15:12:40] [V] [TRT] Conv_169 [Conv] inputs: [input.604 -> (1, 64, 180, 180)[FLOAT]], [model.bbox_head.tasks.5.hm.3.weight -> (2, 64, 3, 3)[FLOAT]], [model.bbox_head.tasks.5.hm.3.bias -> (2)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Convolution input dimensions: (1, 64, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering layer: Conv_169 for ONNX node: Conv_169
[03/18/2024-15:12:40] [V] [TRT] Using kernel: (3, 3), strides: (1, 1), prepadding: (1, 1), postpadding: (1, 1), dilations: (1, 1), numOutputs: 2
[03/18/2024-15:12:40] [V] [TRT] Convolution output dimensions: (1, 2, 180, 180)
[03/18/2024-15:12:40] [V] [TRT] Registering tensor: hm_5_36 for ONNX tensor: hm_5
[03/18/2024-15:12:40] [V] [TRT] Conv_169 [Conv] outputs: [hm_5 -> (1, 2, 180, 180)[FLOAT]], 
[03/18/2024-15:12:40] [V] [TRT] Marking reg_0_1 as output: reg_0
[03/18/2024-15:12:40] [V] [TRT] Marking height_0_2 as output: height_0
[03/18/2024-15:12:40] [V] [TRT] Marking dim_0_3 as output: dim_0
[03/18/2024-15:12:40] [V] [TRT] Marking rot_0_4 as output: rot_0
[03/18/2024-15:12:40] [V] [TRT] Marking vel_0_5 as output: vel_0
[03/18/2024-15:12:40] [V] [TRT] Marking hm_0_6 as output: hm_0
[03/18/2024-15:12:40] [V] [TRT] Marking reg_1_7 as output: reg_1
[03/18/2024-15:12:40] [V] [TRT] Marking height_1_8 as output: height_1
[03/18/2024-15:12:40] [V] [TRT] Marking dim_1_9 as output: dim_1
[03/18/2024-15:12:40] [V] [TRT] Marking rot_1_10 as output: rot_1
[03/18/2024-15:12:40] [V] [TRT] Marking vel_1_11 as output: vel_1
[03/18/2024-15:12:40] [V] [TRT] Marking hm_1_12 as output: hm_1
[03/18/2024-15:12:40] [V] [TRT] Marking reg_2_13 as output: reg_2
[03/18/2024-15:12:40] [V] [TRT] Marking height_2_14 as output: height_2
[03/18/2024-15:12:40] [V] [TRT] Marking dim_2_15 as output: dim_2
[03/18/2024-15:12:40] [V] [TRT] Marking rot_2_16 as output: rot_2
[03/18/2024-15:12:40] [V] [TRT] Marking vel_2_17 as output: vel_2
[03/18/2024-15:12:40] [V] [TRT] Marking hm_2_18 as output: hm_2
[03/18/2024-15:12:40] [V] [TRT] Marking reg_3_19 as output: reg_3
[03/18/2024-15:12:40] [V] [TRT] Marking height_3_20 as output: height_3
[03/18/2024-15:12:40] [V] [TRT] Marking dim_3_21 as output: dim_3
[03/18/2024-15:12:40] [V] [TRT] Marking rot_3_22 as output: rot_3
[03/18/2024-15:12:40] [V] [TRT] Marking vel_3_23 as output: vel_3
[03/18/2024-15:12:40] [V] [TRT] Marking hm_3_24 as output: hm_3
[03/18/2024-15:12:40] [V] [TRT] Marking reg_4_25 as output: reg_4
[03/18/2024-15:12:40] [V] [TRT] Marking height_4_26 as output: height_4
[03/18/2024-15:12:40] [V] [TRT] Marking dim_4_27 as output: dim_4
[03/18/2024-15:12:40] [V] [TRT] Marking rot_4_28 as output: rot_4
[03/18/2024-15:12:40] [V] [TRT] Marking vel_4_29 as output: vel_4
[03/18/2024-15:12:40] [V] [TRT] Marking hm_4_30 as output: hm_4
[03/18/2024-15:12:40] [V] [TRT] Marking reg_5_31 as output: reg_5
[03/18/2024-15:12:40] [V] [TRT] Marking height_5_32 as output: height_5
[03/18/2024-15:12:40] [V] [TRT] Marking dim_5_33 as output: dim_5
[03/18/2024-15:12:40] [V] [TRT] Marking rot_5_34 as output: rot_5
[03/18/2024-15:12:40] [V] [TRT] Marking vel_5_35 as output: vel_5
[03/18/2024-15:12:40] [V] [TRT] Marking hm_5_36 as output: hm_5
[03/18/2024-15:12:40] [I] Finish parsing network model
[03/18/2024-15:12:40] [V] [TRT] Original: 140 layers
[03/18/2024-15:12:40] [V] [TRT] After dead-layer removal: 140 layers
[03/18/2024-15:12:40] [V] [TRT] Applying generic optimizations to the graph for inference.
[03/18/2024-15:12:40] [V] [TRT] After Myelin optimization: 140 layers
[03/18/2024-15:12:40] [V] [TRT] Applying ScaleNodes fusions.
[03/18/2024-15:12:40] [V] [TRT] After scale fusion: 140 layers
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_15
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_15 with Relu_16
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_17
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_17 with Relu_18
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_19
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_19 with Relu_20
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_21
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_21 with Relu_22
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_23
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_23 with Relu_24
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_25
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_25 with Relu_26
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_27
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_27 with Relu_28
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_44
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_44 with Relu_45
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_46
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_46 with Relu_47
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_48
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_48 with Relu_49
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_50
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_50 with Relu_51
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_52
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_52 with Relu_53
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_54
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_54 with Relu_55
[03/18/2024-15:12:40] [V] [TRT] Running: DeconvScaleFusion on ConvTranspose_56
[03/18/2024-15:12:40] [V] [TRT] DeconvScaleFusion: Fusing ConvTranspose_56 with BatchNormalization_57
[03/18/2024-15:12:40] [V] [TRT] Running: DeconvReluClipReluFusion on ConvTranspose_56 + BatchNormalization_57
[03/18/2024-15:12:40] [V] [TRT] DeconvReluClipReluFusion: Fusing ConvTranspose_56 + BatchNormalization_57 with Relu_58
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_60
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_60 with Relu_61
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_62
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_62 with Relu_63
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_65
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_65 with Relu_66
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_68
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_68 with Relu_69
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_71
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_71 with Relu_72
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_74
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_74 with Relu_75
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_77
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_77 with Relu_78
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_80
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_80 with Relu_81
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_83
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_83 with Relu_84
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_86
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_86 with Relu_87
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_89
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_89 with Relu_90
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_92
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_92 with Relu_93
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_95
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_95 with Relu_96
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_98
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_98 with Relu_99
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_101
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_101 with Relu_102
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_104
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_104 with Relu_105
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_107
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_107 with Relu_108
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_110
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_110 with Relu_111
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_113
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_113 with Relu_114
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_116
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_116 with Relu_117
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_119
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_119 with Relu_120
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_122
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_122 with Relu_123
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_125
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_125 with Relu_126
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_128
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_128 with Relu_129
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_131
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_131 with Relu_132
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_134
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_134 with Relu_135
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_137
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_137 with Relu_138
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_140
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_140 with Relu_141
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_143
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_143 with Relu_144
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_146
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_146 with Relu_147
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_149
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_149 with Relu_150
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_152
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_152 with Relu_153
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_155
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_155 with Relu_156
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_158
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_158 with Relu_159
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_161
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_161 with Relu_162
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_164
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_164 with Relu_165
[03/18/2024-15:12:40] [V] [TRT] Running: ConvReluFusion on Conv_167
[03/18/2024-15:12:40] [V] [TRT] ConvReluFusion: Fusing Conv_167 with Relu_168
[03/18/2024-15:12:40] [V] [TRT] After dupe layer removal: 88 layers
[03/18/2024-15:12:40] [V] [TRT] After final dead-layer removal: 88 layers
[03/18/2024-15:12:40] [V] [TRT] After tensor merging: 88 layers
[03/18/2024-15:12:40] [V] [TRT] After vertical fusions: 88 layers
[03/18/2024-15:12:40] [V] [TRT] After dupe layer removal: 88 layers
[03/18/2024-15:12:40] [V] [TRT] After final dead-layer removal: 88 layers
[03/18/2024-15:12:40] [V] [TRT] Merging layers: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84
[03/18/2024-15:12:40] [V] [TRT] Merging layers: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108
[03/18/2024-15:12:40] [V] [TRT] Merging layers: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132
[03/18/2024-15:12:40] [V] [TRT] Merging layers: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156
[03/18/2024-15:12:40] [V] [TRT] Merging layers: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168
[03/18/2024-15:12:40] [V] [TRT] After tensor merging: 57 layers
[03/18/2024-15:12:40] [V] [TRT] After slice removal: 57 layers
[03/18/2024-15:12:40] [V] [TRT] Eliminating concatenation Concat_59
[03/18/2024-15:12:40] [V] [TRT] Retargeting onnx::Concat_602 to input.164
[03/18/2024-15:12:40] [V] [TRT] Retargeting onnx::Concat_647 to input.164
[03/18/2024-15:12:40] [V] [TRT] After concat removal: 56 layers
[03/18/2024-15:12:40] [V] [TRT] Trying to split Reshape and strided tensor
[03/18/2024-15:12:40] [V] [TRT] Graph construction and optimization completed in 0.100665 seconds.
[03/18/2024-15:12:40] [V] [TRT] Trying to load shared library libcublas.so.11
[03/18/2024-15:12:40] [V] [TRT] Loaded shared library libcublas.so.11
[03/18/2024-15:12:41] [V] [TRT] Using cublas as plugin tactic source
[03/18/2024-15:12:41] [V] [TRT] Trying to load shared library libcublasLt.so.11
[03/18/2024-15:12:41] [V] [TRT] Loaded shared library libcublasLt.so.11
[03/18/2024-15:12:41] [V] [TRT] Using cublasLt as core library tactic source
[03/18/2024-15:12:41] [I] [TRT] [MemUsageChange] Init cuBLAS/cuBLASLt: CPU +941, GPU +202, now: CPU 1598, GPU 1014 (MiB)
[03/18/2024-15:12:41] [V] [TRT] Trying to load shared library libcudnn.so.8
[03/18/2024-15:12:41] [V] [TRT] Loaded shared library libcudnn.so.8
[03/18/2024-15:12:41] [V] [TRT] Using cuDNN as plugin tactic source
[03/18/2024-15:12:41] [V] [TRT] Using cuDNN as core library tactic source
[03/18/2024-15:12:41] [I] [TRT] [MemUsageChange] Init cuDNN: CPU +579, GPU +192, now: CPU 2177, GPU 1206 (MiB)
[03/18/2024-15:12:41] [W] [TRT] TensorRT was linked against cuDNN 8.6.0 but loaded cuDNN 8.2.1
[03/18/2024-15:12:41] [I] [TRT] Local timing cache in use. Profiling results in this builder pass will not be stored.
[03/18/2024-15:12:41] [V] [TRT] Constructing optimization profile number 0 [1/1].
[03/18/2024-15:12:41] [V] [TRT] Reserving memory for host IO tensors. Host: 0 bytes
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.187831
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.204192
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.255854
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.187831
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.338944
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.19061
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.339383
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.19061
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.446025
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.19339
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.351671
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.19339
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.215333
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.135022
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.157257
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.135022
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.340722
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.43125
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.340846
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.340722
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.387365
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129097
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.167799
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129097
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.176274
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129973
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.176421
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129973
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.186222
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.136695
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.187099
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.136695
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0959771
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0964023
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.136923
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0959771
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.118126
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.108325
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0974994
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0974994
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.184759
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.184174
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.183625
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.102546
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.648485
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.130853
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.540087
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.130853
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.13707
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.132169
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.131015
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.131015
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.483621
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0971337
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.555008
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0971337
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.509952
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.1024
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.509952
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.1024
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.12288
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0968411
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.121856
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0968411
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.121929
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.096768
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.121945
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.096768
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.627712
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.131218
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.539209
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.131218
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.136923
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.133632
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.130853
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.130853
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.484206
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0971474
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.558624
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0971474
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.510245
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.101376
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.510683
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.101376
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.141883
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0972206
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.14197
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0972206
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.142336
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0966949
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.144823
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0966949
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.100645
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0982309
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.130414
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0982309
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.165157
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0974994
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.166034
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0974994
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.169838
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.104814
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.168238
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.104814
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.107813
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0669501
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.077824
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0669501
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.158427
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.216357
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.157696
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.157696
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.155794
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0663162
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0857966
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0663162
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.115931
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0994743
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.134656
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0970606
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.134217
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0970606
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.143506
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.104382
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.14352
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.104382
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.10101
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.244297
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0699261
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0699261
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.136777
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0718994
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13685
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0718994
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.136777
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0719954
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0814811
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0719954
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.488594
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.104594
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.550619
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.104594
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.125209
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.09728
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.123831
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.09728
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.143214
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0985189
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.14336
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0985189
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.416622
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.213285
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.416768
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.213285
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.449536
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.446757
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.129177
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0690804
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.129243
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0690804
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.489033
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0979383
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0954514
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0954514
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.125367
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0985966
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.125221
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0985966
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.144969
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0969874
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.150089
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0969874
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.511707
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.213138
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0662674
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0662674
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.446432
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0958171
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0683154
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0683154
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.12 -> <out>) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.128585
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0655848
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.128585
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0655848
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.167936
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.132331
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.168229
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.132331
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.176567
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129609
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.177445
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129609
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0957531
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.096256
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.126098
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0957531
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.109575
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.101522
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0964023
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0964023
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.169399
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0960343
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.169138
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0960343
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.17013
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0970766
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0974263
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0970766
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.174665
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0961097
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.174505
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0961097
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.716654
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.131438
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.541111
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.131438
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.130779
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.134071
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.131438
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.130779
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.483767
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0970606
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.482158
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0970606
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.655945
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.100133
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.507465
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.100133
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.119881
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.102345
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.120693
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.102345
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.120905
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0965486
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.120747
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0965486
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.120759
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0974263
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.118638
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0974263
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.535698
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.130487
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.729819
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.130487
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.130487
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129975
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.130267
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129975
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.550034
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0980114
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.482743
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0980114
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.510683
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0997669
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.643803
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0997669
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.138313
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0966194
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.144823
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0966194
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.144677
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.10051
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.144677
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.10051
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.144823
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0969143
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.144677
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0969143
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0955246
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0974903
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.126302
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0955246
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.161646
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0986697
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.162085
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0986697
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.167643
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0972091
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.167465
[03/18/2024-15:12:41] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0972091
[03/18/2024-15:12:41] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:41] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:41] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.106862
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.067389
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0773851
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.067389
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.154478
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.21109
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.154624
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.154478
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.154624
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0660236
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0856503
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0660236
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.155063
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.066653
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.157111
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.066653
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.116663
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0986697
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0961028
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0961028
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.140046
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0989623
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.136777
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0989623
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.147017
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.09728
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.14731
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.09728
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.104448
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.252635
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0693882
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0693882
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.135088
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0724114
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.138094
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0724114
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.13824
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0728503
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0817737
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0728503
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.137947
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0726423
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.138094
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0726423
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.500151
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0992389
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.489911
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0992389
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.128293
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0974903
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.128222
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0974903
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.150821
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0987429
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.150821
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0987429
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.418085
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.224736
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.417646
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.224736
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.556617
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.102693
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.447488
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.102693
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.137874
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.066557
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.137874
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.066557
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.137801
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0660754
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.13568
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0660754
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.617723
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.101742
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0958263
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0958263
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.125074
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0970606
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.123392
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0970606
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.144823
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0985966
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.144677
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0985966
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.416914
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.211529
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0667063
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0667063
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.54272
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.100352
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0663238
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0663238
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.131145
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0657889
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.130999
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0657889
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> input.72) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.129609
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0660236
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.128
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0660236
[03/18/2024-15:12:42] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.173641
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0964023
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.173787
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0964023
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.116736
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0974994
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.120834
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0974994
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.141751
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0966217
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.14219
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0966217
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.159598
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0668891
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.160329
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0668891
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.142043
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0746057
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.14205
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0746057
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.13859
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0668038
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.138679
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0668038
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(259200,1:16,1440,8) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.14336
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.068413
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.147895
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.068413
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.598432
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.099328
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.489765
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.099328
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.133925
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.103803
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.132096
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.103803
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.155648
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0976457
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.155794
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0976457
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.420425
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.227767
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.419401
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.227767
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.449097
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.10496
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.448206
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.10496
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.140727
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0682667
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.150382
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0682667
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.72 -> <out>) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.150235
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0688884
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.150382
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0688884
[03/18/2024-15:12:42] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.477915
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.259657
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.396987
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.259657
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.405065
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.374053
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.478647
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.374053
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.189294
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.239323
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.187392
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.187392
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.246199
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191634
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.281893
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191634
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.400384
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.186807
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.3432
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.186807
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.412233
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.387657
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.388238
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187817
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.386487
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187817
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.42074
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.253952
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.39382
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.253952
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.259657
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.369225
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.328558
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.259657
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.13036
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189147
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.17936
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189147
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.4162
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.200704
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.34889
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.200704
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.23552
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187977
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.233618
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187977
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.233472
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.197047
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.233472
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.197047
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.233618
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187685
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.233472
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187685
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.4734
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.257463
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.41942
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.257463
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.259072
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.253806
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.257755
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.253806
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.16971
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.19061
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.20409
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.19061
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.25558
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.193243
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.29961
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.193243
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.379611
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189294
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.277358
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189294
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.277358
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187538
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.332069
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187538
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.452901
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189294
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.285842
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189294
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.188416
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.221495
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.187977
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.187977
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.41077
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192219
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.338798
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192219
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.34917
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190171
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.479525
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190171
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.214309
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129317
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.214162
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129317
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.347429
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.520046
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.346551
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.346551
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.346405
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.128379
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.350793
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.128379
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.355621
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.128279
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.356498
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.128279
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.254245
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.198217
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.255561
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.198217
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.291726
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191634
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.291547
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191634
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.445879
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.20011
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.327387
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.20011
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.239909
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.587045
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.371273
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.239909
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.30837
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.157527
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.301202
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.157527
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.299886
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.1536
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.166587
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.1536
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.372882
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.153454
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.299739
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.153454
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.16986
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.206702
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.32726
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.206702
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.304567
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190171
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.256293
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190171
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.302665
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191195
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.399506
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191195
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.02079
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.434322
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.99022
[03/18/2024-15:12:42] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.434322
[03/18/2024-15:12:42] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:42] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.20774
[03/18/2024-15:12:42] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.19339
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.04171
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.19339
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.258633
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.130487
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.260087
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.130487
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.260096
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.126903
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.260096
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.126903
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.26041
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.208311
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.20699
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.208311
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.243008
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189879
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.242981
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189879
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.284379
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.197047
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.284233
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.197047
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.95964
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.428357
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.07726
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.428357
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.14616
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191342
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.128366
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.128366
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.363959
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.127634
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.261266
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.127634
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.257463
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.12645
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.418094
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.12645
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.18627
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.212553
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.13855
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.212553
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.243986
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190025
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.244005
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190025
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.406674
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192805
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.284379
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192805
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.93156
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.449975
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.09452
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.449975
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.07565
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.204361
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.97705
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.204361
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.392046
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129024
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.275145
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129024
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.275017
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.128658
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.367031
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.128658
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.254391
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.253499
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.250021
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.250021
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.47221
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.467067
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.392631
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.392631
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.400238
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.337335
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.533797
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.337335
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.190171
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.230231
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.187685
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.187685
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.32389
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.22411
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.198363
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.198363
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.411794
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187977
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.412997
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187977
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.409161
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190025
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.195877
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190025
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.410917
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187831
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.491067
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187831
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.25777
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.257317
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.31775
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.257317
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.255854
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.254066
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.420571
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.254066
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.262583
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.255707
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.260535
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.255707
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.96462
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.188123
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.93098
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.188123
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.17
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.196315
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.05239
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.196315
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.238007
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.188677
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.236837
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.188677
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.23669
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187392
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.333678
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187392
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.302962
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.188855
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.23669
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.188855
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.29157
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.338674
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.05444
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.338674
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.269751
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.256754
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.257902
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.256754
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.279991
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.253952
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.28453
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.253952
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.86105
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189586
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.1384
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189586
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.12992
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.195145
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.19268
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.195145
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.277358
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187493
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.276626
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187493
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.275895
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189147
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.276041
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189147
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.276041
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.186953
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.375813
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.186953
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.191049
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.22485
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.188105
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.188105
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.432859
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.194853
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.474843
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.194853
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.351232
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190464
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.350208
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190464
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.127271
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.167173
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.12939
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.127271
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.215333
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.132315
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.156379
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.132315
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.337042
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.423351
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.337481
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.337042
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.33675
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.128073
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.171008
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.128073
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.428325
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.128878
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.338944
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.128878
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.242688
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192951
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.25717
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192951
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.29301
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192951
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.292425
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192951
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.324462
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191927
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.324462
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191927
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.233179
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.570514
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.233326
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.233179
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.134437
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.235808
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.128523
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.128523
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.308224
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.157403
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.368347
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.157403
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.308224
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.157696
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.16896
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.157696
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.305577
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.155648
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.304713
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.155648
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.2051
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191195
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.17116
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191195
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.271945
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190757
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.271945
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190757
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.486519
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192658
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.316416
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192658
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.959049
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.57344
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.954514
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.57344
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.21285
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.20683
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.2623
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.20683
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.284087
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129902
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.355598
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129902
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.282455
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.134363
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.282478
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.134363
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.282478
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129536
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.278089
[03/18/2024-15:12:43] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129536
[03/18/2024-15:12:43] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:43] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.18608
[03/18/2024-15:12:43] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190464
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.22309
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190464
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.255269
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190025
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.255122
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190025
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.30091
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192786
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.296393
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192786
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.949691
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.547986
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.956416
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.547986
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.25001
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.208014
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.12917
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.12917
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.279552
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129248
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.279698
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129248
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.279552
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.12939
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.365568
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.12939
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.352256
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129829
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.279662
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129829
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.07008
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192366
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.07652
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192366
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.248978
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189879
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.270629
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189879
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.320073
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190587
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.395557
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190587
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.16122
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.44939
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.10972
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.44939
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.0108
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.209627
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.18345
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.209627
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.280137
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129829
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.401993
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129829
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.28277
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.130048
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.344795
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.130048
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Concat_602) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.347867
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129541
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.278089
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129541
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1,23040,128) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400:2,180,1) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:4,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:8,2880,16) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:16,1440,8) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0962651
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0682621
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0957189
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0682621
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.09984
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0686568
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0965486
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0686568
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0506133
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0503832
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0705585
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0503832
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0602209
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0571429
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0515901
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0515901
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0947931
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511025
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0928183
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511025
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0926743
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0506636
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0515764
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0506636
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.109934
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0701196
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.106581
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0701196
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0671939
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0675291
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0676328
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0671939
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.10101
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0551497
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.10144
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0551497
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.106569
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0554362
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.106482
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0554362
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0638156
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0506636
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0638324
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0506636
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0632442
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0506636
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0632442
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0506636
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.109275
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0704122
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.109349
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0704122
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0674377
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0730697
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0673859
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0673859
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.100718
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0539794
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.100571
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0539794
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.10563
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0541745
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.105838
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0541745
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.073216
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0508541
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.07424
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0508541
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.07424
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.074224
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0490057
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0533562
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.066848
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0490057
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.084992
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0520777
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0836023
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0520777
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0885029
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0882103
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.05632
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0379246
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0408423
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0379246
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0836754
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.110811
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.08192
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.08192
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0818469
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0362057
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0462686
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0362057
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0603611
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0594408
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0504244
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0504244
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0710461
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513021
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.070656
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513021
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0754834
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0520777
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0754834
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0520777
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0540678
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.159305
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0380423
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0380423
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0693989
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0392777
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0695345
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0392777
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0694888
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0380709
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0425623
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0380709
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0857966
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0549562
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0856709
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0549562
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0623665
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0515246
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0623177
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0515246
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0724114
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0509592
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0725577
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0509592
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.079856
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.139995
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0797257
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0797257
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0883566
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513813
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0883566
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513813
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0677303
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0357589
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0676404
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0357589
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0863817
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0555398
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0496808
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0496808
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0630004
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0627566
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0729966
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511939
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0784823
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511939
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.084992
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.148334
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0363451
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0363451
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0940617
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0555398
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0354889
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0354889
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.96 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.072704
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0365383
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.072704
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0365383
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,8100,90,1) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.102267
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051005
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0991086
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051005
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,23040,256) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0654278
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0654872
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,5760,64) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0764457
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0765074
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,8100,90,1) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0808229
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0373394
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0806034
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0373394
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,8100:2,90,1) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0689981
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0379703
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0689493
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0379703
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,5760,64) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0666149
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0355465
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0685211
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0355465
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,2880,32) -> Half(129600,1:16,1440,16) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0690011
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.037632
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0690469
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.037632
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0877806
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0562286
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0878446
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0562286
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0639284
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.06192
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0719726
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.050749
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.073376
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.050749
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0792137
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.135899
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0789943
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0789943
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0874583
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0509074
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0867451
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0509074
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0656335
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0354523
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0655985
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0354523
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(129600,1:16,1440,16) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::ConvTranspose_644 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0656335
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.035605
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0658286
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.035605
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) long-strided -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) long-strided -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:16,2880,16) -> Half(1036800,1:16,5760,32) ***************
[03/18/2024-15:12:44] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.981577
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.503515
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.04419
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.503515
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.868645
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.500443
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.14132
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.500443
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.371552
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.386926
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.660919
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.371552
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.484498
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.523703
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.561737
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.484498
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.989038
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370688
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.989038
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370688
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.26625
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.373029
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.388101
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.373029
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 5.07992
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.502345
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.95704
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.502345
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.616448
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.499419
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.666633
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.499419
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.38579
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.374199
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.56719
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.374199
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.59776
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.492837
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.7853
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.492837
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.476453
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.469431
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.476599
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.469431
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.477038
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370103
[03/18/2024-15:12:44] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.614546
[03/18/2024-15:12:44] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370103
[03/18/2024-15:12:44] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:44] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.88009
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.498834
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.96903
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.498834
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.602112
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.649801
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.513609
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.513609
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.38945
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.471479
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.74815
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.471479
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.66681
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.387401
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.82505
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.387401
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.589239
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370395
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.703488
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370395
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.586021
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370363
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.744741
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370363
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.378587
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.390144
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.657714
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.378587
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.716937
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.376832
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.796233
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.376832
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.789358
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.377417
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.03307
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.377417
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.514779
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.384146
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.414281
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.384146
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.797431
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.11528
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.790821
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.790821
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.773577
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.263022
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.36352
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.263022
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.637806
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.51317
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.385166
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.385166
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.641024
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.377417
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.763611
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.377417
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.722944
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.377271
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.861184
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.377271
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.615863
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.54726
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.316416
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.316416
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.769902
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.331776
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.741669
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.331776
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.717531
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.320219
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.338798
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.320219
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.47342
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.405632
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.51771
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.405632
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.503808
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.374345
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.485376
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.374345
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.572855
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.457691
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.676864
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.457691
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.76408
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.85899
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.98541
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.85899
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.1453
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.371419
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.48223
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.371419
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.689006
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.250002
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.654336
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.250002
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.31353
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.410331
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.370981
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.370981
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.485102
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.505125
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.478354
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.478354
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.562176
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.37376
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.585143
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.37376
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.24346
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.837339
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.255854
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.255854
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.29334
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.379026
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.253952
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.253952
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.524293
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.353577
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.524288
[03/18/2024-15:12:45] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.353577
[03/18/2024-15:12:45] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:45] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.30197
[03/18/2024-15:12:45] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.480256
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.0531
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.480256
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.596265
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.375346
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.634587
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.375346
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.672768
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.42613
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.605038
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.42613
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.85346
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.853138
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.92371
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.853138
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.49916
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.381074
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.34235
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.381074
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.527067
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.251611
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.527214
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.251611
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:16,5760,32) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.164 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.527067
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.385042
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.555442
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.385042
[03/18/2024-15:12:46] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0770994
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.068224
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0771657
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.068224
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0785554
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0738583
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0787131
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0738583
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0510537
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.052029
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.074752
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0510537
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0647558
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0600747
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0502735
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0502735
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0724137
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513097
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0693928
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513097
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0693882
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0508099
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0514438
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0508099
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.259365
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0698758
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.247973
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0698758
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0670507
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0678278
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0668983
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0668983
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.218112
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513813
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.213285
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513813
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.227474
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0532343
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.227022
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0532343
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0599771
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505036
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0598796
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0505036
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0596846
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0595459
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.251598
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0682179
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.245906
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0682179
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.066755
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0683093
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0665112
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0665112
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.213408
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0509562
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.213577
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0509562
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.228338
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0548571
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.229961
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0548571
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0702171
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0704168
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0700221
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0700709
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0496884
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0508099
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0660236
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0496884
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0710949
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0710598
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0737417
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0519802
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0732891
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0519802
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0559787
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.036352
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.041176
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.036352
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0648396
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.110885
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0650042
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0648396
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0648533
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0358434
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0451989
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0358434
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0598796
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0525653
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0496396
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0496396
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0693029
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0520411
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.068803
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0520411
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0762149
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513036
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.076208
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513036
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0555886
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.121344
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0372297
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0372297
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0690971
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0382903
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0689493
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0382903
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.068803
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.038328
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0421303
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.038328
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.246784
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0523703
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.247067
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0523703
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0647558
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511421
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0647131
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511421
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0757029
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051005
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0757029
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051005
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.22016
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.11336
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.214455
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.11336
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.227913
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0541745
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.228206
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0541745
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.069632
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0365349
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0696808
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0365349
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.246053
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0519314
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0493958
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0493958
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0638339
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510095
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0640244
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510095
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0744594
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0745326
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.213271
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.112709
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0350272
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0350272
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.227913
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0516008
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0348453
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0348453
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> onnx::Conv_651) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.066365
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0353682
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0670888
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0353682
[03/18/2024-15:12:46] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0746057
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0674377
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0764343
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0674377
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0759223
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0681691
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0756297
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0681691
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0504823
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0492983
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0675352
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0492983
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0581303
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0556861
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.050016
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.050016
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.067779
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505661
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0696442
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0505661
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.067779
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505173
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0528549
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0505173
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.248832
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0695451
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.246345
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0695451
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0669989
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0676328
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0670476
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0669989
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.219867
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0515901
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.21387
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0515901
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.227621
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0554316
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.226743
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0554316
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.060963
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0532968
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0610011
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0532968
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0609067
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0608594
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.247369
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0685105
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.259218
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0685105
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0671451
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0682179
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0668526
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0668526
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.213728
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051107
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.213138
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051107
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.23435
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0527604
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.22923
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0527604
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0689493
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0690469
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0690469
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513036
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0706606
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513036
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0496884
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0500297
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.063616
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0496884
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0700221
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510049
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0703147
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510049
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0718994
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0518339
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0712899
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0518339
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0533943
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0371211
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0396754
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0371211
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.063488
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.10744
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0635855
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.063488
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0635855
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0358034
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0450834
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0358034
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0605623
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0528579
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0494933
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0494933
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0679665
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0541318
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0680716
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0541318
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0751909
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0519314
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0750446
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0519314
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0547596
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.12427
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0377051
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0377051
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0724731
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0400457
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0729234
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0400457
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0724846
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0402263
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0428206
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0402263
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.245029
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.256146
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0650971
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0523261
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0652922
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0523261
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0759954
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051005
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0762149
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051005
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.220014
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.107227
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.212558
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.107227
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.227913
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0534918
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.227657
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0534918
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0663055
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0366377
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0663162
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0366377
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.246638
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0516373
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0492983
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0492983
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0616351
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507109
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0615375
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507109
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.07168
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.07168
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.212407
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.107813
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0348745
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0348745
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.227621
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511025
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0359074
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0359074
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(onnx::Conv_651 -> <out>) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0656838
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0347301
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0656823
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0347301
[03/18/2024-15:12:46] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.874496
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.505856
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.870839
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.505856
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.05253
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.655945
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.0496
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.655945
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.371273
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.404187
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.808082
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.371273
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.504539
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.566272
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.381952
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.381952
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.03848
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370834
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.02415
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370834
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.21359
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.375808
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.394971
[03/18/2024-15:12:46] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.375808
[03/18/2024-15:12:46] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:46] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003e8 Time: 5.2439
[03/18/2024-15:12:46] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.504978
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.93629
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.504978
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.597577
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.501321
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.509952
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.501321
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.54378
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.374345
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.47166
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.374345
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.69709
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.523557
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.84588
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.523557
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.485646
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370075
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.594359
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370075
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.576219
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.443246
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.593774
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.443246
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.99814
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.64
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.86195
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.64
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.513024
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.720457
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.513317
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.513024
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.57786
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370834
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.56148
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370834
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.61634
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.476453
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.53179
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.476453
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.583241
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370981
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.646875
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370981
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.657701
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.370981
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.756736
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.370981
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.488302
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.414866
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.648046
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.414866
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.817737
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.37771
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.863232
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.37771
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.814382
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.475575
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.837778
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.475575
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.496379
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.290391
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.330473
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.290391
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.873179
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.1096
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.850359
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.850359
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.774875
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.251173
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.363959
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.251173
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.542574
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.41355
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.521216
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.41355
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.624494
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.483182
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.62347
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.483182
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.694272
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.376978
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.916334
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.376978
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.612791
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 1.4965
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.31861
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.31861
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.642487
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.324023
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.642487
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.324023
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.639122
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.467529
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.338505
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.338505
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.49445
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.483621
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.46596
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.483621
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.492105
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.37493
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.490469
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.37493
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.576805
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.378587
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.576805
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.378587
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.95761
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.966949
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.87072
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.966949
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.3355
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.376686
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.30928
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.376686
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.644827
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.3672
[03/18/2024-15:12:47] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.605915
[03/18/2024-15:12:47] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.3672
[03/18/2024-15:12:47] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:47] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.11092
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.404334
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.370981
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.370981
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.485083
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.467968
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.484937
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.467968
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.668233
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.374478
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.7168
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.374478
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 3.83984
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.843337
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.25717
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.25717
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 4.23307
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.380782
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.254121
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.254121
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.571685
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.341138
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.592311
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.341138
[03/18/2024-15:12:48] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0755657
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0695832
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0784686
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0695832
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.079904
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0685592
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0805303
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0685592
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0510507
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0597333
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0505128
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0505128
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0604267
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0568076
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0605135
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0568076
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.069632
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512488
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0689493
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512488
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0669989
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510568
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.067581
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510568
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0660754
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0662187
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0659261
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0659261
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0739474
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0674743
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0746651
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0674743
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0756983
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0681204
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0753417
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0681204
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0503223
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0547535
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0502735
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0502735
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0574857
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0553935
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0575299
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0553935
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0673402
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.067232
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0671939
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0676815
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0504686
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.564955
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0697356
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.564224
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0697356
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0730697
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0687543
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0679253
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0679253
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.516096
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0519314
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.519168
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0519314
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.552229
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0532907
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.648594
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0532907
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0608061
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510415
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0596846
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510415
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0591512
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0589653
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514438
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.614107
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0685501
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.639415
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0685501
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0657798
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0671314
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0656335
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0656335
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0664625
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0669501
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0667063
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0664625
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.519022
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.615863
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.62859
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0526141
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.610889
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0526141
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0572846
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0527436
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0574415
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0527436
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0573486
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.050371
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0571429
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.050371
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.567296
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.068803
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.56469
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.068803
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0664472
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0672472
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0718126
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0664472
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.560421
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0530042
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.517984
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0530042
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.601381
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0530149
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.548754
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0530149
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0678705
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0508648
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0681585
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0508648
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0684648
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0509638
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0685608
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0509638
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.564955
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0717531
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.566126
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0717531
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0669013
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0672351
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0668526
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0668526
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0720274
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0682667
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0701684
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0682667
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.516535
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514469
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.589531
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514469
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.61045
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0541745
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.55179
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0541745
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0690956
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0506149
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0689981
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0506149
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0690469
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505585
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0690956
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0505585
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0510537
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0550034
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0495345
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0495345
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0682179
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0683642
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.069827
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.052029
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0699246
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.052029
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0529478
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0357291
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0527604
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0357291
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0633905
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.100997
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0631954
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0631954
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0650911
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.036096
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0658149
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.036096
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0491992
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.057539
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0510994
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0491992
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0709973
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0520731
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0707109
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0520731
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.072704
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512442
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.072704
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512442
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0357193
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0448023
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0371566
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0357193
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0557836
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.036352
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0558811
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.036352
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.064512
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.109568
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0644663
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0644663
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0644175
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0359463
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0644907
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0359463
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0594392
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0524678
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0621684
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0524678
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.070115
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0529554
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0698758
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0529554
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0784823
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0784091
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.057536
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.12939
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0588069
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.057536
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0744023
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0410697
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0745989
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0410697
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0744594
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0411474
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0437097
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0411474
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0648411
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.054467
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0500175
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0500175
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0711421
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0515901
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0711436
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0515901
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0799292
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0803109
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0587093
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.130633
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0381074
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0381074
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0351378
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0600762
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0369703
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0351378
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0735817
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0408137
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0735246
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0408137
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0736549
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0405943
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.044288
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0405943
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.519461
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0560168
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.583826
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0560168
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0681691
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0522728
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0680229
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0522728
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0795063
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0517379
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0754103
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0517379
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.498395
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.116009
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.466651
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.116009
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.554715
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0536792
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.49781
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0536792
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0692419
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0359531
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0690987
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0359531
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.581339
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0555032
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.520485
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0555032
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0628053
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0551269
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0629516
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0551269
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0731429
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.07168
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512975
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.462555
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.107593
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.468407
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.107593
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.503954
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510568
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.500041
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510568
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0653897
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0353719
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.06544
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0353719
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0653912
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0352549
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.064707
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0352549
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.519022
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0551497
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.613815
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0551497
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0606598
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0524587
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0607086
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0524587
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0701196
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514377
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0701684
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514377
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.519314
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.105545
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.465737
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.105545
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.503808
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0508587
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.034677
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.034677
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.063968
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0355511
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0644145
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0355511
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.51829
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0572952
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0498789
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0498789
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0601722
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0514926
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0599771
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0514926
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0686674
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510049
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0686568
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510049
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.466066
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.104155
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0344878
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0344878
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.501038
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0497874
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0347246
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0347246
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0638659
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0352046
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0638781
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0352046
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.184 -> <out>) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0638781
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0351104
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.063488
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0351104
[03/18/2024-15:12:48] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> reg_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00479756
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0107252
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00422897
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00422897
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> reg_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00380812
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0182863
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00381606
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00380812
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> reg_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00406489
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.020076
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00401257
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00401257
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> reg_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00369278
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0509074
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00280524
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00280524
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> reg_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.003632
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0509623
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00364537
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.003632
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> reg_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00370227
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0529067
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00303848
[03/18/2024-15:12:48] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00303848
[03/18/2024-15:12:48] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:48] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:48] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:48] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> height_0) (Reformat)
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00219283
[03/18/2024-15:12:48] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.00364629
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00306004
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00219283
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> height_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00225636
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0037474
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00225864
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00225636
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> height_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00306422
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0179166
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00301714
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00301714
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> height_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00270715
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0451291
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00220891
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00220891
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> height_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00268572
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.045056
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00272423
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00268572
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> height_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.002803
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0469943
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00268648
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00268648
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> dim_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00224643
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.00410802
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00433454
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.00224643
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,1,540,3) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> dim_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0037819
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0153582
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00376602
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00376602
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> dim_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00411481
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0167919
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00411011
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00411011
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(64800,32400:2,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> dim_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00396219
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0459337
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00283877
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00283877
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> dim_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00390771
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0461166
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00390425
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00390425
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> dim_0) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.00400749
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0475429
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.00281367
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.00281367
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,1,540,3) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(64800,32400:2,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,1,540,3) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(64800,32400:2,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,1,540,3) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(64800,32400:2,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(97200,1,540,3) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(64800,32400:2,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(16588800,1,92160,512) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(16588800,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,1:4,23040,128) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(518400,1:4,2880,16) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(259200,1:8,1440,8) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.331813
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.254537
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.420864
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.254537
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.324302
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.250587
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.407991
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.250587
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.189147
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189262
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.206409
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.189147
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.19456
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.209504
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.190757
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.190757
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.458606
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.385902
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.384878
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187831
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.194414
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187831
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.30181
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.257609
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.01642
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.257609
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.57126
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 4.17719
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.017
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 2.57126
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.01991
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187515
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.9908
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187515
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.13823
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.192219
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.11749
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.192219
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.239177
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187538
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.239177
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187538
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.239323
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187685
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.239616
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187685
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.20178
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.252928
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.05458
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.252928
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.382555
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.252489
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.355927
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.252489
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.08574
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189586
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.1169
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189586
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 2.03995
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.193536
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.99592
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.193536
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.276905
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.187392
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.28277
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.187392
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.283063
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189147
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.348306
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189147
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.187977
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.261266
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.187977
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.345527
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.193714
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.344795
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.193714
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.484937
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190459
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.453152
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190459
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.218697
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.133413
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.154624
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.133413
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.331643
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.50805
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.342016
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.331643
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.345819
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.128219
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.17408
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.128219
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.347282
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.195881
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.190903
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.190903
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.357961
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190345
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.283502
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190345
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.381367
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.194706
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.312027
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.194706
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.223086
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.558519
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.146578
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.146578
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.297106
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.151991
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.296814
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.151991
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.296814
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.15184
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.164133
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.15184
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.29685
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191049
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.16824
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191049
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.263159
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.396581
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.189733
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.31115
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.204654
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.309394
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.204654
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.02532
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.543451
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.955246
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.543451
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.01361
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.204763
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.14059
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.204763
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.391753
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.131291
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.354619
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.131291
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.16386
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.193102
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.18827
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.18827
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.265947
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.190171
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.265947
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.190171
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.408425
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.191927
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.380928
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.191927
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.955392
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.446487
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.131218
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.131218
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 1.14264
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.205824
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.129829
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.129829
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(<in> -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.330313
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.129463
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.353865
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.129463
[03/18/2024-15:12:49] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0774583
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0689493
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0770354
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0689493
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0771589
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0678811
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0787749
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0678811
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.050723
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0584655
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0505173
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0505173
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0610499
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0558324
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0577463
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0558324
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.067779
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513463
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0671467
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513463
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.067389
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0508587
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0674377
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0508587
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0681295
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0664747
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0658834
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0658834
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0744594
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0675398
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0744571
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0675398
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0757029
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0673402
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0759131
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0673402
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0507124
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0578804
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0513448
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0507124
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0602209
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0570895
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0603185
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0570895
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0703147
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511436
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0699733
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511436
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0691383
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507124
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0689493
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507124
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.530871
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.069632
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.578706
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.069632
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0680716
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0675352
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0690849
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0675352
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.479671
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0518339
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.475008
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0518339
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.591579
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0569051
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.509367
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0569051
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0637318
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511025
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0637257
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511025
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0634392
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0642682
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.524869
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0694857
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.587922
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0694857
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0662674
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0672427
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0663131
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0662674
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0672457
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0735977
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0677181
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0672457
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.562615
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0517851
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.473819
[03/18/2024-15:12:49] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0517851
[03/18/2024-15:12:49] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:49] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.511671
[03/18/2024-15:12:49] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0540373
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.510245
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0540373
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0620632
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0516373
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0621714
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0516373
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0621227
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505219
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0622491
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0505219
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.524873
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0735817
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.604891
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0735817
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0680716
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0670476
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0670583
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0670476
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.531177
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0518263
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.472795
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0518263
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.62069
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0537356
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.589531
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0537356
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0683642
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507124
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0683764
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507124
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0685105
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511558
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0680229
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511558
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.522679
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0684617
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.526629
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0684617
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0666636
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0676815
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0666149
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0666149
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0687543
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0669989
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0687208
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0669989
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.474551
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513874
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.534235
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513874
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.509221
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0547977
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.508622
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0547977
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0709486
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505173
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0711436
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0505173
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0710949
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0516876
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0699733
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0516876
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0496884
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0555886
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0492008
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0492008
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0687055
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0513966
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0690956
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0513966
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.070173
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0702171
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0533943
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.035912
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0533943
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.035912
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.063488
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.102967
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0663162
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.063488
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0648533
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0362057
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0647558
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0362057
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0493471
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.057149
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0500297
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0493471
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0703634
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0702171
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0723291
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0523825
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0725577
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0523825
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0340517
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0444343
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0369737
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0340517
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0552
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0360229
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0533455
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0360229
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0633905
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.106578
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0633859
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0633859
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0634392
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0367177
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0631467
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0367177
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0580754
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0522286
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0591528
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0522286
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0698758
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0524648
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0695863
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0524648
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0781166
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0516389
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0779703
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0516389
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0575299
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.126683
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0562225
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0562225
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0708023
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0393189
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0706651
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0393189
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0707535
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0400789
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0426366
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0400789
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0619764
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0529067
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0498347
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0498347
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0684648
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0684617
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051395
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0759406
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.052227
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0759223
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.052227
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0556419
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.120247
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0362057
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0362057
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0344923
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0553935
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0371566
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003e8 Time: 0.0344923
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.068413
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0381063
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0683642
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0381063
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0679771
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0378514
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0421429
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0378514
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.272969
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.338537
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0616838
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512488
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0616655
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512488
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0718263
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0519802
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0716069
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0519802
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.244882
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.107227
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.239909
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.107227
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.253536
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0511512
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.255561
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0511512
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0659749
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0353207
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0659749
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0353207
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.272238
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0516267
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.272677
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0516267
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0611825
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.051485
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0611871
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.051485
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0712411
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0510141
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0713387
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0510141
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.240055
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.106569
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.240201
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.106569
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.254976
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0504198
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.254391
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0504198
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0653928
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0359863
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0654324
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0359863
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0654248
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0351881
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.065213
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0351881
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.347013
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.334112
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0521265
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0606568
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512472
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0606126
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512472
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0704122
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.054653
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0707535
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.054653
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.238592
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.107161
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.238885
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.107161
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.254245
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0505585
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.034443
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.034443
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0650971
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0354304
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0650971
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0354304
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.271799
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0515901
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0537356
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0515901
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.060509
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0512488
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0601234
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0512488
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.069632
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0695832
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0507611
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.240069
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.105266
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0354359
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0354359
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.253074
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0489569
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0342309
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.0342309
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0635246
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0348453
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.0640305
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0348453
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Optimizer Reformat(input.568 -> <out>) (Reformat)
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003e8 Time: 0.0633463
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x00000000000003ea Time: 0.0350245
[03/18/2024-15:12:50] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.06256
[03/18/2024-15:12:50] [V] [TRT] Fastest Tactic: 0x00000000000003ea Time: 0.0350245
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(97200,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(97200,1,540,3) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(64800,32400:2,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(8294400,1,46080,256) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(8294400,32400,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(4147200,32400:2,180,1) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,1:8,5760,32) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(2073600,1:4,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(8294400,1,46080,256) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(8294400,32400,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(4147200,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,1:4,11520,64) long-strided ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(1036800,1:8,5760,32) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing reformatting costs: 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(64800,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(64800,1,360,2) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Float(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,32400:2,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:4,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning Reformat: Half(32400,1:8,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:50] [V] [TRT] *************** Autotuning format combination: Float(8294400,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CudaDepthwiseConvolution)
[03/18/2024-15:12:50] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:50] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (FusedConvActConvolution)
[03/18/2024-15:12:50] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:51] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CudnnConvolution)
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000000 Time: 4.16037
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000001 Time: 3.33063
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000002 Time: 5.63595
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000005 Time: 22.5346
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.34891
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000038 Time: 5.1968
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000039 Time: 3.01583
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x000000000000003a Time: 5.86765
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x000000000000003d Time: 22.5445
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x000000000000003e Time: 2.7209
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000070 Time: 5.11766
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000071 Time: 4.81075
[03/18/2024-15:12:51] [V] [TRT] Tactic: 0x0000000000000072 Time: 7.17619
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x0000000000000075 Time: 22.8302
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x0000000000000076 Time: 2.45336
[03/18/2024-15:12:52] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 2.34891
[03/18/2024-15:12:52] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskGemmConvolution)
[03/18/2024-15:12:52] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:52] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:52] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:52] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 3.15012
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 3.24198
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 4.23278
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 2.29917
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 3.18245
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 3.80284
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 8.10408
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 11.4177
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 3.48131
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 5.76746
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 3.85843
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 7.09913
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 5.72824
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x4727434768e46395 Time: 4.4345
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 3.8697
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 3.46463
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 5.9253
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 4.06543
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 4.22546
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:12:52] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 3.71495
[03/18/2024-15:12:52] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 7.53825
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 3.60009
[03/18/2024-15:12:53] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 2.29917
[03/18/2024-15:12:53] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:12:53] [V] [TRT] *************** Autotuning format combination: Float(8294400,1,46080,256) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:53] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:53] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:53] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 3.18496
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 3.45527
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 4.24082
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 3.50866
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 3.54465
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 3.81952
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 3.50749
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 6.35831
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 4.41359
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 5.33051
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 3.37481
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 4.34937
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 6.96496
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 7.15322
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 6.14927
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 7.65264
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 4.00706
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 3.60068
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 3.6314
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 4.33576
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 3.3912
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 3.69035
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 6.92882
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:12:53] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 3.44942
[03/18/2024-15:12:53] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 6.63771
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x634e99502974e4da Time: 3.74125
[03/18/2024-15:12:54] [V] [TRT] Fastest Tactic: 0x27b316f52c109002 Time: 3.18496
[03/18/2024-15:12:54] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x27b316f52c109002
[03/18/2024-15:12:54] [V] [TRT] *************** Autotuning format combination: Float(2073600,1:4,11520,64) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CudaDepthwiseConvolution)
[03/18/2024-15:12:54] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskGemmConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 2.09159
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 2.2528
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 2.07184
[03/18/2024-15:12:54] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 2.07184
[03/18/2024-15:12:54] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:12:54] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CudnnConvolution)
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x0000000000000000 Time: 3.76422
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x0000000000000001 Time: 4.09761
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x0000000000000002 Time: 5.32568
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x0000000000000005 Time: 22.3544
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.59657
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x0000000000000038 Time: 4.66359
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x000000000000003a Time: 5.1633
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x000000000000003d Time: 22.1547
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x000000000000003e Time: 2.90216
[03/18/2024-15:12:54] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 2.59657
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskGemmConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:12:54] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400:2,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (FusedConvActConvolution)
[03/18/2024-15:12:54] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:4,11520,64) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CudaDepthwiseConvolution)
[03/18/2024-15:12:54] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskGemmConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskFlattenConvolution)
[03/18/2024-15:12:54] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:54] [V] [TRT] --------------- Timing Runner: Conv_15 + Relu_16 (CaskConvolution)
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.62069
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.504101
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.56437
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.539648
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.525605
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.647314
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.625371
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.530139
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.772974
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.681106
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.622299
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.622299
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.556325
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.498103
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.692809
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.484352
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.582363
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.492983
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.590702
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.532919
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.761417
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.558519
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.679205
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.566126
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.638537
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.696466
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.554569
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.600064
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.722359
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.654336
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.670866
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.601527
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:12:54] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.637806
[03/18/2024-15:12:54] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.63488
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.727479
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.691639
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.691054
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.810569
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.638098
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.624055
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.809545
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.741074
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.676864
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.551936
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.831049
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.51829
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.935205
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.634455
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.578432
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.47221
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.566857
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.641902
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.513463
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.760393
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.657993
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.497225
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 1.18243
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.653637
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.640585
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.531602
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.63808
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.528823
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.521509
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.514633
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.827255
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.984503
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.564955
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 1.0458
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.537015
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.569198
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.674231
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.830171
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.911689
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.978798
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.516242
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.511854
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.631954
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.721042
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.53248
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.673499
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.887808
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.545499
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.6912
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.615424
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.703488
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.537307
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.544622
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.747538
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.741376
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.613509
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 1.0338
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.542427
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.660041
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.593481
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.637659
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.589371
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.736841
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 1.22836
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.58763
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.805742
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 1.13695
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.610889
[03/18/2024-15:12:55] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.531168
[03/18/2024-15:12:55] [V] [TRT] Fastest Tactic: 0x263a38afd75e3a43 Time: 0.47221
[03/18/2024-15:12:55] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x263a38afd75e3a43
[03/18/2024-15:12:55] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:55] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:55] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CudaDepthwiseConvolution)
[03/18/2024-15:12:55] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:55] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (FusedConvActConvolution)
[03/18/2024-15:12:55] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:55] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CudnnConvolution)
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.21901
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.57857
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.99328
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000005 Time: 11.5655
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000006 Time: 1.44879
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.29273
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000039 Time: 1.74724
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x000000000000003a Time: 2.91562
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x000000000000003d Time: 11.6982
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x000000000000003e Time: 1.58149
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000070 Time: 2.55327
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000071 Time: 2.37787
[03/18/2024-15:12:55] [V] [TRT] Tactic: 0x0000000000000072 Time: 3.34
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x0000000000000075 Time: 11.8487
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x0000000000000076 Time: 1.74475
[03/18/2024-15:12:56] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 1.44879
[03/18/2024-15:12:56] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskGemmConvolution)
[03/18/2024-15:12:56] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:56] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:56] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:56] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 2.28308
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 1.77445
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 1.83706
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 1.27093
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 1.91766
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 1.92102
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 4.01057
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 5.78341
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 1.87803
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 2.68902
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 2.04742
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 3.01188
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 2.98057
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x4727434768e46395 Time: 2.15333
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 1.85871
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 1.90976
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 2.77051
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 2.04712
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 2.176
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 1.99139
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 3.79231
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 1.77342
[03/18/2024-15:12:56] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 1.27093
[03/18/2024-15:12:56] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:12:56] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:56] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:56] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:56] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 1.60212
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 1.61042
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 2.05707
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 1.73919
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 1.75748
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 1.81817
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 1.74374
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 2.96975
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 1.91181
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 2.60623
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 1.4671
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 2.06497
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 3.29494
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 3.53966
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 3.60243
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 3.74404
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 2.04815
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 1.88753
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 1.78864
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 2.0088
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 1.63152
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 1.97193
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 3.13915
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:12:56] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 1.74665
[03/18/2024-15:12:56] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 3.48321
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x634e99502974e4da Time: 1.84042
[03/18/2024-15:12:57] [V] [TRT] Fastest Tactic: 0x1da91d865428f237 Time: 1.4671
[03/18/2024-15:12:57] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x1da91d865428f237
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CudaDepthwiseConvolution)
[03/18/2024-15:12:57] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskGemmConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 1.41195
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 1.31277
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.993573
[03/18/2024-15:12:57] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 0.993573
[03/18/2024-15:12:57] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CudnnConvolution)
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.00997
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.81745
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.46637
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000005 Time: 11.6088
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000006 Time: 1.64381
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.32214
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x000000000000003a Time: 2.72296
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x000000000000003d Time: 11.4727
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x000000000000003e Time: 1.8846
[03/18/2024-15:12:57] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 1.64381
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskGemmConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (FusedConvActConvolution)
[03/18/2024-15:12:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CudaDepthwiseConvolution)
[03/18/2024-15:12:57] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskGemmConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_17 + Relu_18 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.547401
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.338505
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.281161
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.287744
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.246638
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.367762
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.30091
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.266683
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.311589
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.459474
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.318025
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.301349
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.294327
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.285669
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.400366
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.28848
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.304274
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.301349
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.366592
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.377271
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.365275
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.282917
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.303689
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.356791
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.348014
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.351525
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.300471
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.280549
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.362203
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.313083
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.307931
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.298715
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.302226
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.361307
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.359717
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.291255
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.380928
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.346249
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.346258
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.290939
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.324901
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.44661
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.307639
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.29184
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.463433
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.425678
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.485266
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.290523
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.298094
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.354743
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.269897
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.270336
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.263739
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.347721
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.337042
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.248539
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.560576
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.289646
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.410185
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.263314
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.288183
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.294181
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.294619
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.358267
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.376686
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.363813
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.351854
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.450587
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.271328
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.289353
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.280987
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.386926
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.485522
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.502935
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.273701
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.263899
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.380197
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.367899
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.271653
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.300005
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.491227
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.290377
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.30789
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.315552
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.301934
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.324315
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.297106
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.29301
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.411502
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.424229
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.512731
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.286574
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.280416
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.394971
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.277504
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.271945
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.370542
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.759223
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.351525
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.331191
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.526775
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.40331
[03/18/2024-15:12:57] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.283063
[03/18/2024-15:12:57] [V] [TRT] Fastest Tactic: 0xa927df92ac1ef1b8 Time: 0.246638
[03/18/2024-15:12:57] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:12:57] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (FusedConvActConvolution)
[03/18/2024-15:12:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_19 + Relu_20 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:57] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (FusedConvActConvolution)
[03/18/2024-15:12:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_21 + Relu_22 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:57] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (FusedConvActConvolution)
[03/18/2024-15:12:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_23 + Relu_24 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:57] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(4147200,1,23040,128) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(2073600,32400:2,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (FusedConvActConvolution)
[03/18/2024-15:12:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(1036800,1:4,5760,32) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(4147200,32400,180,1) ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (CaskFlattenConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_25 + Relu_26 (CaskConvolution)
[03/18/2024-15:12:57] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(518400,1:8,2880,16) ***************
[03/18/2024-15:12:57] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:57] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[03/18/2024-15:12:57] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[03/18/2024-15:12:57] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:57] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudnnConvolution)
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.24694
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.895561
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.13474
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000005 Time: 1.77518
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.27941
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.980553
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x000000000000003a Time: 1.34788
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x000000000000003d Time: 1.79215
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000070 Time: 1.48144
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.906094
[03/18/2024-15:12:57] [V] [TRT] Tactic: 0x0000000000000072 Time: 1.16283
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000075 Time: 1.77825
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.895561
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.466651
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_interior_nn_v1 Tactic: 0xa8ef60e712f8ad24
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa8ef60e712f8ad24 Time: 0.360302
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.390418
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.465481
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_relu_interior_nn_v1 Tactic: 0x9808072e706def96
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9808072e706def96 Time: 0.419109
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_relu_interior_nn_v1 Tactic: 0xc3cf6e1d1c6aff27
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc3cf6e1d1c6aff27 Time: 0.350377
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x7f0145cb49517338
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x7f0145cb49517338 Time: 0.521509
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.89088
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 1.40244
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.69749
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xe5603263b7f00303
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xe5603263b7f00303 Time: 0.607232
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.516096
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.809838
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.693541
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.410331
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.515365
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xc0b05b61d128e46e
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc0b05b61d128e46e Time: 0.512731
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.444709
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x2ee10e11d6651675
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x2ee10e11d6651675 Time: 0.740937
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.548571
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x865894c4635db7fd
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x865894c4635db7fd Time: 0.538921
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 1.06452
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.635319
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0xc3cf6e1d1c6aff27 Time: 0.350377
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc3cf6e1d1c6aff27
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[03/18/2024-15:12:58] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[03/18/2024-15:12:58] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudnnConvolution)
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.14556
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.09627
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.23743
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000005 Time: 1.6779
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.16063
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000039 Time: 1.09173
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x000000000000003a Time: 1.30428
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x000000000000003d Time: 1.68363
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000070 Time: 1.14747
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000071 Time: 1.06745
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000072 Time: 1.23259
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000075 Time: 1.72412
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0x0000000000000071 Time: 1.06745
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.474258
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_interior_nn_v1 Tactic: 0xa8ef60e712f8ad24
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa8ef60e712f8ad24 Time: 0.462409
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.59787
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.385755
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_relu_interior_nn_v1 Tactic: 0x9808072e706def96
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9808072e706def96 Time: 0.438272
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_relu_interior_nn_v1 Tactic: 0xc3cf6e1d1c6aff27
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc3cf6e1d1c6aff27 Time: 0.372297
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1_aligna4_alignc4 Tactic: 0x7f0145cb49517338
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x7f0145cb49517338 Time: 0.438002
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nchwkrsc_nchw_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1_aligna4_alignc4 Tactic: 0xa419b3b68f2da07b
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa419b3b68f2da07b Time: 0.416896
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 1.15302
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 1.23816
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1fc87d7eb370bb7a
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x1fc87d7eb370bb7a Time: 0.605769
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.678181
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xe5603263b7f00303
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xe5603263b7f00303 Time: 0.608983
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.519022
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x9de226a0c44627c4
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9de226a0c44627c4 Time: 0.478793
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x90f8f2915f87ed77
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x90f8f2915f87ed77 Time: 0.688421
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.8192
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x8e3884f0eaec3ecd
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x8e3884f0eaec3ecd Time: 0.547579
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.837925
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.422181
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x828d0ea88c66fce7
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x828d0ea88c66fce7 Time: 0.789065
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.538331
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0xc0b05b61d128e46e
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc0b05b61d128e46e Time: 0.535406
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.457435
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x2ee10e11d6651675
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x2ee10e11d6651675 Time: 0.579291
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.553984
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x9cd5cdc35441c505
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9cd5cdc35441c505 Time: 0.673207
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x865894c4635db7fd
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x865894c4635db7fd Time: 0.523995
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xfff46c7893896eb1
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xfff46c7893896eb1 Time: 0.491081
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 1.0458
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.625934
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0xc3cf6e1d1c6aff27 Time: 0.372297
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc3cf6e1d1c6aff27
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 0.434176
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 0.380489
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 0.783799
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_exp_interior_nhwc_tn_v1 Tactic: 0x17173deba0b64484
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x17173deba0b64484 Time: 0.380197
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xae0c89d047932ba3
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xae0c89d047932ba3 Time: 0.359863
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 0.441198
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xe47307053a42b3e4
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xe47307053a42b3e4 Time: 0.46197
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 0.416654
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 0.377678
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xc7feb33970feefa7
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc7feb33970feefa7 Time: 0.658757
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.678034
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x35f26f9c09557d86
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x35f26f9c09557d86 Time: 0.423611
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.714898
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.454363
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x55d80c17b1cd982d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x55d80c17b1cd982d Time: 0.469723
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 0.72821
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.816128
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x1022069e6f8d9aeb
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x1022069e6f8d9aeb Time: 0.442368
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.965778
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.484498
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.640878
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.536576
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 0.430226
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.883858
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0xae0c89d047932ba3 Time: 0.359863
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xae0c89d047932ba3
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 0.456997
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 0.423351
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 0.565979
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_exp_interior_nhwc_tn_v1 Tactic: 0x17173deba0b64484
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x17173deba0b64484 Time: 0.492247
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xae0c89d047932ba3
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xae0c89d047932ba3 Time: 0.402578
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 0.393216
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xe47307053a42b3e4
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xe47307053a42b3e4 Time: 0.390437
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 0.441051
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 0.412818
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_interior_nhwc_tn_v1 Tactic: 0xc7feb33970feefa7
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc7feb33970feefa7 Time: 0.611621
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.899072
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xc7b3afceb5fb03c0
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xc7b3afceb5fb03c0 Time: 0.484352
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x35f26f9c09557d86
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x35f26f9c09557d86 Time: 0.844361
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.805888
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.641902
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x55d80c17b1cd982d
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x55d80c17b1cd982d Time: 0.631077
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 0.668526
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xd55ee6fd0b56f808
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xd55ee6fd0b56f808 Time: 0.475867
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 1.03658
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x90898977fc8ce537
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x90898977fc8ce537 Time: 0.515365
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xbc0bba0ff1a92939
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xbc0bba0ff1a92939 Time: 0.639269
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r1s1_aligna4_alignc4 Tactic: 0x1022069e6f8d9aeb
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x1022069e6f8d9aeb Time: 0.459483
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0xd9eb6ca56ddc3a22
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xd9eb6ca56ddc3a22 Time: 0.648631
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 1.09027
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.483182
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.704073
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_simple_t1r1s1_aligna4_alignc4 Tactic: 0x1fb90698107bb33a
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x1fb90698107bb33a Time: 0.730258
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.530139
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 0.541257
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.758199
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0xe47307053a42b3e4 Time: 0.390437
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xe47307053a42b3e4
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[03/18/2024-15:12:58] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.358985
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x130df49cb195156b Time: 0.351054
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.35355
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0x130df49cb195156b Time: 0.351054
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x130df49cb195156b
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[03/18/2024-15:12:58] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.325925
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_simple_t1r1s1 Tactic: 0x9dece0dc37e90462
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x9dece0dc37e90462 Time: 0.316128
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r1s1 Tactic: 0x130df49cb195156b
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x130df49cb195156b Time: 0.381513
[03/18/2024-15:12:58] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.32139
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0x9dece0dc37e90462 Time: 0.316128
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x9dece0dc37e90462
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudnnConvolution)
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.929207
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.58485
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.764635
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000005 Time: 1.43784
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.13353
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x000000000000003a Time: 0.913115
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x000000000000003d Time: 1.59876
[03/18/2024-15:12:58] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.58485
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:58] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:58] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:58] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[03/18/2024-15:12:58] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:58] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudnnConvolution)
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.920722
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.777833
[03/18/2024-15:12:58] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.856649
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000005 Time: 1.53585
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.892197
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x000000000000003a Time: 0.904485
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x000000000000003d Time: 1.59568
[03/18/2024-15:12:59] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.777833
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[03/18/2024-15:12:59] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (FusedConvActConvolution)
[03/18/2024-15:12:59] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[03/18/2024-15:12:59] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.393655
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.15621
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.149504
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.173202
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0xeec2cfc9249c3239
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xeec2cfc9249c3239 Time: 0.172891
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.130098
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x483db0113d970335
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x483db0113d970335 Time: 0.143506
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x8d15f485c8c7f871
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8d15f485c8c7f871 Time: 0.14197
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.161673
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xfb66471e53543444
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xfb66471e53543444 Time: 0.16384
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.175689
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.154917
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x3f725d7f77411cdc
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3f725d7f77411cdc Time: 0.128658
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_interior_nhwc_tn_v1 Tactic: 0xc0df55afc74af7ab
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc0df55afc74af7ab Time: 0.268873
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0x1f114e67977d5401
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x1f114e67977d5401 Time: 0.191634
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.173495
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xc9d48aa637bf7810
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc9d48aa637bf7810 Time: 0.153307
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.145262
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.197778
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.260827
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0xf1973f09f9ca8bf3
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf1973f09f9ca8bf3 Time: 0.171593
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.117467
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.192512
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_interior_nhwc_tn_v1 Tactic: 0x992a591f6c1eb36f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x992a591f6c1eb36f Time: 0.282039
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.17408
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.243858
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x79a2c15a169f2ec9
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x79a2c15a169f2ec9 Time: 0.152137
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.300933
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.192073
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.157696
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.198071
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xdbe058db40209ee1
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdbe058db40209ee1 Time: 0.1536
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_interior_nhwc_tn_v1 Tactic: 0x9d9e6402ba06ac05
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x9d9e6402ba06ac05 Time: 0.245609
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.155355
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.200411
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.149065
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.168667
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.31147
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.287305
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.261413
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.18549
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.163986
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.142629
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_interior_nhwc_tn_v1 Tactic: 0xc46b68b21152e8c1
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc46b68b21152e8c1 Time: 0.237275
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.136489
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x4a33d90483c0ec01
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x4a33d90483c0ec01 Time: 0.126537
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.208165
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.125294
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xb4ed47991b2d81ae
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb4ed47991b2d81ae Time: 0.129609
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x9d78040b7e8c8ac7
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x9d78040b7e8c8ac7 Time: 0.147602
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xd80cb0f3373aef38
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xd80cb0f3373aef38 Time: 0.13277
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.124759
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.149061
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.114615
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0xe3cad530d257946a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe3cad530d257946a Time: 0.197641
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.3072
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xe433b7de8e028d8e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe433b7de8e028d8e Time: 0.175543
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.123904
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.131072
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x12e96131b90aa494
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x12e96131b90aa494 Time: 0.115323
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.205531
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.207287
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.133211
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.16501
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x2e9f40fea3fe4d65
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x2e9f40fea3fe4d65 Time: 0.164718
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.132827
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.151991
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.11848
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.166619
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.107435
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xe93bad2778c92bdd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe93bad2778c92bdd Time: 0.192366
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xea50b6d3d87bf5dd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xea50b6d3d87bf5dd Time: 0.124489
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.149504
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.159598
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.193536
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.186222
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.151662
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x23848f7cc4e20635
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x23848f7cc4e20635 Time: 0.126757
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.189879
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x8f25d6cdaeaaa100
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8f25d6cdaeaaa100 Time: 0.156265
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x8e1e99c68a674ff4
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8e1e99c68a674ff4 Time: 0.128219
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.127483
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.191049
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.123689
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.120393
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.128951
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.146871
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xbb4ac900a7be8b4c
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xbb4ac900a7be8b4c Time: 0.18315
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.133111
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.126683
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xfa5a19eb8211e798
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xfa5a19eb8211e798 Time: 0.104375
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0x15e036703de3ebb6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x15e036703de3ebb6 Time: 0.199241
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.38795
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.164279
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xdf5651a32d9311a6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdf5651a32d9311a6 Time: 0.160183
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x2aa016c86360697f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x2aa016c86360697f Time: 0.287451
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.294034
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.173787
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x3e2d344492eaa731
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3e2d344492eaa731 Time: 0.142121
[03/18/2024-15:12:59] [V] [TRT] Fastest Tactic: 0xfa5a19eb8211e798 Time: 0.104375
[03/18/2024-15:12:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xfa5a19eb8211e798
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CudaDepthwiseConvolution)
[03/18/2024-15:12:59] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskGemmConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskFlattenConvolution)
[03/18/2024-15:12:59] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CaskConvolution)
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.29067
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.155941
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.140875
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.170423
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0xeec2cfc9249c3239
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xeec2cfc9249c3239 Time: 0.166912
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.129463
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x483db0113d970335
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x483db0113d970335 Time: 0.14107
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x8d15f485c8c7f871
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8d15f485c8c7f871 Time: 0.139785
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.155941
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xfb66471e53543444
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xfb66471e53543444 Time: 0.157842
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.171008
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.151845
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x3f725d7f77411cdc
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3f725d7f77411cdc Time: 0.126098
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_interior_nhwc_tn_v1 Tactic: 0xc0df55afc74af7ab
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc0df55afc74af7ab Time: 0.330021
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0x1f114e67977d5401
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x1f114e67977d5401 Time: 0.190025
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.169838
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xc9d48aa637bf7810
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc9d48aa637bf7810 Time: 0.153746
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.145376
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.19456
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.259365
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0xf1973f09f9ca8bf3
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf1973f09f9ca8bf3 Time: 0.17013
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.117488
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.190757
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_interior_nhwc_tn_v1 Tactic: 0x992a591f6c1eb36f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x992a591f6c1eb36f Time: 0.280283
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.171447
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.241664
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x79a2c15a169f2ec9
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x79a2c15a169f2ec9 Time: 0.150089
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.246633
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.189294
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.156517
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.195762
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xdbe058db40209ee1
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdbe058db40209ee1 Time: 0.15243
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_interior_nhwc_tn_v1 Tactic: 0x9d9e6402ba06ac05
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x9d9e6402ba06ac05 Time: 0.241915
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.151991
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.196178
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.145234
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.162377
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.298423
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.275602
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.251319
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.176421
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.157696
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.141093
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_interior_nhwc_tn_v1 Tactic: 0xc46b68b21152e8c1
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc46b68b21152e8c1 Time: 0.229669
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.132242
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x4a33d90483c0ec01
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x4a33d90483c0ec01 Time: 0.122645
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x454d6448fb6e7fd1
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x454d6448fb6e7fd1 Time: 0.137216
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.199241
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.123888
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x3ca70d6b51bf2164
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3ca70d6b51bf2164 Time: 0.152722
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x8047bcfcebface4a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8047bcfcebface4a Time: 0.122222
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0xe69f3e9fcc7b2069
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe69f3e9fcc7b2069 Time: 0.265801
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xb4ed47991b2d81ae
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb4ed47991b2d81ae Time: 0.126903
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x9d78040b7e8c8ac7
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x9d78040b7e8c8ac7 Time: 0.146871
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xd80cb0f3373aef38
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xd80cb0f3373aef38 Time: 0.131803
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.125147
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.147895
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.109367
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0xe3cad530d257946a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe3cad530d257946a Time: 0.198802
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.312174
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xe433b7de8e028d8e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe433b7de8e028d8e Time: 0.172183
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x3e55aa5fb58280dd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3e55aa5fb58280dd Time: 0.123227
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.129623
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.130633
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0x12e96131b90aa494
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x12e96131b90aa494 Time: 0.119314
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x5cf18273fea3db5c
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5cf18273fea3db5c Time: 0.141385
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.205093
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.207726
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.13312
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x7a738fe099ae3c1e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7a738fe099ae3c1e Time: 0.148041
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.160475
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x2e9f40fea3fe4d65
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x2e9f40fea3fe4d65 Time: 0.164864
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.132686
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.151698
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0xfd2247f786006d58
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xfd2247f786006d58 Time: 0.126391
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.123026
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.167643
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0xa2121200e08f5391
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa2121200e08f5391 Time: 0.118784
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.107017
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_interior_nhwc_tn_v1 Tactic: 0xe93bad2778c92bdd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe93bad2778c92bdd Time: 0.18827
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xea50b6d3d87bf5dd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xea50b6d3d87bf5dd Time: 0.120759
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.145248
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.156233
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.188709
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.182272
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.14848
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x23848f7cc4e20635
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x23848f7cc4e20635 Time: 0.12464
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.184027
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x8f25d6cdaeaaa100
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8f25d6cdaeaaa100 Time: 0.152137
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x8e1e99c68a674ff4
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x8e1e99c68a674ff4 Time: 0.125077
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x3eda3b336995a6f0
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3eda3b336995a6f0 Time: 0.126757
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.124197
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.186514
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x361d222e42fcb76c
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x361d222e42fcb76c Time: 0.174971
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.120917
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.119794
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.127634
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.144384
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0xbb4ac900a7be8b4c
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xbb4ac900a7be8b4c Time: 0.180809
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.133193
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.125349
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xfa5a19eb8211e798
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xfa5a19eb8211e798 Time: 0.104032
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_simple_t1r1s1 Tactic: 0x3fc555ff414cee06
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3fc555ff414cee06 Time: 0.120027
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_interior_nhwc_tn_v1 Tactic: 0x15e036703de3ebb6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x15e036703de3ebb6 Time: 0.199387
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.290816
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.162821
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xdf5651a32d9311a6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xdf5651a32d9311a6 Time: 0.158427
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x2aa016c86360697f
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x2aa016c86360697f Time: 0.285403
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.292864
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.171008
[03/18/2024-15:12:59] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r1s1 Tactic: 0x3e2d344492eaa731
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x3e2d344492eaa731 Time: 0.141166
[03/18/2024-15:12:59] [V] [TRT] Fastest Tactic: 0xfa5a19eb8211e798 Time: 0.104032
[03/18/2024-15:12:59] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xfa5a19eb8211e798
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(259200,1:16,1440,8) -> Half(1036800,1:16,5760,32) long-strided ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Half(259200,1:16,1440,8) -> Half(518400,1:16,2880,16) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_27 + Relu_28 (CublasConvolution)
[03/18/2024-15:12:59] [V] [TRT] CublasConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:12:59] [V] [TRT] *************** Autotuning format combination: Float(4147200,32400,180,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CudaDepthwiseConvolution)
[03/18/2024-15:12:59] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (FusedConvActConvolution)
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x000000000006ffff Time: 0.924818
[03/18/2024-15:12:59] [V] [TRT] Fastest Tactic: 0x000000000006ffff Time: 0.924818
[03/18/2024-15:12:59] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CudnnConvolution)
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.07813
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.868937
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.41136
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000005 Time: 22.6387
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.54814
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.966071
[03/18/2024-15:12:59] [V] [TRT] Tactic: 0x000000000000003a Time: 1.50235
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x000000000000003d Time: 22.0376
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000070 Time: 1.60066
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000071 Time: 1.32111
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000072 Time: 1.78219
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000075 Time: 21.9336
[03/18/2024-15:13:00] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.868937
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskGemmConvolution)
[03/18/2024-15:13:00] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:00] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 1.37362
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.961682
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.96373
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.847173
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.888539
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 1.93068
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 2.79523
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.987429
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 1.44208
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.886638
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 1.46856
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 1.56935
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x4727434768e46395 Time: 1.12625
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 1.01698
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 1.07067
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 1.58749
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.955685
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 1.11206
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 1.17058
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 1.87904
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.974409
[03/18/2024-15:13:00] [V] [TRT] Fastest Tactic: 0x503619c69ae500ff Time: 0.847173
[03/18/2024-15:13:00] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:00] [V] [TRT] *************** Autotuning format combination: Float(4147200,1,23040,128) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:00] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 0.977335
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 0.906094
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 0.863086
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 0.882249
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 0.966802
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 0.964169
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 0.863378
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 1.31877
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.979383
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 1.23845
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.866743
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 1.31028
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 1.58398
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 1.87436
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 0.958757
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 1.99037
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.883566
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.79973
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 1.17307
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 1.0436
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.735378
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 1.0654
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 1.56496
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.836901
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 1.47836
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x634e99502974e4da Time: 0.914725
[03/18/2024-15:13:00] [V] [TRT] Fastest Tactic: 0xf48db81f02eca9ee Time: 0.735378
[03/18/2024-15:13:00] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:00] [V] [TRT] *************** Autotuning format combination: Float(1036800,1:4,5760,32) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CudaDepthwiseConvolution)
[03/18/2024-15:13:00] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskGemmConvolution)
[03/18/2024-15:13:00] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:00] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.650094
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.8328
[03/18/2024-15:13:00] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.735698
[03/18/2024-15:13:00] [V] [TRT] Fastest Tactic: 0x999e005e3b016ea6 Time: 0.650094
[03/18/2024-15:13:00] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:00] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400,180,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:13:00] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CudnnConvolution)
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.27269
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.13093
[03/18/2024-15:13:00] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.12947
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x0000000000000005 Time: 22.0676
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.44779
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000000003a Time: 1.33617
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000000003d Time: 21.9212
[03/18/2024-15:13:01] [V] [TRT] Fastest Tactic: 0x0000000000000002 Time: 1.12947
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskGemmConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000002
[03/18/2024-15:13:01] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400:2,180,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (FusedConvActConvolution)
[03/18/2024-15:13:01] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:4,5760,32) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] *************** Autotuning format combination: Half(518400,1:8,2880,16) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CudaDepthwiseConvolution)
[03/18/2024-15:13:01] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskGemmConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskFlattenConvolution)
[03/18/2024-15:13:01] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_44 + Relu_45 (CaskConvolution)
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.196608
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.154478
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.153006
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.170277
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.143945
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.163694
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.162816
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.135008
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.155648
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.174958
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.144073
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.138167
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.135328
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.137655
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.210222
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.150967
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.173641
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.157696
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.194267
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.151845
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.196169
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.166912
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.163547
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.157257
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.193271
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.194706
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.162962
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.155063
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.161353
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.182857
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.168667
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.169399
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.160329
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.172617
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.202606
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.152704
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.207433
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.195145
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.186222
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.151259
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.184466
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.196023
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.173166
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.150089
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.197925
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.154903
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.168215
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.150528
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.15989
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.144384
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.150382
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.148187
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.144969
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.147479
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.18827
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.137001
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.335433
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.167497
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.170423
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.133625
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.165408
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.150066
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.150249
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.148187
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.188855
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.183003
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.163109
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.191342
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.132096
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.164279
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.149399
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.188562
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.191342
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.167643
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.139705
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.140727
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.192782
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.189294
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.136923
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.152283
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.185344
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.147593
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.172919
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.155063
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.151259
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.130784
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.150382
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.151991
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.177006
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.139337
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.168521
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.151698
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.136704
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.168229
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.147497
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.141751
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.182272
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.332946
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.192073
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.189294
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.26229
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.169691
[03/18/2024-15:13:01] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.146286
[03/18/2024-15:13:01] [V] [TRT] Fastest Tactic: 0x17ebf0c9f418f10a Time: 0.130784
[03/18/2024-15:13:01] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:01] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:01] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CudaDepthwiseConvolution)
[03/18/2024-15:13:01] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:01] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (FusedConvActConvolution)
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000007ffff Time: 1.55575
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000000affff Time: 1.33398
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000000effff Time: 1.59188
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000000fffff Time: 1.8786
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000019ffff Time: 1.65449
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000001affff Time: 1.92219
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000024ffff Time: 2.08911
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000027ffff Time: 1.87538
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000002dffff Time: 1.45642
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000036ffff Time: 1.9592
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000004cffff Time: 1.50981
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000062ffff Time: 1.4554
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x00000000006effff Time: 1.75481
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000077ffff Time: 1.86631
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000086ffff Time: 2.31044
[03/18/2024-15:13:01] [V] [TRT] Tactic: 0x000000000089ffff Time: 1.45949
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x000000000097ffff Time: 2.19922
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x000000000098ffff Time: 1.55838
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x00000000009fffff Time: 1.67965
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 1.59612
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000a4ffff Time: 1.89162
[03/18/2024-15:13:02] [V] [TRT] Fastest Tactic: 0x00000000000affff Time: 1.33398
[03/18/2024-15:13:02] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CudnnConvolution)
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.37641
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.51157
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.77738
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000005 Time: 12.0199
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000006 Time: 1.57901
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.92805
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000039 Time: 1.65741
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x000000000000003a Time: 2.8299
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x000000000000003d Time: 11.8256
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x000000000000003e Time: 1.6501
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000070 Time: 2.48349
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000071 Time: 2.46506
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000072 Time: 2.58445
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000075 Time: 11.9106
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x0000000000000076 Time: 1.50411
[03/18/2024-15:13:02] [V] [TRT] Fastest Tactic: 0x0000000000000076 Time: 1.50411
[03/18/2024-15:13:02] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskGemmConvolution)
[03/18/2024-15:13:02] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:02] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:02] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:02] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 2.22471
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 1.66254
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 2.00104
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 1.21711
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 1.92761
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 1.87816
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 3.76557
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 5.767
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 1.90742
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 2.52562
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 1.77986
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 3.28602
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 2.91869
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0x4727434768e46395 Time: 2.21755
[03/18/2024-15:13:02] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:02] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 1.93858
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 1.75645
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 2.75193
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 2.26597
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 1.9592
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 2.00689
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 3.53894
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 1.9848
[03/18/2024-15:13:03] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 1.21711
[03/18/2024-15:13:03] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:03] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:03] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 1.65288
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 1.78951
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 1.71769
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 1.88226
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 1.92322
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 1.92951
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 1.85461
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 2.54683
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 2.27138
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 2.83807
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 1.68492
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 2.25573
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 3.14968
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 3.64708
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.8758
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 3.8359
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 1.91005
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 1.77474
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 2.08692
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 2.03542
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 1.70993
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 2.05385
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 2.82419
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 1.89135
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 3.37232
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x634e99502974e4da Time: 1.89717
[03/18/2024-15:13:03] [V] [TRT] Fastest Tactic: 0x27b316f52c109002 Time: 1.65288
[03/18/2024-15:13:03] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x27b316f52c109002
[03/18/2024-15:13:03] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CudaDepthwiseConvolution)
[03/18/2024-15:13:03] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskGemmConvolution)
[03/18/2024-15:13:03] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:03] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 1.30238
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 1.24475
[03/18/2024-15:13:03] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 1.04155
[03/18/2024-15:13:03] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 1.04155
[03/18/2024-15:13:03] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:03] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:13:03] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CudnnConvolution)
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.14395
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.78161
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.45292
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0000000000000005 Time: 11.8383
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0000000000000006 Time: 1.37904
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.66913
[03/18/2024-15:13:03] [V] [TRT] Tactic: 0x000000000000003a Time: 2.32082
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000000003d Time: 11.835
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000000003e Time: 1.63167
[03/18/2024-15:13:04] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 1.37904
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskGemmConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (FusedConvActConvolution)
[03/18/2024-15:13:04] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CudaDepthwiseConvolution)
[03/18/2024-15:13:04] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskGemmConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_46 + Relu_47 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.342162
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.24459
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.244736
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.271653
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.246638
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.380197
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.3008
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.238446
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.328411
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.346258
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.33397
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.263899
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.261851
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.266386
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.302519
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.251904
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.294327
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.258341
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.290377
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.336448
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.294327
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.287159
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.264046
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.261307
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.395122
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.283794
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.260242
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.341723
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.262875
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.329874
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.33675
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.289179
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.263785
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.298569
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.34933
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.255561
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.297545
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.272969
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.277797
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.253367
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.391867
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.343022
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.307054
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.252928
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.403895
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.252379
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.298277
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.370542
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.250295
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.238153
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.258048
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.2624
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.254542
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.296375
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.328704
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.250181
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.505271
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.297399
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.306615
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.253513
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.294181
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.257463
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.252521
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.253074
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.462249
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.376251
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.374373
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.396142
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.244882
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.34288
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.253513
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.376978
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.380489
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.301934
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.257755
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.25995
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.295058
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.387241
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.258171
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.283502
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.338651
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.249417
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.294766
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.288329
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.262437
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.249563
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.258231
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.282496
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.339675
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.259072
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.363227
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.263314
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.252343
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.315246
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.261851
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.253952
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.333824
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.577975
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.341431
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.326071
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.497664
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.312613
[03/18/2024-15:13:04] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.249417
[03/18/2024-15:13:04] [V] [TRT] Fastest Tactic: 0x263a38afd75e3a43 Time: 0.238153
[03/18/2024-15:13:04] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:04] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (FusedConvActConvolution)
[03/18/2024-15:13:04] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_48 + Relu_49 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:13:04] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (FusedConvActConvolution)
[03/18/2024-15:13:04] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_50 + Relu_51 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:13:04] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (FusedConvActConvolution)
[03/18/2024-15:13:04] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_52 + Relu_53 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:13:04] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(2073600,1,23040,256) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(1036800,8100:2,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (FusedConvActConvolution)
[03/18/2024-15:13:04] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(518400,1:4,5760,64) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Float(2073600,8100,90,1) ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (CaskFlattenConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: Conv_54 + Relu_55 (CaskConvolution)
[03/18/2024-15:13:04] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(259200,1:8,2880,32) ***************
[03/18/2024-15:13:04] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:04] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:04] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.21344
[03/18/2024-15:13:04] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 1.21344
[03/18/2024-15:13:04] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58: 24 available tactics, 19 unparsable, 2 pruned, 22 remaining after tactic pruning.
[03/18/2024-15:13:04] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskGemmDeconvolution)
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x64x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000203f4 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000203f4 Time: 1.25279
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: ampere_sgemm_64x32_sliced1x4_relu_nn_v1 Tactic: 0x00000000000206dc numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000206dc Time: 1.40052
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x32x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204f8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000204f8 Time: 1.74694
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204d8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000204d8 Time: 1.90128
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize32x128x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204b1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000204b1 Time: 1.20613
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x128x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204a7 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000204a7 Time: 9.54865
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x000000000002045f numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000002045f Time: 4.21976
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000002044a numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000002044a Time: 1.3018
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x32x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000002042b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000002042b Time: 1.83647
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: ampere_sgemm_64x32_sliced1x4_nn_v1 Tactic: 0x0000000000020095 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x0000000000020095 Time: 1.34232
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize256x128x8_stage3_warpsize4x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000203b2 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000203b2 Time: 1.24098
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize32x64x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000002033f numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000002033f Time: 1.41356
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x256x8_stage3_warpsize2x4x1_ffma_aligna4_alignc4 Tactic: 0x00000000000202f2 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000202f2 Time: 1.30341
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize32x32x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000202d1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x00000000000202d1 Time: 1.70189
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x64x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x000000000002023d numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000002023d Time: 1.3037
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: ampere_sgemm_128x32_sliced1x4_relu_nn_v1 Tactic: 0x000000000002020e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:04] [V] [TRT] Tactic: 0x000000000002020e Time: 1.63196
[03/18/2024-15:13:04] [V] [TRT] Set Tactic Name: ampere_sgemm_32x32_sliced1x4_relu_nn_v1 Tactic: 0x0000000000020208 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000020208 Time: 1.66385
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_128x32_sliced1x4_nn_v1 Tactic: 0x00000000000201a6 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000201a6 Time: 1.5714
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_32x32_sliced1x4_nn_v1 Tactic: 0x0000000000020161 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000020161 Time: 1.67102
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000204044a numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000204044a Time: 2.08896
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x000000000204045f numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000204045f Time: 1.30501
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000020404d8 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000020404d8 Time: 1.36967
[03/18/2024-15:13:05] [V] [TRT] Fastest Tactic: 0x00000000000204b1 Time: 1.20613
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm50_xmma_deconv_generic_f32f32_f32_f32_nchwkcrs_nchw Tactic: 0x0f630dccfe13bf53
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0f630dccfe13bf53 Time: 10000
[03/18/2024-15:13:05] [V] [TRT] Fastest Tactic: 0x0f630dccfe13bf53 Time: 10000
[03/18/2024-15:13:05] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskGemmDeconvolution Tactic: 0x00000000000204b1
[03/18/2024-15:13:05] [V] [TRT] *************** Autotuning format combination: Float(2073600,8100,90,1) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.78692
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.42775
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000000003 Time: 43.6244
[03/18/2024-15:13:05] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 1.42775
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.30473
[03/18/2024-15:13:05] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 2.30473
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58: 24 available tactics, 19 unparsable, 2 pruned, 22 remaining after tactic pruning.
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskGemmDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x64x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000203f4 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000203f4 Time: 1.49928
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_64x32_sliced1x4_relu_nn_v1 Tactic: 0x00000000000206dc numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000206dc Time: 1.85944
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x32x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204f8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000204f8 Time: 1.92936
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204d8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000204d8 Time: 1.2528
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize32x128x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204b1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000204b1 Time: 1.2573
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x128x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x00000000000204a7 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000204a7 Time: 1.20905
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x000000000002045f numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000002045f Time: 1.28585
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000002044a numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000002044a Time: 1.24899
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x32x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000002042b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000002042b Time: 1.96359
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_64x32_sliced1x4_nn_v1 Tactic: 0x0000000000020095 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000020095 Time: 1.54565
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize256x128x8_stage3_warpsize4x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000203b2 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000203b2 Time: 1.27064
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize32x64x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000002033f numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000002033f Time: 1.52152
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x256x8_stage3_warpsize2x4x1_ffma_aligna4_alignc4 Tactic: 0x00000000000202f2 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000202f2 Time: 1.12216
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize32x32x8_stage3_warpsize1x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000000202d1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000202d1 Time: 1.92584
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x64x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x000000000002023d numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000002023d Time: 1.35665
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_128x32_sliced1x4_relu_nn_v1 Tactic: 0x000000000002020e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000002020e Time: 1.88138
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_32x32_sliced1x4_relu_nn_v1 Tactic: 0x0000000000020208 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000020208 Time: 1.70774
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_128x32_sliced1x4_nn_v1 Tactic: 0x00000000000201a6 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000000201a6 Time: 1.46827
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: ampere_sgemm_32x32_sliced1x4_nn_v1 Tactic: 0x0000000000020161 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0000000000020161 Time: 1.78907
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x000000000204044a numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000204044a Time: 1.95745
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna4_alignc4 Tactic: 0x000000000204045f numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x000000000204045f Time: 1.50278
[03/18/2024-15:13:05] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f32f32_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna4_alignc4 Tactic: 0x00000000020404d8 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x00000000020404d8 Time: 1.48378
[03/18/2024-15:13:05] [V] [TRT] Fastest Tactic: 0x00000000000202f2 Time: 1.12216
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm50_xmma_deconv_generic_f32f32_f32_f32_nchwkcrs_nchw Tactic: 0x0f630dccfe13bf53
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0f630dccfe13bf53 Time: 10000
[03/18/2024-15:13:05] [V] [TRT] Fastest Tactic: 0x0f630dccfe13bf53 Time: 10000
[03/18/2024-15:13:05] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskGemmDeconvolution Tactic: 0x00000000000202f2
[03/18/2024-15:13:05] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(16588800,1,92160,512) long-strided ***************
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:05] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:05] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xba791a7991b0361c
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0xba791a7991b0361c Time: 0.94603
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x55c5f197e3b7e8aa
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x55c5f197e3b7e8aa Time: 0.939154
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb1d8242d50afdff0
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0xb1d8242d50afdff0 Time: 2.44549
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x0af5b8971b78dc1f
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x0af5b8971b78dc1f Time: 1.42641
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6f63be3116a0cf3a
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x6f63be3116a0cf3a Time: 1.93946
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xf7c9fe3fcf824969
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0xf7c9fe3fcf824969 Time: 1.34627
[03/18/2024-15:13:05] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm86_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage2_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x4298039fe7d925bf
[03/18/2024-15:13:05] [V] [TRT] Tactic: 0x4298039fe7d925bf Time: 1.85841
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x128x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x24bd5d7c8284eeec
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x24bd5d7c8284eeec Time: 2.48013
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x1a82ab99d94518f2
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x1a82ab99d94518f2 Time: 0.971045
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_strided Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xa17395d1f0a7b52b Time: 0.592896
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x043c81cea95f3c97
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x043c81cea95f3c97 Time: 1.48129
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x14499f757787b157
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x14499f757787b157 Time: 4.37892
[03/18/2024-15:13:06] [V] [TRT] Fastest Tactic: 0xa17395d1f0a7b52b Time: 0.592896
[03/18/2024-15:13:06] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskDeconvolutionV2 Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,23040,256) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xba791a7991b0361c
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xba791a7991b0361c Time: 0.99723
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x55c5f197e3b7e8aa
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x55c5f197e3b7e8aa Time: 1.14015
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb1d8242d50afdff0
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xb1d8242d50afdff0 Time: 2.84248
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x0af5b8971b78dc1f
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0af5b8971b78dc1f Time: 1.3982
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6f63be3116a0cf3a
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x6f63be3116a0cf3a Time: 1.88299
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xf7c9fe3fcf824969
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xf7c9fe3fcf824969 Time: 1.28088
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm86_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage2_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x4298039fe7d925bf
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x4298039fe7d925bf Time: 1.89264
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x128x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x24bd5d7c8284eeec
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x24bd5d7c8284eeec Time: 2.44692
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x1a82ab99d94518f2
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x1a82ab99d94518f2 Time: 0.899195
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_strided Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xa17395d1f0a7b52b Time: 0.652873
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x043c81cea95f3c97
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x043c81cea95f3c97 Time: 1.50411
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x14499f757787b157
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x14499f757787b157 Time: 4.51072
[03/18/2024-15:13:06] [V] [TRT] Fastest Tactic: 0xa17395d1f0a7b52b Time: 0.652873
[03/18/2024-15:13:06] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskDeconvolutionV2 Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xba791a7991b0361c
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xba791a7991b0361c Time: 0.961975
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x55c5f197e3b7e8aa
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x55c5f197e3b7e8aa Time: 1.09436
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb1d8242d50afdff0
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xb1d8242d50afdff0 Time: 2.9835
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x0af5b8971b78dc1f
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0af5b8971b78dc1f Time: 1.34085
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6f63be3116a0cf3a
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x6f63be3116a0cf3a Time: 2.03527
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xf7c9fe3fcf824969
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xf7c9fe3fcf824969 Time: 1.29697
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm86_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage2_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x4298039fe7d925bf
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x4298039fe7d925bf Time: 2.06892
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x128x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x24bd5d7c8284eeec
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x24bd5d7c8284eeec Time: 2.43405
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x1a82ab99d94518f2
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x1a82ab99d94518f2 Time: 0.930231
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_strided Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xa17395d1f0a7b52b Time: 0.587191
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x043c81cea95f3c97
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x043c81cea95f3c97 Time: 1.5281
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x14499f757787b157
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x14499f757787b157 Time: 4.60756
[03/18/2024-15:13:06] [V] [TRT] Fastest Tactic: 0xa17395d1f0a7b52b Time: 0.587191
[03/18/2024-15:13:06] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskDeconvolutionV2 Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,5760,64) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xba791a7991b0361c
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xba791a7991b0361c Time: 0.984795
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x55c5f197e3b7e8aa
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x55c5f197e3b7e8aa Time: 1.00513
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb1d8242d50afdff0
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xb1d8242d50afdff0 Time: 2.98584
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x0af5b8971b78dc1f
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0af5b8971b78dc1f Time: 1.40537
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x6f63be3116a0cf3a
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x6f63be3116a0cf3a Time: 2.10695
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0xf7c9fe3fcf824969
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xf7c9fe3fcf824969 Time: 1.44971
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm86_xmma_deconv_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x256x32_stage2_warpsize2x4x1_g1_tensor16x8x8 Tactic: 0x4298039fe7d925bf
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x4298039fe7d925bf Time: 2.08591
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x128x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x24bd5d7c8284eeec
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x24bd5d7c8284eeec Time: 2.41807
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x1a82ab99d94518f2
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x1a82ab99d94518f2 Time: 0.802523
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_strided Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0xa17395d1f0a7b52b Time: 0.58997
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_strided_aligna4_alignc4 Tactic: 0x043c81cea95f3c97
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x043c81cea95f3c97 Time: 1.64688
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x14499f757787b157
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x14499f757787b157 Time: 4.66271
[03/18/2024-15:13:06] [V] [TRT] Fastest Tactic: 0xa17395d1f0a7b52b Time: 0.58997
[03/18/2024-15:13:06] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskDeconvolutionV2 Tactic: 0xa17395d1f0a7b52b
[03/18/2024-15:13:06] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(16588800,32400,180,1) long-strided ***************
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.742839
[03/18/2024-15:13:06] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.742839
[03/18/2024-15:13:06] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58: 23 available tactics, 16 unparsable, 3 pruned, 20 remaining after tactic pruning.
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskGemmDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x64x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000203f8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000203f8 Time: 0.999131
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x128x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x000000000002053c numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x000000000002053c Time: 0.964901
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000204fc numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000204fc Time: 0.963881
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x64x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020545 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000020545 Time: 1.16326
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000204e6 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000204e6 Time: 1.01669
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: ampere_hgemm_128x64_nn_v0 Tactic: 0x00000000000204e5 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000204e5 Time: 0.746949
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize32x64x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020436 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000020436 Time: 1.46476
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize32x32x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020419 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000020419 Time: 1.47399
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: ampere_hgemm_256x128_nn_v0 Tactic: 0x00000000000205ba numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000205ba Time: 0.834414
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x256x8_stage3_warpsize2x4x1_ffma_aligna2_alignc2 Tactic: 0x000000000002033e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x000000000002033e Time: 1.15712
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x32x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x000000000002031e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x000000000002031e Time: 1.24665
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize32x128x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000202a3 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000202a3 Time: 1.2506
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x32x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020299 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000020299 Time: 1.41224
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020717 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000020717 Time: 1.1776
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize256x128x8_stage3_warpsize4x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020267 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000020267 Time: 1.01435
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: ampere_hgemm_128x128_nn_v0 Tactic: 0x00000000000201d9 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000000201d9 Time: 0.906679
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000020404fc numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000020404fc Time: 1.48656
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x0000000002040717 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000002040717 Time: 1.3391
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000020404e6 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000020404e6 Time: 1.31994
[03/18/2024-15:13:06] [V] [TRT] Set Tactic Name: ampere_hgemm_128x128_nn_v0 Tactic: 0x00000000020401d9 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x00000000020401d9 Time: 0.788471
[03/18/2024-15:13:06] [V] [TRT] Fastest Tactic: 0x00000000000204e5 Time: 0.746949
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:06] [V] [TRT] CaskDeconvolutionV2 has no valid tactics for this config, skipping
[03/18/2024-15:13:06] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: GemmDeconvolution Tactic: 0x0000000000000000
[03/18/2024-15:13:06] [V] [TRT] *************** Autotuning format combination: Half(2073600,8100,90,1) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:13:06] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:06] [V] [TRT] Tactic: 0x0000000000000000 Time: 1.93653
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000000001 Time: 4.98015
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000000003 Time: 43.4627
[03/18/2024-15:13:07] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 1.93653
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.654921
[03/18/2024-15:13:07] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.654921
[03/18/2024-15:13:07] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58: 23 available tactics, 16 unparsable, 3 pruned, 20 remaining after tactic pruning.
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskGemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x64x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000203f8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000203f8 Time: 1.03658
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x128x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x000000000002053c numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002053c Time: 0.985088
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000204fc numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204fc Time: 0.973531
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x64x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020545 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020545 Time: 1.12
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000204e6 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204e6 Time: 1.16487
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_hgemm_128x64_nn_v0 Tactic: 0x00000000000204e5 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204e5 Time: 0.746642
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize32x64x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020436 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020436 Time: 1.24167
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize32x32x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020419 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020419 Time: 1.43097
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_hgemm_256x128_nn_v0 Tactic: 0x00000000000205ba numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000205ba Time: 1.0161
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x256x8_stage3_warpsize2x4x1_ffma_aligna2_alignc2 Tactic: 0x000000000002033e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002033e Time: 1.26186
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x32x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x000000000002031e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002031e Time: 1.27005
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize32x128x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000000202a3 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000202a3 Time: 1.30515
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x32x8_stage3_warpsize1x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020299 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020299 Time: 1.28805
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020717 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020717 Time: 1.2819
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize256x128x8_stage3_warpsize4x2x1_ffma_aligna2_alignc2 Tactic: 0x0000000000020267 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020267 Time: 1.3214
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_hgemm_128x128_nn_v0 Tactic: 0x00000000000201d9 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000201d9 Time: 0.830318
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize256x64x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000020404fc numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020404fc Time: 1.27985
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize64x256x8_stage3_warpsize1x4x1_ffma_aligna2_alignc2 Tactic: 0x0000000002040717 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000002040717 Time: 1.32345
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f32f32_f32_nn_n_tilesize128x128x8_stage3_warpsize2x2x1_ffma_aligna2_alignc2 Tactic: 0x00000000020404e6 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020404e6 Time: 1.36821
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_hgemm_128x128_nn_v0 Tactic: 0x00000000020401d9 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020401d9 Time: 0.803657
[03/18/2024-15:13:07] [V] [TRT] Fastest Tactic: 0x00000000000204e5 Time: 0.746642
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolutionV2 has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: GemmDeconvolution Tactic: 0x0000000000000000
[03/18/2024-15:13:07] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(8294400,32400:2,180,1) long-strided ***************
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.722651
[03/18/2024-15:13:07] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.722651
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: GemmDeconvolution Tactic: 0x0000000000000000
[03/18/2024-15:13:07] [V] [TRT] *************** Autotuning format combination: Half(1036800,8100:2,90,1) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.697344
[03/18/2024-15:13:07] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.697344
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: GemmDeconvolution Tactic: 0x0000000000000000
[03/18/2024-15:13:07] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(4147200,1:4,23040,128) long-strided ***************
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolutionV2 has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,5760,64) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:07] [V] [TRT] CaskDeconvolutionV2 has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(2073600,1:8,11520,64) long-strided ***************
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.305701
[03/18/2024-15:13:07] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.305701
[03/18/2024-15:13:07] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58: 62 available tactics, 44 unparsable, 9 pruned, 53 remaining after tactic pruning.
[03/18/2024-15:13:07] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskGemmDeconvolution)
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x64_stage3_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000000204f2 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204f2 Time: 0.356937
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_relu_nn_v1 Tactic: 0x00000000000203ae numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000203ae Time: 0.324315
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x128x32_stage3_warpsize4x2x1_tensor16x8x16 Tactic: 0x00000000000203af numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000203af Time: 0.356983
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x32_stage4_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000000020416 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020416 Time: 0.356206
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x256_ldg8_relu_nn_v1 Tactic: 0x000000000002041d numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002041d Time: 0.320663
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x64x64_stage3_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000000020462 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020462 Time: 0.483424
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_relu_nn_v1 Tactic: 0x000000000002047b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002047b Time: 0.324754
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_relu_nn_v1 Tactic: 0x000000000002048a numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002048a Time: 0.350501
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_stages_32x3_nn_v1 Tactic: 0x00000000000204ca numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204ca Time: 0.399945
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x64x32_stage3_warpsize4x1x1_tensor16x8x16 Tactic: 0x00000000000204ce numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204ce Time: 0.472503
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm86_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x128x32_stage2_warpsize4x2x1_tensor16x8x16 Tactic: 0x00000000000204df numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204df Time: 0.401408
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_stages_64x4_nn_v1 Tactic: 0x00000000000204f0 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000204f0 Time: 0.359863
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_sliced1x2_ldg8_relu_nn_v1 Tactic: 0x0000000000020032 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020032 Time: 0.318903
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize64x32x64_stage5_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000000020540 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020540 Time: 0.733915
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_nn_v1 Tactic: 0x00000000000205a1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000205a1 Time: 0.32256
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_relu_stages_32x6_nn_v1 Tactic: 0x00000000000205b3 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000205b3 Time: 0.350208
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x256_ldg8_nn_v1 Tactic: 0x00000000000205f1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000205f1 Time: 0.4096
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_relu_stages_32x6_nn_v1 Tactic: 0x0000000000020608 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020608 Time: 0.369664
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_relu_nn_v1 Tactic: 0x00000000000206b5 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000206b5 Time: 0.290565
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_relu_stages_32x3_nn_v1 Tactic: 0x00000000000206b8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000206b8 Time: 0.317733
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_stages_64x5_nn_v1 Tactic: 0x00000000000206cb numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000206cb Time: 0.435054
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_stages_32x5_nn_v1 Tactic: 0x0000000000020700 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020700 Time: 0.308809
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_stages_32x6_nn_v1 Tactic: 0x0000000000020718 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020718 Time: 0.400238
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_nn_v1 Tactic: 0x000000000002072e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002072e Time: 0.336777
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_relu_stages_64x5_nn_v1 Tactic: 0x00000000000202ea numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000202ea Time: 0.457874
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_nn_v1 Tactic: 0x0000000000020153 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020153 Time: 0.39936
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_relu_nn_v1 Tactic: 0x00000000000201b7 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000201b7 Time: 0.334555
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_relu_stages_64x5_nn_v1 Tactic: 0x0000000000020146 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020146 Time: 0.438565
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_relu_stages_64x4_nn_v1 Tactic: 0x00000000000201cc numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000201cc Time: 0.445733
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_nn_v1 Tactic: 0x0000000000020101 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020101 Time: 0.320658
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_relu_stages_64x4_nn_v1 Tactic: 0x000000000002027b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002027b Time: 0.369829
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_nn_v1 Tactic: 0x00000000000200fb numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000200fb Time: 0.287598
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_stages_32x5_nn_v1 Tactic: 0x00000000000202e5 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000202e5 Time: 0.323918
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_stages_64x4_nn_v1 Tactic: 0x00000000000200ee numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000200ee Time: 0.375662
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_nn_v1 Tactic: 0x00000000000200b6 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000200b6 Time: 0.446903
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize32x32x64_stage6_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000000202fd numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000202fd Time: 0.723822
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_nn_v1 Tactic: 0x00000000000200a4 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000200a4 Time: 0.329289
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize64x128x32_stage5_warpsize2x2x1_tensor16x8x16 Tactic: 0x000000000002031c numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002031c Time: 0.410226
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_sliced1x2_ldg8_nn_v1 Tactic: 0x000000000002007b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002007b Time: 0.317879
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize64x64x64_stage4_warpsize2x2x1_tensor16x8x16 Tactic: 0x000000000002032f numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002032f Time: 0.475429
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_stages_32x6_nn_v1 Tactic: 0x000000000002005b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000002005b Time: 0.47499
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x256x32_stage3_warpsize2x4x1_tensor16x8x16 Tactic: 0x0000000000020355 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020355 Time: 0.317294
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_stages_64x5_nn_v1 Tactic: 0x0000000000020009 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000000020009 Time: 0.438418
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x64x32_stage5_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000000203ad numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000000203ad Time: 0.535552
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_nn_v1 Tactic: 0x000000000204072e numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000204072e Time: 0.469307
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x64x32_stage3_warpsize4x1x1_tensor16x8x16 Tactic: 0x00000000020404ce numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020404ce Time: 1.00466
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_relu_nn_v1 Tactic: 0x000000000204048a numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x000000000204048a Time: 0.480987
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x64_stage3_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000020404f2 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020404f2 Time: 0.683739
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_nn_v1 Tactic: 0x00000000020405a1 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020405a1 Time: 0.447927
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_stages_32x5_nn_v1 Tactic: 0x0000000002040700 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x0000000002040700 Time: 0.457289
[03/18/2024-15:13:07] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_nn_v1 Tactic: 0x00000000020400b6 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:07] [V] [TRT] Tactic: 0x00000000020400b6 Time: 0.4608
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_stages_32x5_nn_v1 Tactic: 0x00000000020402e5 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000020402e5 Time: 0.465486
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x32_stage4_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000002040416 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000002040416 Time: 0.613815
[03/18/2024-15:13:08] [V] [TRT] Fastest Tactic: 0x00000000000200fb Time: 0.287598
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_strided Tactic: 0xdec24e75875e331b
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xdec24e75875e331b Time: 0.165006
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_strided Tactic: 0xa7e51cc94b1422a2
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xa7e51cc94b1422a2 Time: 0.217998
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x3d8e7318766eb7dc
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x3d8e7318766eb7dc Time: 0.172763
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x86e575ac0953a218
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x86e575ac0953a218 Time: 0.429495
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x93d63ec59e26a994
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x93d63ec59e26a994 Time: 0.464759
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x350fa92a3841d3f8
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x350fa92a3841d3f8 Time: 0.640585
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0xbe1fd751d1abb95e
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xbe1fd751d1abb95e Time: 0.479232
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x7bb6e0d53fc5ff66
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x7bb6e0d53fc5ff66 Time: 0.493714
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xad900cb3d99acf3d
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xad900cb3d99acf3d Time: 0.46709
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x9e7119e6665ed23e
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x9e7119e6665ed23e Time: 0.832503
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xff74b048c704a0c3
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xff74b048c704a0c3 Time: 0.433591
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x7f88a42f41dd3253
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x7f88a42f41dd3253 Time: 0.329582
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0xd8431473bb5f91ee
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xd8431473bb5f91ee Time: 0.227913
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x611e899dccd3003a
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x611e899dccd3003a Time: 0.183296
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_strided Tactic: 0x9c2afe40f043a2af
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x9c2afe40f043a2af Time: 0.199095
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x7cc22b876c6d2b93
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x7cc22b876c6d2b93 Time: 0.231278
[03/18/2024-15:13:08] [V] [TRT] Fastest Tactic: 0xdec24e75875e331b Time: 0.165006
[03/18/2024-15:13:08] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskDeconvolutionV2 Tactic: 0xdec24e75875e331b
[03/18/2024-15:13:08] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,2880,32) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.330167
[03/18/2024-15:13:08] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.330167
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58: 62 available tactics, 44 unparsable, 9 pruned, 53 remaining after tactic pruning.
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskGemmDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x64_stage3_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000000204f2 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000204f2 Time: 0.361326
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_relu_nn_v1 Tactic: 0x00000000000203ae numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000203ae Time: 0.332507
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x128x32_stage3_warpsize4x2x1_tensor16x8x16 Tactic: 0x00000000000203af numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000203af Time: 0.35957
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x32_stage4_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000000020416 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020416 Time: 0.496777
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x256_ldg8_relu_nn_v1 Tactic: 0x000000000002041d numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002041d Time: 0.335287
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x64x64_stage3_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000000020462 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020462 Time: 0.473381
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_relu_nn_v1 Tactic: 0x000000000002047b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002047b Time: 0.330167
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_relu_nn_v1 Tactic: 0x000000000002048a numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002048a Time: 0.409463
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_stages_32x3_nn_v1 Tactic: 0x00000000000204ca numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000204ca Time: 0.315831
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x64x32_stage3_warpsize4x1x1_tensor16x8x16 Tactic: 0x00000000000204ce numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000204ce Time: 0.470894
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm86_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x128x32_stage2_warpsize4x2x1_tensor16x8x16 Tactic: 0x00000000000204df numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000204df Time: 0.511269
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_stages_64x4_nn_v1 Tactic: 0x00000000000204f0 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000204f0 Time: 0.364398
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_sliced1x2_ldg8_relu_nn_v1 Tactic: 0x0000000000020032 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020032 Time: 0.319931
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize64x32x64_stage5_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000000020540 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020540 Time: 0.784091
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_nn_v1 Tactic: 0x00000000000205a1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000205a1 Time: 0.327095
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_relu_stages_32x6_nn_v1 Tactic: 0x00000000000205b3 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000205b3 Time: 0.419255
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x256_ldg8_nn_v1 Tactic: 0x00000000000205f1 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000205f1 Time: 0.33163
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_relu_stages_32x6_nn_v1 Tactic: 0x0000000000020608 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020608 Time: 0.376832
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_relu_nn_v1 Tactic: 0x00000000000206b5 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000206b5 Time: 0.288475
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_relu_stages_32x3_nn_v1 Tactic: 0x00000000000206b8 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000206b8 Time: 0.317879
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_stages_64x5_nn_v1 Tactic: 0x00000000000206cb numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000206cb Time: 0.439003
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_stages_32x5_nn_v1 Tactic: 0x0000000000020700 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020700 Time: 0.376978
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_stages_32x6_nn_v1 Tactic: 0x0000000000020718 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020718 Time: 0.341138
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_nn_v1 Tactic: 0x000000000002072e numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002072e Time: 0.337774
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_relu_stages_64x5_nn_v1 Tactic: 0x00000000000202ea numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000202ea Time: 0.563054
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_nn_v1 Tactic: 0x0000000000020153 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020153 Time: 0.314514
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_relu_nn_v1 Tactic: 0x00000000000201b7 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000201b7 Time: 0.337042
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_relu_stages_64x5_nn_v1 Tactic: 0x0000000000020146 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020146 Time: 0.442514
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_relu_stages_64x4_nn_v1 Tactic: 0x00000000000201cc numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000201cc Time: 0.43915
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x128_ldg8_nn_v1 Tactic: 0x0000000000020101 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020101 Time: 0.32384
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_relu_stages_64x4_nn_v1 Tactic: 0x000000000002027b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002027b Time: 0.37888
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_ldg8_nn_v1 Tactic: 0x00000000000200fb numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000200fb Time: 0.289353
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_stages_32x5_nn_v1 Tactic: 0x00000000000202e5 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000202e5 Time: 0.331191
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_stages_64x4_nn_v1 Tactic: 0x00000000000200ee numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000200ee Time: 0.382537
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_nn_v1 Tactic: 0x00000000000200b6 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000200b6 Time: 0.342715
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize32x32x64_stage6_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000000202fd numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000202fd Time: 0.725696
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_sliced1x2_ldg8_nn_v1 Tactic: 0x00000000000200a4 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000200a4 Time: 0.335726
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize64x128x32_stage5_warpsize2x2x1_tensor16x8x16 Tactic: 0x000000000002031c numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002031c Time: 0.464311
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x64_sliced1x2_ldg8_nn_v1 Tactic: 0x000000000002007b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002007b Time: 0.318162
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize64x64x64_stage4_warpsize2x2x1_tensor16x8x16 Tactic: 0x000000000002032f numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002032f Time: 0.474405
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x128_ldg8_stages_32x6_nn_v1 Tactic: 0x000000000002005b numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000002005b Time: 0.482597
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x256x32_stage3_warpsize2x4x1_tensor16x8x16 Tactic: 0x0000000000020355 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020355 Time: 0.317733
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_64x64_ldg8_stages_64x5_nn_v1 Tactic: 0x0000000000020009 numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000000020009 Time: 0.439735
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x64x32_stage5_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000000203ad numSplitK: 1 numBuffers: 0 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000203ad Time: 0.473819
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_nn_v1 Tactic: 0x000000000204072e numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000204072e Time: 0.466651
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize256x64x32_stage3_warpsize4x1x1_tensor16x8x16 Tactic: 0x00000000020404ce numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000020404ce Time: 0.986697
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_256x64_ldg8_relu_nn_v1 Tactic: 0x000000000204048a numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000204048a Time: 0.479086
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x64_stage3_warpsize2x2x1_tensor16x8x16 Tactic: 0x00000000020404f2 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000020404f2 Time: 0.670455
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_nn_v1 Tactic: 0x00000000020405a1 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000020405a1 Time: 0.448366
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_stages_32x5_nn_v1 Tactic: 0x0000000002040700 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000002040700 Time: 0.455095
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_nn_v1 Tactic: 0x00000000020400b6 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000020400b6 Time: 0.45685
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: ampere_h16816gemm_128x128_ldg8_relu_stages_32x5_nn_v1 Tactic: 0x00000000020402e5 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000020402e5 Time: 0.461824
[03/18/2024-15:13:08] [V] [TRT] Set Tactic Name: sm80_xmma_gemm_f16f16_f16f16_f16_nn_n_tilesize128x128x32_stage4_warpsize2x2x1_tensor16x8x16 Tactic: 0x0000000002040416 numSplitK: 2 numBuffers: 1 numKernels: 1
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x0000000002040416 Time: 0.610011
[03/18/2024-15:13:08] [V] [TRT] Fastest Tactic: 0x00000000000206b5 Time: 0.288475
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_strided Tactic: 0xdec24e75875e331b
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xdec24e75875e331b Time: 0.164864
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_strided Tactic: 0xa7e51cc94b1422a2
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xa7e51cc94b1422a2 Time: 0.220059
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x3d8e7318766eb7dc
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x3d8e7318766eb7dc Time: 0.173934
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x86e575ac0953a218
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x86e575ac0953a218 Time: 0.43125
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x93d63ec59e26a994
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x93d63ec59e26a994 Time: 0.477787
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x350fa92a3841d3f8
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x350fa92a3841d3f8 Time: 0.545499
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0xbe1fd751d1abb95e
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xbe1fd751d1abb95e Time: 0.495762
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x7bb6e0d53fc5ff66
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x7bb6e0d53fc5ff66 Time: 0.515666
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xad900cb3d99acf3d
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xad900cb3d99acf3d Time: 0.477915
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x9e7119e6665ed23e
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x9e7119e6665ed23e Time: 0.975433
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xff74b048c704a0c3
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xff74b048c704a0c3 Time: 0.509952
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x7f88a42f41dd3253
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x7f88a42f41dd3253 Time: 0.351671
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0xd8431473bb5f91ee
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0xd8431473bb5f91ee Time: 0.24459
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x611e899dccd3003a
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x611e899dccd3003a Time: 0.196169
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_strided Tactic: 0x9c2afe40f043a2af
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x9c2afe40f043a2af Time: 0.201289
[03/18/2024-15:13:08] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_strided Tactic: 0x7cc22b876c6d2b93
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x7cc22b876c6d2b93 Time: 0.233765
[03/18/2024-15:13:08] [V] [TRT] Fastest Tactic: 0xdec24e75875e331b Time: 0.164864
[03/18/2024-15:13:08] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskDeconvolutionV2 Tactic: 0xdec24e75875e331b
[03/18/2024-15:13:08] [V] [TRT] *************** Autotuning format combination: Half(129600,1:16,1440,16) -> Half(1036800,1:16,5760,32) long-strided ***************
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:08] [V] [TRT] CaskDeconvolutionV2 has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] *************** Autotuning format combination: Half(129600,1:16,1440,16) -> Half(518400,1:16,2880,16) ***************
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CudnnDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CudnnDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (GemmDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] GemmDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolution)
[03/18/2024-15:13:08] [V] [TRT] CaskDeconvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: ConvTranspose_56 + BatchNormalization_57 + Relu_58 (CaskDeconvolutionV2)
[03/18/2024-15:13:08] [V] [TRT] CaskDeconvolutionV2 has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:08] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CudaDepthwiseConvolution)
[03/18/2024-15:13:08] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:08] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (FusedConvActConvolution)
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000007ffff Time: 3.02095
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000affff Time: 4.1384
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000effff Time: 4.52272
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000000fffff Time: 5.08709
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000019ffff Time: 4.7006
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000001affff Time: 4.98776
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000024ffff Time: 4.84879
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000027ffff Time: 4.00867
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000002dffff Time: 3.93435
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000036ffff Time: 4.06835
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000004cffff Time: 3.80928
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x000000000062ffff Time: 4.26496
[03/18/2024-15:13:08] [V] [TRT] Tactic: 0x00000000006effff Time: 4.49229
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x000000000077ffff Time: 4.18582
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x000000000086ffff Time: 4.74814
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x000000000089ffff Time: 3.62423
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x000000000097ffff Time: 4.82028
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x000000000098ffff Time: 3.69386
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x00000000009fffff Time: 3.52431
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 4.69358
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000a4ffff Time: 4.15495
[03/18/2024-15:13:09] [V] [TRT] Fastest Tactic: 0x000000000007ffff Time: 3.02095
[03/18/2024-15:13:09] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CudnnConvolution)
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000000 Time: 8.66026
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000001 Time: 3.03616
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000002 Time: 10.9967
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000005 Time: 22.9124
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.37246
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000038 Time: 8.98633
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x0000000000000039 Time: 3.08486
[03/18/2024-15:13:09] [V] [TRT] Tactic: 0x000000000000003a Time: 11.159
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x000000000000003d Time: 22.9231
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x000000000000003e Time: 2.44196
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x0000000000000070 Time: 8.97624
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x0000000000000071 Time: 4.06543
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x0000000000000072 Time: 11.9075
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x0000000000000075 Time: 22.8384
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x0000000000000076 Time: 2.4418
[03/18/2024-15:13:10] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 2.37246
[03/18/2024-15:13:10] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskGemmConvolution)
[03/18/2024-15:13:10] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:10] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:10] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:10] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 4.49799
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 3.94737
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 4.21274
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 2.41298
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 7.37134
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 6.87616
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 7.62192
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 11.6985
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:10] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 6.69989
[03/18/2024-15:13:10] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 5.43552
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 4.06104
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 6.69506
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 6.38991
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x4727434768e46395 Time: 4.60054
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 7.38143
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 6.65585
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 5.70939
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 4.41666
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 4.23322
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 6.57627
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 7.12631
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 6.3981
[03/18/2024-15:13:11] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 2.41298
[03/18/2024-15:13:11] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:13:11] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) -> Float(2073600,1,11520,64) ***************
[03/18/2024-15:13:11] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:11] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:11] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 3.27358
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 6.83067
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 3.87408
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 6.66229
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 3.59877
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 4.03953
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 6.3311
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 6.00518
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:11] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 4.13038
[03/18/2024-15:13:11] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 5.29876
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 3.5464
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 4.18611
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 7.58826
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 7.16595
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 11.8048
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 7.8671
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 4.01613
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 4.24185
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 6.89942
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 4.09995
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 3.53367
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 7.17736
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 6.0397
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 6.21599
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 6.43584
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x634e99502974e4da Time: 6.92385
[03/18/2024-15:13:12] [V] [TRT] Fastest Tactic: 0x27b316f52c109002 Time: 3.27358
[03/18/2024-15:13:12] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x27b316f52c109002
[03/18/2024-15:13:12] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) -> Float(518400,1:4,2880,16) ***************
[03/18/2024-15:13:12] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CudaDepthwiseConvolution)
[03/18/2024-15:13:12] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:12] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskGemmConvolution)
[03/18/2024-15:13:12] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:12] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:12] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:12] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 3.97283
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 3.88319
[03/18/2024-15:13:12] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:12] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 3.55328
[03/18/2024-15:13:12] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 3.55328
[03/18/2024-15:13:12] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:12] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) -> Half(2073600,32400,180,1) ***************
[03/18/2024-15:13:12] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CudnnConvolution)
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x0000000000000000 Time: 6.99904
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x0000000000000001 Time: 4.65291
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x0000000000000002 Time: 9.83991
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x0000000000000005 Time: 22.5448
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x0000000000000006 Time: 3.07624
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x0000000000000038 Time: 8.8794
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x000000000000003a Time: 9.69494
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x000000000000003d Time: 22.3279
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x000000000000003e Time: 2.91884
[03/18/2024-15:13:13] [V] [TRT] Fastest Tactic: 0x000000000000003e Time: 2.91884
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskGemmConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x000000000000003e
[03/18/2024-15:13:13] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) -> Half(1036800,32400:2,180,1) ***************
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (FusedConvActConvolution)
[03/18/2024-15:13:13] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) -> Half(518400,1:4,2880,16) ***************
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) -> Float(2073600,32400,180,1) ***************
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) -> Half(259200,1:8,1440,8) ***************
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CudaDepthwiseConvolution)
[03/18/2024-15:13:13] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskGemmConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskFlattenConvolution)
[03/18/2024-15:13:13] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:13] [V] [TRT] --------------- Timing Runner: Conv_60 + Relu_61 (CaskConvolution)
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.527067
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.53365
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 1.08924
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.639712
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 1.18828
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.645705
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 1.08325
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.925257
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 1.24987
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.679515
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.936951
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 1.15489
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 1.10414
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 1.20715
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.582802
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.947785
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.994011
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 1.07666
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.567881
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 1.07593
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.549595
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.828416
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.545646
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.655214
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.612937
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.5632
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.562469
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 1.14274
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 1.25165
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:13] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 1.15712
[03/18/2024-15:13:13] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.549595
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.64629
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.651849
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.982162
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.797403
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.520777
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.561737
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.726853
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.530286
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.638098
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.754834
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.793161
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 1.17014
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.957303
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.898926
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.674272
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 1.95189
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.679497
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.514926
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.530578
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.697051
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 1.14044
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.944713
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.692361
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.757202
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.94091
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.980261
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 1.23084
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 1.13225
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.497079
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 1.01903
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 1.10972
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 1.04843
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.660919
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.770926
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.719287
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.640859
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.976603
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 1.04433
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.745911
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.629029
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.905362
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.776046
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 2.04727
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 1.1214
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.936375
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.544914
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.67749
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.541403
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.546057
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.851675
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.97307
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 1.16326
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.624494
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.655506
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.92043
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.584663
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 1.16312
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.694711
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 1.01259
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 2.09393
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.613669
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.96885
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 1.27649
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.965632
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 1.00791
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.761125
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 1.04594
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.592896
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.73387
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 1.02517
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 1.09831
[03/18/2024-15:13:14] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.642341
[03/18/2024-15:13:14] [V] [TRT] Fastest Tactic: 0xb4bec086187edcfc Time: 0.497079
[03/18/2024-15:13:14] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:14] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:14] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:14] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CudaDepthwiseConvolution)
[03/18/2024-15:13:14] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:14] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (FusedConvActConvolution)
[03/18/2024-15:13:14] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:14] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CudnnConvolution)
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0000000000000000 Time: 5.32348
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0000000000000001 Time: 3.92455
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0000000000000002 Time: 6.11518
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0000000000000005 Time: 23.7199
[03/18/2024-15:13:14] [V] [TRT] Tactic: 0x0000000000000006 Time: 4.17924
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000038 Time: 6.01749
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000039 Time: 3.58093
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x000000000000003a Time: 5.66023
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x000000000000003d Time: 23.9477
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x000000000000003e Time: 4.05972
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000070 Time: 5.91916
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000071 Time: 4.92003
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000072 Time: 5.9256
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000075 Time: 24.1445
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x0000000000000076 Time: 3.77125
[03/18/2024-15:13:15] [V] [TRT] Fastest Tactic: 0x0000000000000039 Time: 3.58093
[03/18/2024-15:13:15] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskGemmConvolution)
[03/18/2024-15:13:15] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:15] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:15] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:15] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 4.58503
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 3.90949
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 3.91402
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 2.78174
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 4.09659
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 4.08664
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:15] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 8.39651
[03/18/2024-15:13:15] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 11.5082
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 3.41343
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 6.03312
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 4.212
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 7.63042
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 5.78765
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x4727434768e46395 Time: 4.69914
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 3.79246
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 3.49374
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 6.35246
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 3.94971
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 4.1175
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 3.55899
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 7.46553
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 3.46785
[03/18/2024-15:13:16] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 2.78174
[03/18/2024-15:13:16] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:16] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:13:16] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:16] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:16] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 3.11208
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 3.50544
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 4.17792
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 3.53485
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 3.77051
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 3.9074
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 3.38988
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 6.69447
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:16] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 4.39033
[03/18/2024-15:13:16] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 5.33255
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 3.49872
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 4.43479
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 7.21919
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 7.04132
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 4.1254
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 7.94446
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 4.14893
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 3.37408
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 3.6055
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 4.38667
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 3.66972
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 3.60697
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 6.9335
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 3.51408
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 6.50138
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x634e99502974e4da Time: 3.60975
[03/18/2024-15:13:17] [V] [TRT] Fastest Tactic: 0x27b316f52c109002 Time: 3.11208
[03/18/2024-15:13:17] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x27b316f52c109002
[03/18/2024-15:13:17] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:17] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CudaDepthwiseConvolution)
[03/18/2024-15:13:17] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:17] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskGemmConvolution)
[03/18/2024-15:13:17] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:17] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:17] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:17] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 2.22076
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 2.25353
[03/18/2024-15:13:17] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 1.98364
[03/18/2024-15:13:17] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 1.98364
[03/18/2024-15:13:17] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:17] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:13:17] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CudnnConvolution)
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x0000000000000000 Time: 6.42281
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x0000000000000001 Time: 7.17224
[03/18/2024-15:13:17] [V] [TRT] Tactic: 0x0000000000000002 Time: 5.49581
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x0000000000000005 Time: 23.56
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x0000000000000006 Time: 4.19753
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x0000000000000038 Time: 7.47023
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x000000000000003a Time: 5.31295
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x000000000000003d Time: 23.5026
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x000000000000003e Time: 4.26862
[03/18/2024-15:13:18] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 4.19753
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskGemmConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:13:18] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (FusedConvActConvolution)
[03/18/2024-15:13:18] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 2.0521
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 1.89586
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 1.47851
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 2.29478
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x360278e347d63410 Time: 2.3394
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 2.18463
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 2.30078
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 2.06672
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 2.44982
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 2.17483
[03/18/2024-15:13:18] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 1.47851
[03/18/2024-15:13:18] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:18] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CudaDepthwiseConvolution)
[03/18/2024-15:13:18] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskGemmConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskFlattenConvolution)
[03/18/2024-15:13:18] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:18] [V] [TRT] --------------- Timing Runner: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (CaskConvolution)
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 1.06847
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.754542
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.72939
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.631077
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.495762
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.742839
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.774729
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.723374
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.620251
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.867474
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.973531
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.72075
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.770341
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.746642
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 1.29741
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.715483
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.702025
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.752494
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.971776
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.765513
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 1.14044
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.544914
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.820809
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.84875
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 1.02254
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 1.00235
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.837925
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.632832
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.759515
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.666185
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.897902
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.799305
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.848329
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.625664
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.895269
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.809106
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 1.09056
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.95232
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 1.03965
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.797842
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.785847
[03/18/2024-15:13:18] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:18] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.779264
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.624238
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.711534
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.911653
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.946021
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.611602
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.845531
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.905655
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.756297
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.586459
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.667502
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.585289
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.72192
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.752073
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.509952
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 1.80838
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.653925
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.563086
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.742546
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.735963
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.774437
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.840558
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.699099
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.9216
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.87552
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.634295
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.86923
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.647461
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.576073
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.599771
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 1.08705
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.952466
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.671451
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.727771
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.640585
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 1.20393
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x6af049035146c349 Time: 1.0654
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.661797
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.744009
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 1.06352
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.834706
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.655945
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.824466
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.944274
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.738629
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.848311
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.697344
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 1.05706
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.613522
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.759369
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.598747
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.735671
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.613815
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.601234
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.623936
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.94208
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 1.69282
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 1.06759
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.734501
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 1.55984
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.703621
[03/18/2024-15:13:19] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.734354
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0xa927df92ac1ef1b8 Time: 0.495762
[03/18/2024-15:13:19] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:19] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:19] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CudaDepthwiseConvolution)
[03/18/2024-15:13:19] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (FusedConvActConvolution)
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.202752
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000000affff Time: 0.341577
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000000effff Time: 0.362496
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.197047
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.19573
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000001affff Time: 0.440027
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.370542
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.220891
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.209481
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.215918
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.212261
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.203337
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000006effff Time: 0.503808
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.218112
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.302373
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.202313
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.284672
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.208311
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.206409
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.22133
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000a4ffff Time: 0.415598
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0x000000000019ffff Time: 0.19573
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CudnnConvolution)
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.339822
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.349915
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.369225
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.22397
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.450414
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.138386
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.283355
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.332361
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003a Time: 0.396142
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003c Time: 1.40332
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003d Time: 0.398331
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003e Time: 0.136631
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.279845
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.379904
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.277504
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.46432
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.397134
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.136411
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0x0000000000000076 Time: 0.136411
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.242103
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.345563
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.366007
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.127634
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.624078
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.764928
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.434176
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.30661
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.757029
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.574464
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.398514
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.182272
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.342455
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.470455
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.744594
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.841435
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.416475
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.419109
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.55808
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.838949
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.433737
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.770194
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.127634
[03/18/2024-15:13:19] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:19] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.282039
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.475867
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.260681
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.324315
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.318171
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.190153
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.4039
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.209189
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.362057
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.51712
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.432128
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.436224
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.372297
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.636635
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.179931
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.179931
[03/18/2024-15:13:19] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:19] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CudaDepthwiseConvolution)
[03/18/2024-15:13:19] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.503808
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.497664
[03/18/2024-15:13:19] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.476014
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 0.476014
[03/18/2024-15:13:19] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:19] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CudnnConvolution)
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.284672
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.342455
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.284672
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.28512
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.618496
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.31365
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.367616
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003a Time: 0.294034
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003c Time: 1.3195
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003d Time: 0.534089
[03/18/2024-15:13:19] [V] [TRT] Tactic: 0x000000000000003e Time: 2.14879
[03/18/2024-15:13:19] [V] [TRT] Fastest Tactic: 0x0000000000000000 Time: 0.284672
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:19] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:19] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000000
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (FusedConvActConvolution)
[03/18/2024-15:13:20] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.552375
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.135022
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.0776046
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.463287
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.502638
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.124926
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.127271
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.211237
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.212553
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.20875
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.0776046
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CudaDepthwiseConvolution)
[03/18/2024-15:13:20] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.115346
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0922331
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.164256
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0945006
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.120706
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0896731
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.138606
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.136923
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.136117
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0864549
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.157989
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.139927
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.138167
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.129097
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.111909
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.136923
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.128658
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.150235
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.098816
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.130121
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0984503
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.074912
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.083968
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0795017
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0928914
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0941349
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0829417
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.126903
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.147895
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.135168
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0860091
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.086016
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.083456
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.127262
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.08944
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0800914
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.108427
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.0991086
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0945714
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.0789829
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0827086
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0897486
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.133915
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.139264
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0538697
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0844069
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.220599
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.0770194
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0814811
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0754103
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0792137
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.129975
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.127342
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.0765074
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.087552
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.109275
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.0718194
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.130048
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.132994
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0740937
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.130341
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.155794
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.154331
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.0789943
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0491032
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0562225
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0774583
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.0498834
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.127342
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.0780434
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0776046
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.0551985
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0564495
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.222062
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.126743
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.111177
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.110811
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.104741
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0769417
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0799451
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.086016
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.142921
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.133266
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0845531
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0843337
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.126245
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.0826514
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.13568
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.0923063
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.128665
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.230555
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.0786423
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.132946
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.139337
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.131145
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.130926
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0869691
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0685592
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.105399
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0884297
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0745486
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.139776
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0810423
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0491032
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CudaDepthwiseConvolution)
[03/18/2024-15:13:20] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (FusedConvActConvolution)
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.168375
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000000affff Time: 0.334117
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000000effff Time: 0.342766
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.161792
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.160914
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000001affff Time: 0.361472
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.225294
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.171301
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.160914
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.169399
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.165742
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.159305
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000006effff Time: 0.418377
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.212261
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.38725
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.197193
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.340261
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.202898
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.201143
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.210651
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000a4ffff Time: 0.480402
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x000000000062ffff Time: 0.159305
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CudnnConvolution)
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.342309
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.384731
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.319049
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.36192
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.51595
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.150235
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.307931
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.352256
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003a Time: 0.307378
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003c Time: 1.2111
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003d Time: 0.434907
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003e Time: 0.141458
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.294181
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.294327
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.294181
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.22105
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.402327
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.138825
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x0000000000000076 Time: 0.138825
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.249125
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.364398
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.385902
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.133486
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.64512
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.78731
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.361472
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.376247
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.799899
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.603282
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.418098
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.191621
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.404626
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.420571
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.912823
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.752933
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.362057
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.413111
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.450121
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.75232
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.422327
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.758638
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.133486
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.289499
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.373029
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.26741
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.331904
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.318171
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.183442
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.50747
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.2048
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.391461
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.394386
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.431397
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.346405
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.302519
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.63371
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.178619
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.178619
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CudaDepthwiseConvolution)
[03/18/2024-15:13:20] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.500882
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.50571
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.544768
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x999e005e3b016ea6 Time: 0.500882
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CudnnConvolution)
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.312174
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.31232
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.369225
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.32228
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.516535
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.207287
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.31115
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003a Time: 0.310857
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003c Time: 1.29799
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003d Time: 0.415744
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x000000000000003e Time: 0.215479
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 0.207287
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (FusedConvActConvolution)
[03/18/2024-15:13:20] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.474843
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.141824
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.0779931
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.501321
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.434907
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.127927
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.130414
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.217966
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.226011
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.221769
[03/18/2024-15:13:20] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.0779931
[03/18/2024-15:13:20] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CudaDepthwiseConvolution)
[03/18/2024-15:13:20] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskGemmConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskFlattenConvolution)
[03/18/2024-15:13:20] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:20] [V] [TRT] --------------- Timing Runner: Conv_64 (CaskConvolution)
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.115712
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.09216
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.158894
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0887954
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.114688
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0889234
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.140581
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.138971
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.138466
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0878331
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.158281
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.140286
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.13941
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.130194
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.113006
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.137947
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.128366
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.149243
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.098656
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.129246
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0987429
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.0746789
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0837486
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.07936
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0924297
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0947931
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0830171
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.127561
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.148919
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.136121
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0861623
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0839086
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.0826514
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.126391
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.088944
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0787749
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.107353
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.0981509
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0939154
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.077984
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0825783
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0891611
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.132535
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.138311
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0546133
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.084992
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.218697
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.0742446
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0788617
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0729234
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0775314
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.125733
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.12288
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.0740206
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.0893806
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.108105
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.0720297
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.128293
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.132535
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0735817
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.129243
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.151698
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.155648
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.0772389
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0504198
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0564526
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:20] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0774583
[03/18/2024-15:13:20] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.0511512
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.12917
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.0780297
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0762149
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.055101
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0565592
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.22411
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.127342
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.112185
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.108837
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.102699
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0759954
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0810377
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.086016
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.142629
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.132827
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0845669
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0842491
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.126537
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.082944
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.136704
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.0935497
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.129317
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.232727
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.0775314
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.134144
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.140069
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.131237
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.130999
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0870286
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0693394
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.104814
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0886423
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.074752
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.138898
[03/18/2024-15:13:21] [V] [TRT] Conv_64 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0799451
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0504198
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:21] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudaDepthwiseConvolution)
[03/18/2024-15:13:21] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (FusedConvActConvolution)
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.169399
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.159744
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.159159
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.223232
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.169545
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.159744
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.171154
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.179488
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.172617
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.183858
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.257317
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.171301
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.241381
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.176128
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.174373
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.211383
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x000000000019ffff Time: 0.159159
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudnnConvolution)
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.230839
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.349769
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.204654
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.09071
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.397897
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.136338
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.187685
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.326363
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003a Time: 0.185906
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003c Time: 0.947931
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003d Time: 0.47616
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003e Time: 0.13195
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.182126
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.182126
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.182126
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.10109
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.376247
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.129609
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x0000000000000076 Time: 0.129609
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.236544
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.344197
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.364837
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.127406
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.713289
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.68213
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.436384
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.296814
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.664567
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.577243
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.400091
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.183442
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.273961
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.409746
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.912823
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.753518
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.356937
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.415013
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.451589
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.857673
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.492
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.772242
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.127406
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.284672
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.366885
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.361787
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.390729
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.321682
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.192805
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.40581
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.211968
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.36747
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.390875
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.428334
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.343749
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.300763
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.811593
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.178761
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.178761
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudaDepthwiseConvolution)
[03/18/2024-15:13:21] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.553691
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.596699
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.478208
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 0.478208
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudnnConvolution)
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.207579
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.207433
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.207433
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.857819
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.413989
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.06
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.197339
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003a Time: 0.197339
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003c Time: 0.863525
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003d Time: 0.472494
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003e Time: 2.14133
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x0000000000000038 Time: 0.197339
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000038
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (FusedConvActConvolution)
[03/18/2024-15:13:21] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.550473
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.128809
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.07424
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.441783
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.4864
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.126969
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.129893
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.215771
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.217234
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.213285
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.07424
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudaDepthwiseConvolution)
[03/18/2024-15:13:21] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:21] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.111326
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0893074
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.159013
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0906971
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.116882
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0909897
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.133925
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.132752
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.131257
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0838949
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.152283
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.135387
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.13451
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.129682
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.11176
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.136485
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.128219
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.149797
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.09896
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.129463
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0983771
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.075264
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0840411
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0797257
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0930446
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0965714
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0838217
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.12845
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.149797
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.13669
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0871131
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0853577
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.0845577
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.128585
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.0900251
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0797989
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.108178
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.0986697
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0941989
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.0791406
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0828457
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0898194
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.135168
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.142043
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0527741
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0852206
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.223086
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.0759223
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0802377
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0747497
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0789943
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.129223
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.126318
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.0762149
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.0879177
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.10955
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.0741669
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.131145
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.133851
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0748251
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.131584
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.155209
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.156379
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.0789897
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0495421
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0566613
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0781166
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.050176
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.131365
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.0787749
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.077824
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.0553935
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0571855
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.22971
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.130706
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.114688
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.111559
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.105326
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0774491
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.079584
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.0857966
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.142336
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.132681
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0844069
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.083968
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.126098
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.0827977
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.138094
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.092352
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.128597
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.230693
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.0784823
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.132974
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.139191
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.132242
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.132096
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0876251
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0690956
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.106057
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0915817
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0749143
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.140197
[03/18/2024-15:13:21] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0816274
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0495421
[03/18/2024-15:13:21] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:21] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudaDepthwiseConvolution)
[03/18/2024-15:13:21] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (FusedConvActConvolution)
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.168521
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.161938
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.161061
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.225865
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.171593
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.161513
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.172325
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.174226
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.167643
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.178469
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.24971
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.166327
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.23552
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.171008
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.169545
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.210505
[03/18/2024-15:13:21] [V] [TRT] Fastest Tactic: 0x000000000019ffff Time: 0.161061
[03/18/2024-15:13:21] [V] [TRT] --------------- Timing Runner: Conv_67 (CudnnConvolution)
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.223525
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.375223
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.223671
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.09887
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.435931
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.150674
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.208896
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.337774
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003a Time: 0.196169
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003c Time: 0.969289
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003d Time: 0.392923
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x000000000000003e Time: 0.135241
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.186661
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.186661
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.186661
[03/18/2024-15:13:21] [V] [TRT] Tactic: 0x0000000000000074 Time: 0.945166
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.471058
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.13173
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x0000000000000076 Time: 0.13173
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.233179
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.339383
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.360009
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.125513
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.746496
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.647753
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.344357
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.349915
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.840265
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.591287
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.500151
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.190757
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.283502
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.420279
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.816713
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.753664
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.289499
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.423497
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.461093
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.780727
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.443831
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.868498
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.125513
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.42101
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.379918
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.271506
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.338066
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.440649
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.190171
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.36372
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.211113
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.367909
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.514194
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.425106
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.448805
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.3584
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.625957
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.175982
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.175982
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CudaDepthwiseConvolution)
[03/18/2024-15:13:22] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.493861
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.503808
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.469577
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 0.469577
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CudnnConvolution)
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.204046
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.204069
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.203776
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000004 Time: 0.927598
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.426235
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.200553
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.191781
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003a Time: 0.191781
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003c Time: 1.03863
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003d Time: 0.404041
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003e Time: 0.206555
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x0000000000000038 Time: 0.191781
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000038
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (FusedConvActConvolution)
[03/18/2024-15:13:22] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.445879
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.130999
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.0751909
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.449097
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.438711
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.128955
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.130999
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.216503
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.218112
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.214025
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.0751909
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CudaDepthwiseConvolution)
[03/18/2024-15:13:22] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskGemmConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_67 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.110885
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0879909
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.15989
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0898194
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.11637
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.089904
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.14189
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.137435
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.133339
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0846994
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.154299
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.136862
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.136121
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.126757
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.110747
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.134144
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.126098
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.14731
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.09728
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.127333
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0972069
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.0736549
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0824183
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0779063
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0918674
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.094208
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0837463
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.126619
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.147749
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.135013
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0856594
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0845531
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.0831634
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.126757
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.0890126
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0791406
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.107568
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.0982903
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.093696
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.0782126
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0825783
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0891611
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.132901
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.138021
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0546149
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0833829
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.217381
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.073856
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0787017
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0726971
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0776937
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.125952
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.123246
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.0740937
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.0866011
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.108987
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.0713021
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.126757
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.129093
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0727771
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.127342
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.149504
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.150528
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.074752
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0498834
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0561737
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0762149
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.0506636
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.126699
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.0765806
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0748251
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.0549547
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0559771
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.224402
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.128
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.112933
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.109662
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.103497
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0764251
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0782629
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.0853577
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.143141
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.130421
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0830994
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0827977
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.124343
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.081392
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.133109
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.0920869
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.127049
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.228069
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.0762149
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.132242
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.137746
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.129975
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.129609
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.086016
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.068608
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.103863
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0877714
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0741737
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.137801
[03/18/2024-15:13:22] [V] [TRT] Conv_67 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0796526
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0498834
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:22] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CudaDepthwiseConvolution)
[03/18/2024-15:13:22] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (FusedConvActConvolution)
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.165888
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.159305
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.158866
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.221477
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.168667
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.1584
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.166766
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.163109
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.172325
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.190757
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.265655
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.177879
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.360562
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.182418
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.181577
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.18944
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x00000000002dffff Time: 0.1584
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CudnnConvolution)
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.519753
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.385317
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.515218
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.82287
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.513147
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.158135
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.428891
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.367909
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003a Time: 0.420425
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003c Time: 1.76889
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003d Time: 0.433737
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x000000000000003e Time: 0.151113
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.397019
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.396727
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.455387
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.69648
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.495031
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.149504
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x0000000000000076 Time: 0.149504
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.384
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.360741
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.382245
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.132681
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.738597
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.708315
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.455973
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.309248
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.70336
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.640585
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.520338
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.186953
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.281454
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.515511
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.788041
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.750153
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.291255
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.423497
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.461093
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.979968
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.442075
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.876105
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.132681
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.296375
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.380928
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.273262
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.338359
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.334263
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.19605
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.62743
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.215479
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.384585
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.394843
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.432
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.346834
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.304567
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.701879
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.180078
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.180078
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CudaDepthwiseConvolution)
[03/18/2024-15:13:22] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:22] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.619959
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.499566
[03/18/2024-15:13:22] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.482743
[03/18/2024-15:13:22] [V] [TRT] Fastest Tactic: 0xb443c221fcb1565b Time: 0.482743
[03/18/2024-15:13:22] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:22] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:22] [V] [TRT] --------------- Timing Runner: Conv_70 (CudnnConvolution)
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.868791
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.252603
[03/18/2024-15:13:22] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.976443
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.58326
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.563346
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.34759
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.905947
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003a Time: 1.08061
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003c Time: 1.8549
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003d Time: 0.480969
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003e Time: 2.15391
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.252603
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (FusedConvActConvolution)
[03/18/2024-15:13:23] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.469138
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.140069
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.080384
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.480402
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.448512
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.132014
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.134427
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.223232
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.207287
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.203483
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.080384
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CudaDepthwiseConvolution)
[03/18/2024-15:13:23] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.107301
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0857714
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.151845
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0854949
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.110443
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0857234
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.135387
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.135387
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.132827
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0848457
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.156233
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.138971
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.13824
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.128658
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.111835
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.134802
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.126873
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.147895
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.0978149
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.128
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0976457
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.0748983
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0833851
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0790903
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0941349
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0947931
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.083456
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.127488
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.148773
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.135904
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0865943
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0858606
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.08704
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.132681
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.0927451
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0830903
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.113223
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.103205
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0987451
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.0837486
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0857966
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0930834
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.139781
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.145554
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0528518
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0879954
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.231131
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.078336
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0827977
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0765051
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0807566
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.133193
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.130357
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.078336
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.090112
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.112718
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.0740937
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.134368
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.13707
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0767726
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.135314
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.161353
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.161061
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.0800914
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0504823
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0587535
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0803931
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.0507611
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.131511
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.0807497
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0785349
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.0570514
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0586149
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.231264
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.132901
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.1152
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.112274
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.105691
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0776046
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0803109
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.0867474
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.144384
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.132535
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0842606
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0842606
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.126245
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.0825166
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.135739
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.0923063
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.128663
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.2304
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.078608
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.133125
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.138825
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.131072
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.130633
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0866011
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0682118
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.104592
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.087552
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0740091
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.138386
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0804571
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0504823
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CudaDepthwiseConvolution)
[03/18/2024-15:13:23] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (FusedConvActConvolution)
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.169984
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.161353
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.165449
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.223963
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.170862
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.160183
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.168082
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.165029
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.15872
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.168521
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.277943
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.185929
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.261998
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.191634
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.189842
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.19851
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x000000000062ffff Time: 0.15872
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CudnnConvolution)
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.492105
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.385024
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.454656
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.61412
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.44208
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.149504
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.406821
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.441783
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003a Time: 0.46795
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003c Time: 1.7739
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003d Time: 0.420425
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003e Time: 0.144251
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.399214
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.398629
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.398629
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.65888
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.471625
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.146139
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x000000000000003e Time: 0.144251
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.266085
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.390738
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.397897
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.129463
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.750299
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.675694
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.365422
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.428325
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.797696
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.591854
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.412526
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.188709
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.284233
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.41472
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.813934
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.831488
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.291694
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.488448
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.461243
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.765659
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.43285
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.876544
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.129463
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.294473
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.378734
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.27136
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.330021
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.381367
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.184334
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.32432
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.226889
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.396142
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.39819
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.435785
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.350185
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.305737
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.639415
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.180078
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.180078
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CudaDepthwiseConvolution)
[03/18/2024-15:13:23] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.506002
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.51595
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.569783
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x999e005e3b016ea6 Time: 0.506002
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CudnnConvolution)
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.788773
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.248539
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000002 Time: 1.00688
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.85432
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.453486
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.223525
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.01727
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003a Time: 1.00001
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003c Time: 1.84759
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003d Time: 0.525152
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x000000000000003e Time: 0.230254
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 0.223525
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (FusedConvActConvolution)
[03/18/2024-15:13:23] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.611621
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.149504
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.0856503
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.48757
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.446318
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.132041
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.133851
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.222208
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.223817
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.22043
[03/18/2024-15:13:23] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.0856503
[03/18/2024-15:13:23] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CudaDepthwiseConvolution)
[03/18/2024-15:13:23] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskGemmConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskFlattenConvolution)
[03/18/2024-15:13:23] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:23] [V] [TRT] --------------- Timing Runner: Conv_70 (CaskConvolution)
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.115495
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0917211
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.164279
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.09152
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.114395
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0872777
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.137582
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.136338
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.135753
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0863291
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.157403
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.13941
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.138606
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.129317
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.112421
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.137143
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.130487
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.150382
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.0992549
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.130267
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0992549
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.0754103
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0842606
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:23] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0796526
[03/18/2024-15:13:23] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0939154
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0960206
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0833097
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.127927
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.149504
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.136645
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.086528
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0849189
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.0840411
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.128331
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.08984
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0797989
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.109808
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.099328
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0949486
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.0791406
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0835292
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0897463
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.134217
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.140215
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0529554
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0845006
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.22133
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.0748343
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0795794
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0735086
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0789943
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.130048
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.127122
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.0761417
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.0888686
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.110299
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.0735817
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.131447
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.133559
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0749806
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.135095
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.159451
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.161061
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.0792846
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0518293
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0576366
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0792114
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.0521265
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.132681
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.07936
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0778971
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.056701
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0579718
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.23467
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.131145
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.115127
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.111982
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.106498
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0792777
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0817074
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.0889303
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.147328
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.137223
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0871863
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0869669
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.129097
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.0849691
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.136704
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.0934766
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.129536
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.232741
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.0772389
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.133705
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.138606
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.130779
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.130567
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0866011
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0690469
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.104706
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0879794
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0739474
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.137362
[03/18/2024-15:13:24] [V] [TRT] Conv_70 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0795109
[03/18/2024-15:13:24] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0518293
[03/18/2024-15:13:24] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_73 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_76 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_79 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_82 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_85 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_88 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_91 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_94 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_97 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_100 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_103 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_106 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_109 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_112 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_115 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_118 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_121 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_124 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_127 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_130 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_133 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(16588800,1,92160,512) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(8294400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(4147200,1:4,23040,128) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(16588800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(2073600,1:8,11520,64) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_136 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_139 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_142 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_145 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_148 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_151 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_154 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,32400,180,1) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(16588800,1,92160,512) long-strided -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(4147200,1:4,23040,128) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(16588800,32400,180,1) long-strided -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(4147200,1:4,23040,128) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:8,11520,64) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(32400,1,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(32400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskFlattenConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_157 (CaskConvolution)
[03/18/2024-15:13:24] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:24] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CudaDepthwiseConvolution)
[03/18/2024-15:13:24] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (FusedConvActConvolution)
[03/18/2024-15:13:24] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:24] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CudnnConvolution)
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.51685
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x0000000000000001 Time: 1.95584
[03/18/2024-15:13:24] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.84292
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000005 Time: 12.0832
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.03866
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000038 Time: 2.86632
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000039 Time: 1.98789
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x000000000000003a Time: 2.78981
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x000000000000003d Time: 12.1107
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x000000000000003e Time: 1.89893
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000070 Time: 2.76378
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000071 Time: 2.3002
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000072 Time: 2.97106
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000075 Time: 12.3377
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x0000000000000076 Time: 1.90391
[03/18/2024-15:13:25] [V] [TRT] Fastest Tactic: 0x000000000000003e Time: 1.89893
[03/18/2024-15:13:25] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskGemmConvolution)
[03/18/2024-15:13:25] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:25] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:25] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:25] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 2.02958
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 1.53963
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 1.92977
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 1.25484
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 1.79156
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 1.8293
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 3.96025
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 5.89312
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 1.75324
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 2.88168
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 2.24607
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 3.78617
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 3.4029
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x4727434768e46395 Time: 2.88459
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 2.25017
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 2.20482
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 2.85345
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 1.99183
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 2.20994
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 1.79888
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 3.8223
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 1.7506
[03/18/2024-15:13:25] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 1.25484
[03/18/2024-15:13:25] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:25] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(8294400,1,46080,256) ***************
[03/18/2024-15:13:25] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:25] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:25] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x27b316f52c109002
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x27b316f52c109002 Time: 1.70774
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_relu_exp_medium_nhwc_tn_v1 Tactic: 0xd9031472c05adf51
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xd9031472c05adf51 Time: 1.4434
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0x3e2b881168d9689d
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0x3e2b881168d9689d Time: 1.91517
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_small_nhwc_tn_v1 Tactic: 0xf90060ce8193b811
[03/18/2024-15:13:25] [V] [TRT] Tactic: 0xf90060ce8193b811 Time: 1.57682
[03/18/2024-15:13:25] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0xbdfdef6b84f7ccc9
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xbdfdef6b84f7ccc9 Time: 1.85915
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x64_sliced1x2_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x412c44dfeaf9161d
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x412c44dfeaf9161d Time: 1.88928
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x7bc32c782b800c48
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x7bc32c782b800c48 Time: 1.59949
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 3.09628
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 2.12392
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 2.64016
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 1.55238
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x32_sliced1x4_ldg4_relu_exp_medium_nhwc_tn_v1 Tactic: 0x3e191488237fab8f
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x3e191488237fab8f Time: 2.33547
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 3.53938
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 3.4519
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.88913
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 4.19739
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 1.87904
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 1.71608
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_relu_exp_large_nhwc_tn_v1 Tactic: 0xca7eeb8d9143d738
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xca7eeb8d9143d738 Time: 1.62728
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 2.10944
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 1.54887
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_relu_exp_small_nhwc_tn_v1 Tactic: 0x5030121339a48bf3
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x5030121339a48bf3 Time: 1.81731
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 3.27648
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 1.63796
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 3.19517
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_scudnn_128x128_ldg4_relu_exp_large_nhwc_tn_v1 Tactic: 0x634e99502974e4da
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x634e99502974e4da Time: 1.58062
[03/18/2024-15:13:26] [V] [TRT] Fastest Tactic: 0xd9031472c05adf51 Time: 1.4434
[03/18/2024-15:13:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xd9031472c05adf51
[03/18/2024-15:13:26] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(2073600,1:4,11520,64) ***************
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CudaDepthwiseConvolution)
[03/18/2024-15:13:26] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskGemmConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 1.24945
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 1.09729
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 1.14966
[03/18/2024-15:13:26] [V] [TRT] Fastest Tactic: 0x65e41d81f093b482 Time: 1.09729
[03/18/2024-15:13:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:26] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(8294400,32400,180,1) ***************
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CudnnConvolution)
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0000000000000000 Time: 2.77211
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0000000000000001 Time: 3.42967
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0000000000000002 Time: 2.94707
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0000000000000005 Time: 11.7208
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.13665
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x0000000000000038 Time: 3.62598
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x000000000000003a Time: 2.85389
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x000000000000003d Time: 11.9798
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x000000000000003e Time: 2.15479
[03/18/2024-15:13:26] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 2.13665
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskGemmConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000006
[03/18/2024-15:13:26] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(4147200,32400:2,180,1) ***************
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (FusedConvActConvolution)
[03/18/2024-15:13:26] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 1.19486
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 1.18389
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.629029
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 1.01566
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x360278e347d63410 Time: 1.03088
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 1.13298
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.996187
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.957897
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 1.26215
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.980992
[03/18/2024-15:13:26] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.629029
[03/18/2024-15:13:26] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:26] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(2073600,1:4,11520,64) ***************
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(8294400,32400,180,1) ***************
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(1036800,1:8,5760,32) ***************
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CudaDepthwiseConvolution)
[03/18/2024-15:13:26] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskGemmConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskFlattenConvolution)
[03/18/2024-15:13:26] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:26] [V] [TRT] --------------- Timing Runner: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (CaskConvolution)
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.63371
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.362949
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.356645
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.37877
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.24971
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.384878
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.312937
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.33296
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.308549
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:26] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.363959
[03/18/2024-15:13:26] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.381952
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.348631
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.337335
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.304128
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.60208
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.334702
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.389413
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.37771
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.478793
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.318757
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.474112
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.390875
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.375515
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.357669
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.448805
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.549303
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.376978
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.386341
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.429623
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.321536
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.388096
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.323397
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.379319
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.305883
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.378441
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.357961
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.516389
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.474258
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.456558
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.420133
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.507758
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.37771
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.314368
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.353865
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.502784
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.378587
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.296229
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.450999
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.497225
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.32256
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.291255
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.35445
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.356937
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.345234
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.368786
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.252343
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.736402
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.297691
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.302665
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.309248
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.404773
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.37771
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.379173
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.287744
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.404919
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.396608
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.270043
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.496933
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.422327
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.284379
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.298277
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.433989
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.440466
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.311296
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.313024
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.272983
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.65653
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.499858
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.332082
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.374199
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.570222
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.361911
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.319781
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.361911
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.478501
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.30837
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.370103
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.365861
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.594066
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.294912
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.299447
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.293449
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.320512
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.321829
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.300032
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.366007
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.586021
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.703488
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.495177
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.42496
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.677742
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.317001
[03/18/2024-15:13:27] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.353573
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0xa927df92ac1ef1b8 Time: 0.24971
[03/18/2024-15:13:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:27] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Float(8294400,32400,180,1) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CudaDepthwiseConvolution)
[03/18/2024-15:13:27] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (FusedConvActConvolution)
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.193253
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.187685
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.186368
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.256585
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.196754
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.183442
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.192667
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.189294
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.182272
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.19456
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.270921
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.192366
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.282478
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.205824
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.204361
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.214162
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0x000000000062ffff Time: 0.182272
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CudnnConvolution)
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.520923
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.376686
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.436955
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.75938
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.747072
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.147602
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.398921
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.345381
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003a Time: 0.516974
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003c Time: 1.68521
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003d Time: 0.431387
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003e Time: 0.148942
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.557495
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.404187
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.403899
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.72939
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.417792
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.154039
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0x0000000000000006 Time: 0.147602
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskGemmConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.271799
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.400238
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.516096
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.132462
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.651557
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.814958
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.382126
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.323877
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.84085
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.583534
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.410153
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.19061
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.359717
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.413111
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.718994
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.974967
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.288914
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.419401
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.515365
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.761417
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.431104
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.773413
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.132462
[03/18/2024-15:13:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Float(8294400,1,46080,256) long-strided -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.416475
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.379611
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.250025
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.308795
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.371273
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.182857
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.34293
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.222062
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.499858
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.386926
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.423936
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.357522
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.4096
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.65653
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.185344
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0x32059de4888dfdda Time: 0.182857
[03/18/2024-15:13:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Float(2073600,1:4,11520,64) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CudaDepthwiseConvolution)
[03/18/2024-15:13:27] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskGemmConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.519314
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.625234
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.599625
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0x999e005e3b016ea6 Time: 0.519314
[03/18/2024-15:13:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400,180,1) long-strided -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CudnnConvolution)
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.769463
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.256731
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.924818
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.69484
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.506587
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.28528
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x0000000000000038 Time: 1.02927
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003a Time: 1.01449
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003c Time: 1.79961
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003d Time: 0.531721
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x000000000000003e Time: 2.24432
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.256731
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskGemmConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400:2,180,1) long-strided -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (FusedConvActConvolution)
[03/18/2024-15:13:27] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.584997
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.148645
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.0847726
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.504978
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.4352
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.127854
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.130414
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.216503
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.226304
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.223671
[03/18/2024-15:13:27] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.0847726
[03/18/2024-15:13:27] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:4,11520,64) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CudaDepthwiseConvolution)
[03/18/2024-15:13:27] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskGemmConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:27] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:27] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.116955
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0934766
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.166912
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0892869
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.115493
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0895931
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.141678
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.140654
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.138752
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0884114
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.160183
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.141102
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.140215
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.131067
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:27] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.11381
[03/18/2024-15:13:27] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.138752
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.130046
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.150528
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.0997028
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.130487
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.0992503
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.0759954
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0846103
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0798926
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0934034
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0968526
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0840411
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.129241
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.150528
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.137602
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0872594
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0842057
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.0836023
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.127707
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.0894537
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0797989
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.108471
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.100206
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0944274
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.078848
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0826514
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0896731
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.134656
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.139191
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0547109
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0843337
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.221038
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.0746789
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0813349
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0748983
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0799314
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.130414
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.127195
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.076848
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.0880503
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.11008
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.072192
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.130267
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.136411
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0743131
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.131511
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.153746
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.155205
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.0772389
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0499017
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0576335
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0789829
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.0511512
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.130048
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.0795794
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0773851
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.0571002
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.0598796
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.227319
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.129097
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.113591
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.110293
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.10403
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0764343
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0789714
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.0854309
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.142117
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.132521
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.0839543
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0837486
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.128658
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.0822811
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.135095
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.0917943
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.127783
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.229376
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.0773851
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.131938
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.138021
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.130341
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.130267
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0863086
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0679253
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.104448
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0874217
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0738811
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.138606
[03/18/2024-15:13:28] [V] [TRT] Conv_160 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0798149
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0499017
[03/18/2024-15:13:28] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(97200,1,540,3) ***************
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(97200,32400,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(64800,32400:2,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(97200,32400,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_160 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Float(8294400,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CudaDepthwiseConvolution)
[03/18/2024-15:13:28] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (FusedConvActConvolution)
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000007ffff Time: 0.161646
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000000affff Time: 0.262107
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000000effff Time: 0.342309
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000000fffff Time: 0.153746
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000019ffff Time: 0.153015
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000001affff Time: 0.338048
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000024ffff Time: 0.211237
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000027ffff Time: 0.166912
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000002dffff Time: 0.153015
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000036ffff Time: 0.186519
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000004cffff Time: 0.18944
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000062ffff Time: 0.182272
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000006effff Time: 0.384
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000077ffff Time: 0.194121
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000086ffff Time: 0.271506
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000089ffff Time: 0.180809
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000097ffff Time: 0.254537
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000098ffff Time: 0.186514
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x00000000009fffff Time: 0.207287
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000a2ffff Time: 0.217527
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000a4ffff Time: 0.4096
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x000000000019ffff Time: 0.153015
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CudnnConvolution)
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.344078
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.369371
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.390583
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.33749
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.421742
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000006 Time: 0.145408
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.297838
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000039 Time: 0.427447
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003a Time: 0.29184
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003c Time: 1.21958
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003d Time: 0.485376
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003e Time: 0.138898
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000070 Time: 0.284087
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000071 Time: 0.284233
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000072 Time: 0.282185
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000074 Time: 1.35212
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000075 Time: 0.400091
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000076 Time: 0.13987
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x000000000000003e Time: 0.138898
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskGemmConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x32_relu_small_nn_v1 Tactic: 0xa8609adc4e0ceb90
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa8609adc4e0ceb90 Time: 0.248832
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x64_relu_xregs_large_nn_v1 Tactic: 0x5deb29b7a8e275f7
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5deb29b7a8e275f7 Time: 0.364251
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x64_relu_medium_nn_v1 Tactic: 0xf64396b97c889179
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf64396b97c889179 Time: 0.367031
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_winograd_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x94119b4c514b211a Time: 0.126464
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x128_relu_small_nn_v1 Tactic: 0x503619c69ae500ff
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x503619c69ae500ff Time: 0.690615
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x128_relu_xregs_large_nn_v1 Tactic: 0x5403ad713f811a18
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5403ad713f811a18 Time: 0.658725
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xcb8a43f748d8a338
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xcb8a43f748d8a338 Time: 0.388055
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x40a12e3938221818
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x40a12e3938221818 Time: 0.451269
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x01cf8ce2da913006
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x01cf8ce2da913006 Time: 0.724992
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xd828f024626fa982
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd828f024626fa982 Time: 0.583095
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0xa31d27de74b895ff
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa31d27de74b895ff Time: 0.418377
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x9d9fdb5fd9945f64
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x9d9fdb5fd9945f64 Time: 0.191488
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xb0bf940d5e0f9f45
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb0bf940d5e0f9f45 Time: 0.287305
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4727434768e46395
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4727434768e46395 Time: 0.501216
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x128_relu_medium_nn_v1 Tactic: 0xf067e6205da31c2e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf067e6205da31c2e Time: 0.805888
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x5aa723e0481da855
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5aa723e0481da855 Time: 0.761125
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x8ad32616b1424be4
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x8ad32616b1424be4 Time: 0.28789
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_scudnn_128x64_relu_small_nn_v1 Tactic: 0x3f243c490d502deb
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3f243c490d502deb Time: 0.520631
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x12dbf7d94ee3696d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x12dbf7d94ee3696d Time: 0.453339
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x4efce38acc876f5c
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4efce38acc876f5c Time: 0.764745
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa9366041633a5135
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa9366041633a5135 Time: 0.432713
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nchwkcrs_nchw_tilesize256x128x8_stage3_warpsize4x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xbb8c3889c7eacd30
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xbb8c3889c7eacd30 Time: 0.776046
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x94119b4c514b211a Time: 0.126464
[03/18/2024-15:13:28] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x94119b4c514b211a
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Float(8294400,1,46080,256) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x7121ec1db3f80c67
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x7121ec1db3f80c67 Time: 0.465627
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x94a7db94ba744c45
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x94a7db94ba744c45 Time: 0.384731
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x32x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0xa6448a1e79f1ca6f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa6448a1e79f1ca6f Time: 0.275749
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x1da91d865428f237
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x1da91d865428f237 Time: 0.320805
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x0a143be7a52f301a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0a143be7a52f301a Time: 0.314807
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x32059de4888dfdda
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x32059de4888dfdda Time: 0.188562
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x256x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x3f0c846d6379bc98
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3f0c846d6379bc98 Time: 1.62436
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x4fd3c46622e98342
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4fd3c46622e98342 Time: 0.233033
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x62835fce994f06dd
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x62835fce994f06dd Time: 0.404041
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize256x64x8_stage3_warpsize2x2x1_g1_ffma_aligna4_alignc4 Tactic: 0x8014228ec08b4d49
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x8014228ec08b4d49 Time: 0.504101
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x64x8_stage3_warpsize1x4x1_g1_ffma_aligna4_alignc4 Tactic: 0x19b688348f983aa0
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x19b688348f983aa0 Time: 0.445733
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x64x8_stage3_warpsize2x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xf48db81f02eca9ee
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf48db81f02eca9ee Time: 0.354898
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize32x32x8_stage3_warpsize1x2x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0x5953bec563d26434
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5953bec563d26434 Time: 0.3072
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize64x128x8_stage3_warpsize1x4x1_g1_ffma_t1r3s3_aligna4_alignc4 Tactic: 0xd15dd11d64344e83
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd15dd11d64344e83 Time: 0.646875
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_f32f32_f32_nhwckrsc_nhwc_tilesize128x16x8_stage3_warpsize4x1x1_g1_ffma_aligna4_alignc4 Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x92ed3100c35fc43e Time: 0.182857
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x92ed3100c35fc43e Time: 0.182857
[03/18/2024-15:13:28] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x92ed3100c35fc43e
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Float(2073600,1:4,11520,64) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CudaDepthwiseConvolution)
[03/18/2024-15:13:28] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskGemmConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8_t1r3s3 Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x999e005e3b016ea6 Time: 0.508782
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0x65e41d81f093b482
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x65e41d81f093b482 Time: 0.629175
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f32f32_tf32f32_f32_nhwckrsc_nhwc_tilesize128x128x16_stage4_warpsize2x2x1_g1_tensor16x8x8 Tactic: 0xb443c221fcb1565b
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb443c221fcb1565b Time: 0.516389
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x999e005e3b016ea6 Time: 0.508782
[03/18/2024-15:13:28] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x999e005e3b016ea6
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CudnnConvolution)
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000000 Time: 0.350062
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000001 Time: 0.291401
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000002 Time: 0.291547
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000004 Time: 1.19676
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000005 Time: 0.557024
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000006 Time: 2.2487
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0000000000000038 Time: 0.311003
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003a Time: 0.310565
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003c Time: 1.22149
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003d Time: 0.582949
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x000000000000003e Time: 2.1899
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0x0000000000000001 Time: 0.291401
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskGemmConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CudnnConvolution Tactic: 0x0000000000000001
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (FusedConvActConvolution)
[03/18/2024-15:13:28] [V] [TRT] FusedConvActConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_small_nn_v1 Tactic: 0xea8b68014eaeb55d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xea8b68014eaeb55d Time: 0.627419
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_medium_nn_v1 Tactic: 0x1e7896ba71ef1635
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x1e7896ba71ef1635 Time: 0.134802
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_winograd_fp16x2_128x128_ldg1_ldg4_relu_tile148t_nt_v1 Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc754debea88ae0b7 Time: 0.0773851
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_large_nn_v1 Tactic: 0x91f7e9c0851ad67c
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x91f7e9c0851ad67c Time: 0.463287
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x128_relu_medium_nn_v1 Tactic: 0x360278e347d63410
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x360278e347d63410 Time: 0.514651
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_small_nn_v1 Tactic: 0xc34b78af38b295a7
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc34b78af38b295a7 Time: 0.126683
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x32_relu_large_nn_v1 Tactic: 0xb837f96ef306f686
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb837f96ef306f686 Time: 0.128654
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_medium_nn_v1 Tactic: 0x4cfee77ea8c324db
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4cfee77ea8c324db Time: 0.21387
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_large_nn_v1 Tactic: 0x2f735ffbb05a30fd
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x2f735ffbb05a30fd Time: 0.215186
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_fp16x2_hcudnn_fp16x2_128x64_relu_small_nn_v1 Tactic: 0x540fde3a7bee53dc
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x540fde3a7bee53dc Time: 0.211383
[03/18/2024-15:13:28] [V] [TRT] Fastest Tactic: 0xc754debea88ae0b7 Time: 0.0773851
[03/18/2024-15:13:28] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0xc754debea88ae0b7
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:4,11520,64) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CudaDepthwiseConvolution)
[03/18/2024-15:13:28] [V] [TRT] CudaDepthwiseConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskGemmConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskGemmConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:28] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:28] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x706f08da35c795a5
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x706f08da35c795a5 Time: 0.117248
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x83ccd4762c1376a1
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x83ccd4762c1376a1 Time: 0.0932571
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x4fc05923455fc266
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4fc05923455fc266 Time: 0.167058
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xc9cc55109bb4de26
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc9cc55109bb4de26 Time: 0.0945737
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa927df92ac1ef1b8 Time: 0.12288
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd0a3e0c815f7fb5e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd0a3e0c815f7fb5e Time: 0.0945623
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x03896956a39a1203
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x03896956a39a1203 Time: 0.150528
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x53be5e206184e6ad
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x53be5e206184e6ad Time: 0.135989
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xc660e51970bc5a3a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc660e51970bc5a3a Time: 0.135022
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x42a5b8709d0039be
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x42a5b8709d0039be Time: 0.0860891
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x2721a7f18c2700db
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x2721a7f18c2700db Time: 0.156526
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x3b5fa0f2a8fc2410
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3b5fa0f2a8fc2410 Time: 0.139118
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc9f0a7bec963ba66
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc9f0a7bec963ba66 Time: 0.13803
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x58816bf2e9c36afb
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x58816bf2e9c36afb Time: 0.128439
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0xbeaee7eaad288322
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xbeaee7eaad288322 Time: 0.111323
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb8d86216e1235cda
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb8d86216e1235cda Time: 0.135826
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xb33e57fb3e8a0a56
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb33e57fb3e8a0a56 Time: 0.127781
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xd58ea0bdedb89ead
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd58ea0bdedb89ead Time: 0.148919
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x544bff7ff9c5d908
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x544bff7ff9c5d908 Time: 0.098736
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0xc2cf926c41243630
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc2cf926c41243630 Time: 0.12939
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0x88971eec55aba850
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x88971eec55aba850 Time: 0.098304
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x7aad3976677d7155
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x7aad3976677d7155 Time: 0.0767863
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x29329b5741ea05f2
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x29329b5741ea05f2 Time: 0.0837394
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x699be152cfb6d6ff
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x699be152cfb6d6ff Time: 0.0792869
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0xce0506e1512285c3
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xce0506e1512285c3 Time: 0.0929646
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x5_medium_nhwc_tn_v1 Tactic: 0x5f31c22ec167f384
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5f31c22ec167f384 Time: 0.0952526
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0x19822de884f42a6a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x19822de884f42a6a Time: 0.0837486
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0x2eaa2202de9404d6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x2eaa2202de9404d6 Time: 0.128
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x3_medium_nhwc_tn_v1 Tactic: 0xb85e52e87caf60a2
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb85e52e87caf60a2 Time: 0.148919
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5c2e1c87d85b06f1
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5c2e1c87d85b06f1 Time: 0.136101
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xeb2d2aa4e56bb41c
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xeb2d2aa4e56bb41c Time: 0.0864549
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x64_sliced1x2_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x4aed1956bd10a795
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x4aed1956bd10a795 Time: 0.0846263
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0x7163d33a4d8ce8d7
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x7163d33a4d8ce8d7 Time: 0.083968
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x234580e8a194335c
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x234580e8a194335c Time: 0.128073
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x82f8a2214b0b4178
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x82f8a2214b0b4178 Time: 0.0917943
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_large_nhwc_tn_v1 Tactic: 0x59762bd684092b33
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x59762bd684092b33 Time: 0.0797989
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_medium_nhwc_tn_v1 Tactic: 0xa7c9d418a10bce71
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa7c9d418a10bce71 Time: 0.108544
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_small_nhwc_tn_v1 Tactic: 0x1a5ba808ad4cc5a8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x1a5ba808ad4cc5a8 Time: 0.0989623
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0xf0beb09df9a19f82
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf0beb09df9a19f82 Time: 0.0944274
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xabd92c9ae596b545
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xabd92c9ae596b545 Time: 0.0792137
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0xca5d3a11fd48f571
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xca5d3a11fd48f571 Time: 0.0827063
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x64_sliced1x2_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xd8eb41ee35e76575
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd8eb41ee35e76575 Time: 0.0895269
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x463794ee4acffd1f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x463794ee4acffd1f Time: 0.134656
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0xa111596c001b78db
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa111596c001b78db Time: 0.13963
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xf79479a62ea9f901
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf79479a62ea9f901 Time: 0.0542095
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x59c5c647b4c76593
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x59c5c647b4c76593 Time: 0.0845531
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0xa1a20ea714d420f4
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa1a20ea714d420f4 Time: 0.221184
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x05b6220f243edacd
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x05b6220f243edacd Time: 0.074752
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x30e8a8d7a953e5e9
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x30e8a8d7a953e5e9 Time: 0.0793646
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x263a38afd75e3a43 Time: 0.0729966
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x0866ddee325d07a6
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x0866ddee325d07a6 Time: 0.0791406
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x60c3421152ef8e10
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x60c3421152ef8e10 Time: 0.128439
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdfa020ef435ef810
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdfa020ef435ef810 Time: 0.125659
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x21b295c0c8f6c95a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x21b295c0c8f6c95a Time: 0.0758331
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x5013c38f55afa9ba
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5013c38f55afa9ba Time: 0.0871863
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_small_nhwc_tn_v1 Tactic: 0x3369260c04f9ad73
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3369260c04f9ad73 Time: 0.109056
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5820b3dda403c4d0
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5820b3dda403c4d0 Time: 0.07168
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x048d6d0400f33439
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x048d6d0400f33439 Time: 0.129243
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0xb17d53d15dfbfc9e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb17d53d15dfbfc9e Time: 0.132681
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xb4bec086187edcfc Time: 0.0738743
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16 Tactic: 0x60da8c7151d91e47
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x60da8c7151d91e47 Time: 0.129902
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_small_nhwc_tn_v1 Tactic: 0xbd6f5e6f24c05c10
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xbd6f5e6f24c05c10 Time: 0.15243
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_sliced1x2_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc8a90ff8898200c3
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc8a90ff8898200c3 Time: 0.1536
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xd1aaad17ca35fbaa
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xd1aaad17ca35fbaa Time: 0.077312
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3e7eb35b91b9fa63 Time: 0.0495909
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xdce100b9fe609424
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdce100b9fe609424 Time: 0.0571261
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xe0e3c0e8cf9a2d9e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xe0e3c0e8cf9a2d9e Time: 0.0778971
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0x834e11ecd4ab9454
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x834e11ecd4ab9454 Time: 0.050656
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xdb0b80f591d1bb6d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xdb0b80f591d1bb6d Time: 0.128498
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x6426696f872a3b13
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x6426696f872a3b13 Time: 0.078336
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x529f4431bdae94f5
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x529f4431bdae94f5 Time: 0.0768731
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa40cb43c296a36a8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa40cb43c296a36a8 Time: 0.0562865
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa83b68f30462f971
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa83b68f30462f971 Time: 0.057539
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa9177bbe4e767df8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xa9177bbe4e767df8 Time: 0.223525
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xc0a02dc6095497cc
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc0a02dc6095497cc Time: 0.127122
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x100c1ad308e08d35
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x100c1ad308e08d35 Time: 0.112366
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x5_large_nhwc_tn_v1 Tactic: 0x8015519605ab9963
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x8015519605ab9963 Time: 0.109001
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_ldg8_relu_exp_stages_64x6_large_nhwc_tn_v1 Tactic: 0x6af049035146c349
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x6af049035146c349 Time: 0.102985
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xbd08239a9317f2fd
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xbd08239a9317f2fd Time: 0.0785554
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x5568fd8a32f4a40f
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x5568fd8a32f4a40f Time: 0.0782629
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xf35e0311fa1cc516
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xf35e0311fa1cc516 Time: 0.084704
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x128_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0xc82f3f06140e3cbb
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc82f3f06140e3cbb Time: 0.141166
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0x2970ae65966d569d
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x2970ae65966d569d Time: 0.131584
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xc9d24bd069159fa8
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0xc9d24bd069159fa8 Time: 0.083968
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_large_nhwc_tn_v1 Tactic: 0x3197d5044d71e98e
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x3197d5044d71e98e Time: 0.0833646
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:28] [V] [TRT] Tactic: 0x17ebf0c9f418f10a Time: 0.12544
[03/18/2024-15:13:28] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x4_medium_nhwc_tn_v1 Tactic: 0x196cbc423a9bb69e
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x196cbc423a9bb69e Time: 0.0821394
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x0e07ff4f4f7c1ac9
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x0e07ff4f4f7c1ac9 Time: 0.134363
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x4a81ea1e51436a30
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x4a81ea1e51436a30 Time: 0.09216
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x866e7a5f6401b67f
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x866e7a5f6401b67f Time: 0.127781
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x256x32_stage3_warpsize2x4x1_g1_tensor16x8x16 Tactic: 0x7005d10718f6c22d
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x7005d10718f6c22d Time: 0.229669
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x64x32_stage3_warpsize4x1x1_g1_tensor16x8x16 Tactic: 0xa570c55d303796ff
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xa570c55d303796ff Time: 0.077824
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xafd1e8bf6bd3d638
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xafd1e8bf6bd3d638 Time: 0.132686
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: ampere_h1688cudnn_256x128_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0x30c0f36d0aeeac6a
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x30c0f36d0aeeac6a Time: 0.138007
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x32_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x245530c34bd6090f
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x245530c34bd6090f Time: 0.130633
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x128x64_stage3_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0x57c9a5ff682354a6
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x57c9a5ff682354a6 Time: 0.13195
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x64x64_stage4_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x31d93dc22d2af081
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x31d93dc22d2af081 Time: 0.0879909
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xa033e20ae9f412b2
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xa033e20ae9f412b2 Time: 0.0693882
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_64x64_sliced1x2_ldg8_relu_exp_stages_64x6_small_nhwc_tn_v1 Tactic: 0x24e01e7405cfdfe9
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0x24e01e7405cfdfe9 Time: 0.106423
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x64_ldg8_relu_exp_medium_nhwc_tn_v1 Tactic: 0xe4711898bd599c36
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xe4711898bd599c36 Time: 0.0889509
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x32x64_stage5_warpsize2x2x1_g1_tensor16x8x16 Tactic: 0xe1ff5ad20f5c6bf6
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xe1ff5ad20f5c6bf6 Time: 0.0754834
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_256x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xdc796d70e228a1d4
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xdc796d70e228a1d4 Time: 0.141739
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: ampere_h16816cudnn_128x64_ldg8_relu_exp_stages_64x3_small_nhwc_tn_v1 Tactic: 0xc338d2482cee77f8
[03/18/2024-15:13:29] [V] [TRT] Tactic: 0xc338d2482cee77f8 Time: 0.0816937
[03/18/2024-15:13:29] [V] [TRT] Fastest Tactic: 0x3e7eb35b91b9fa63 Time: 0.0495909
[03/18/2024-15:13:29] [V] [TRT] >>>>>>>>>>>>>>> Chose Runner Type: CaskConvolution Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_163 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(8294400,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(8294400,1,46080,256) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,1:4,11520,64) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:4,11520,64) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_166 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] =============== Computing costs for 
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(8294400,32400,180,1) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(8294400,1,46080,256) long-strided -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,1:4,11520,64) long-strided -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(8294400,32400,180,1) long-strided -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(4147200,32400:2,180,1) long-strided -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(2073600,1:4,11520,64) long-strided -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,1:8,5760,32) long-strided -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,32400,180,1) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(2073600,1,11520,64) -> Float(64800,1,360,2) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Float(518400,1:4,2880,16) -> Float(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(2073600,32400,180,1) -> Half(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(1036800,32400:2,180,1) -> Half(32400,32400:2,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(518400,1:4,2880,16) -> Half(32400,1:4,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Float(64800,32400,180,1) ***************
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskFlattenConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskFlattenConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] --------------- Timing Runner: Conv_169 (CaskConvolution)
[03/18/2024-15:13:29] [V] [TRT] CaskConvolution has no valid tactics for this config, skipping
[03/18/2024-15:13:29] [V] [TRT] *************** Autotuning format combination: Half(259200,1:8,1440,8) -> Half(32400,1:8,180,1) ***************
[03/18/2024-15:13:29] [I] [TRT] [GraphReduction] The approximate region cut reduction algorithm is called.
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Input Tensor 0 to Conv_15 + Relu_16 (input) from Half(8294400,32400,180,1) to Half(1036800,1:8,5760,32)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_64 (reg_0) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_67 (height_0) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_70 (dim_0) from Half(32400,1:8,180,1) to Half(97200,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_73 (rot_0) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_76 (vel_0) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_79 (hm_0) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_82 (reg_1) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_85 (height_1) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_88 (dim_1) from Half(32400,1:8,180,1) to Half(97200,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_91 (rot_1) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_94 (vel_1) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_97 (hm_1) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_100 (reg_2) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_103 (height_2) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_106 (dim_2) from Half(32400,1:8,180,1) to Half(97200,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_109 (rot_2) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_112 (vel_2) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_115 (hm_2) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_118 (reg_3) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_121 (height_3) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_124 (dim_3) from Half(32400,1:8,180,1) to Half(97200,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_127 (rot_3) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_130 (vel_3) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_133 (hm_3) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_136 (reg_4) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_139 (height_4) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_142 (dim_4) from Half(32400,1:8,180,1) to Half(97200,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_145 (rot_4) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_148 (vel_4) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_151 (hm_4) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_154 (reg_5) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_157 (height_5) from Half(32400,1:8,180,1) to Half(32400,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_160 (dim_5) from Half(32400,1:8,180,1) to Half(97200,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_163 (rot_5) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_166 (vel_5) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Adding reformat layer: Reformatted Output Tensor 0 to Conv_169 (hm_5) from Half(32400,1:8,180,1) to Half(64800,32400,180,1)
[03/18/2024-15:13:29] [V] [TRT] Formats and tactics selection completed in 47.7991 seconds.
[03/18/2024-15:13:29] [V] [TRT] After reformat layers: 93 layers
[03/18/2024-15:13:29] [V] [TRT] Total number of blocks in pre-optimized block assignment: 57
[03/18/2024-15:13:29] [I] [TRT] Total Activation Memory: 4591501312
[03/18/2024-15:13:29] [I] [TRT] Detected 1 inputs and 36 output network tensors.
[03/18/2024-15:13:29] [V] [TRT] Conv_15 + Relu_16 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:29] [V] [TRT] Conv_17 + Relu_18 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_19 + Relu_20 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_21 + Relu_22 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_23 + Relu_24 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_25 + Relu_26 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_27 + Relu_28 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_interior_nhwc_tn_v1 Tactic: 0xfa5a19eb8211e798
[03/18/2024-15:13:29] [V] [TRT] Conv_44 + Relu_45 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x17ebf0c9f418f10a
[03/18/2024-15:13:29] [V] [TRT] Conv_46 + Relu_47 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:29] [V] [TRT] Conv_48 + Relu_49 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:29] [V] [TRT] Conv_50 + Relu_51 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:29] [V] [TRT] Conv_52 + Relu_53 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:29] [V] [TRT] Conv_54 + Relu_55 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS Tactic: 0x263a38afd75e3a43
[03/18/2024-15:13:29] [V] [TRT] ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set Tactic Name: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_strided Tactic: 0xdec24e75875e331b
[03/18/2024-15:13:29] [V] [TRT] Conv_60 + Relu_61 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3 Tactic: 0xb4bec086187edcfc
[03/18/2024-15:13:29] [V] [TRT] Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_64 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_67 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_70 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_73 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_76 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_79 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_82 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_85 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_88 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_91 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_94 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_97 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_100 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_103 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_106 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_109 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_112 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_115 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_118 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_121 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_124 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_127 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_130 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_133 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_136 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_139 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_142 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_145 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_148 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_151 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_154 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_157 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set Tactic Name: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1 Tactic: 0xa927df92ac1ef1b8
[03/18/2024-15:13:29] [V] [TRT] Conv_160 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_163 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_166 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Conv_169 Set Tactic Name: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3 Tactic: 0x3e7eb35b91b9fa63
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_15 + Relu_16 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_17 + Relu_18 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_19 + Relu_20 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_21 + Relu_22 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_23 + Relu_24 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_25 + Relu_26 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_27 + Relu_28 Host Persistent: 3200 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_44 + Relu_45 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_46 + Relu_47 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_48 + Relu_49 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_50 + Relu_51 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_52 + Relu_53 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_54 + Relu_55 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: ConvTranspose_56 + BatchNormalization_57 + Relu_58 Host Persistent: 2688 Device Persistent: 136704 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_60 + Relu_61 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_64 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_67 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_70 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_73 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_76 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_79 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_82 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_85 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_88 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_91 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_94 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_97 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_100 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_103 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_106 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_109 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_112 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_115 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_118 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_121 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_124 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_127 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_130 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_133 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_136 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_139 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_142 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_145 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_148 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_151 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_154 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_157 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Host Persistent: 4224 Device Persistent: 194560 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_160 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_163 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_166 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Layer: Conv_169 Host Persistent: 3264 Device Persistent: 0 Scratch Memory: 0
[03/18/2024-15:13:29] [V] [TRT] Skipped printing memory information for 37 layers with 0 memory size i.e. Host Persistent + Device Persistent + Scratch Memory == 0.
[03/18/2024-15:13:29] [I] [TRT] Total Host Persistent Memory: 191744
[03/18/2024-15:13:29] [I] [TRT] Total Device Persistent Memory: 2276864
[03/18/2024-15:13:29] [I] [TRT] Total Scratch Memory: 0
[03/18/2024-15:13:29] [I] [TRT] [MemUsageStats] Peak memory usage of TRT CPU/GPU memory allocators: CPU 18 MiB, GPU 643 MiB
[03/18/2024-15:13:29] [I] [TRT] [BlockAssignment] Started assigning block shifts. This will take 56 steps to complete.
[03/18/2024-15:13:29] [I] [TRT] [BlockAssignment] Algorithm ShiftNTopDown took 0.184407ms to assign 3 blocks to 56 nodes requiring 49766400 bytes.
[03/18/2024-15:13:29] [V] [TRT] Total number of blocks in optimized block assignment: 3
[03/18/2024-15:13:29] [I] [TRT] Total Activation Memory: 49766400
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_15 + Relu_16 Set kernel index: 0
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_17 + Relu_18 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_19 + Relu_20 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_21 + Relu_22 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_23 + Relu_24 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_25 + Relu_26 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_27 + Relu_28 Set kernel index: 2
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_44 + Relu_45 Set kernel index: 3
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_46 + Relu_47 Set kernel index: 0
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_48 + Relu_49 Set kernel index: 0
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_50 + Relu_51 Set kernel index: 0
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_52 + Relu_53 Set kernel index: 0
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_54 + Relu_55 Set kernel index: 0
[03/18/2024-15:13:29] [V] [TRT] Finalize: ConvTranspose_56 + BatchNormalization_57 + Relu_58 Set kernel index: 4
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_60 + Relu_61 Set kernel index: 5
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_64 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_67 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_70 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_73 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_76 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_79 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_82 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_85 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_88 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_91 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_94 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_97 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_100 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_103 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_106 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_109 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_112 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_115 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_118 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_121 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_124 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_127 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_130 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_133 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_136 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_139 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_142 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_145 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_148 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_151 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_154 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_157 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 Set kernel index: 1
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_160 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_163 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_166 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Finalize: Conv_169 Set kernel index: 6
[03/18/2024-15:13:29] [V] [TRT] Total number of generated kernels selected for the engine: 7
[03/18/2024-15:13:29] [V] [TRT] Kernel: 0 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Kernel: 1 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Kernel: 2 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Kernel: 3 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Kernel: 4 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Kernel: 5 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Kernel: 6 CASK_STATIC
[03/18/2024-15:13:29] [V] [TRT] Disabling unused tactic source: CUDNN
[03/18/2024-15:13:29] [V] [TRT] Disabling unused tactic source: CUBLAS, CUBLAS_LT
[03/18/2024-15:13:29] [V] [TRT] Disabling unused tactic source: JIT_CONVOLUTIONS
[03/18/2024-15:13:29] [V] [TRT] Engine generation completed in 48.4321 seconds.
[03/18/2024-15:13:29] [W] [TRT] TensorRT encountered issues when converting weights between types and that could affect accuracy.
[03/18/2024-15:13:29] [W] [TRT] If this is not the desired behavior, please modify the weights or retrain with regularization to adjust the magnitude of the weights.
[03/18/2024-15:13:29] [W] [TRT] Check verbose logs for the list of affected weights.
[03/18/2024-15:13:29] [W] [TRT] - 28 weights are affected by this issue: Detected subnormal FP16 values.
[03/18/2024-15:13:29] [V] [TRT]   List of affected weights: ConvTranspose_56 + BatchNormalization_57 + Relu_58.weight, Conv_100.weight, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132.weight, Conv_124.weight, Conv_127.weight, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156.weight, Conv_145.weight, Conv_15 + Relu_16.weight, Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168.weight, Conv_163.weight, Conv_17 + Relu_18.weight, Conv_19 + Relu_20.weight, Conv_21 + Relu_22.weight, Conv_23 + Relu_24.weight, Conv_25 + Relu_26.weight, Conv_27 + Relu_28.weight, Conv_44 + Relu_45.weight, Conv_46 + Relu_47.weight, Conv_48 + Relu_49.weight, Conv_50 + Relu_51.weight, Conv_52 + Relu_53.weight, Conv_54 + Relu_55.weight, Conv_60 + Relu_61.weight, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84.bias, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84.weight, Conv_73.weight, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108.weight, Conv_88.weight
[03/18/2024-15:13:29] [W] [TRT] - 17 weights are affected by this issue: Detected values less than smallest positive FP16 subnormal value and converted them to the FP16 minimum subnormalized value.
[03/18/2024-15:13:29] [V] [TRT]   List of affected weights: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132.weight, Conv_112.bias, Conv_130.bias, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156.weight, Conv_148.bias, Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168.weight, Conv_166.bias, Conv_21 + Relu_22.weight, Conv_23 + Relu_24.weight, Conv_46 + Relu_47.weight, Conv_50 + Relu_51.weight, Conv_52 + Relu_53.weight, Conv_60 + Relu_61.weight, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84.weight, Conv_76.bias, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108.weight, Conv_94.bias
[03/18/2024-15:13:29] [V] [TRT] Deleting timing cache: 811 entries, served 4617 hits since creation.
[03/18/2024-15:13:29] [V] [TRT] Engine Layer Information:
Layer(Reformat): Reformatting CopyNode for Input Tensor 0 to Conv_15 + Relu_16, Tactic: 0x00000000000003ea, input (Half[1,256,180,180]) -> Reformatted Input Tensor 0 to Conv_15 + Relu_16 (Half[1,256:8,180,180])
Layer(CaskConvolution): Conv_15 + Relu_16, Tactic: 0x263a38afd75e3a43, Reformatted Input Tensor 0 to Conv_15 + Relu_16 (Half[1,256:8,180,180]) -> input.12 (Half[1,128:8,180,180])
Layer(CaskConvolution): Conv_17 + Relu_18, Tactic: 0xa927df92ac1ef1b8, input.12 (Half[1,128:8,180,180]) -> input.24 (Half[1,128:8,180,180])
Layer(CaskConvolution): Conv_19 + Relu_20, Tactic: 0xa927df92ac1ef1b8, input.24 (Half[1,128:8,180,180]) -> input.36 (Half[1,128:8,180,180])
Layer(CaskConvolution): Conv_21 + Relu_22, Tactic: 0xa927df92ac1ef1b8, input.36 (Half[1,128:8,180,180]) -> input.48 (Half[1,128:8,180,180])
Layer(CaskConvolution): Conv_23 + Relu_24, Tactic: 0xa927df92ac1ef1b8, input.48 (Half[1,128:8,180,180]) -> input.60 (Half[1,128:8,180,180])
Layer(CaskConvolution): Conv_25 + Relu_26, Tactic: 0xa927df92ac1ef1b8, input.60 (Half[1,128:8,180,180]) -> input.72 (Half[1,128:8,180,180])
Layer(CaskConvolution): Conv_27 + Relu_28, Tactic: 0xfa5a19eb8211e798, input.72 (Half[1,128:8,180,180]) -> input.164 (Half[1,256:8,180,180])
Layer(CaskConvolution): Conv_44 + Relu_45, Tactic: 0x17ebf0c9f418f10a, input.72 (Half[1,128:8,180,180]) -> input.96 (Half[1,256:8,90,90])
Layer(CaskConvolution): Conv_46 + Relu_47, Tactic: 0x263a38afd75e3a43, input.96 (Half[1,256:8,90,90]) -> input.108 (Half[1,256:8,90,90])
Layer(CaskConvolution): Conv_48 + Relu_49, Tactic: 0x263a38afd75e3a43, input.108 (Half[1,256:8,90,90]) -> input.120 (Half[1,256:8,90,90])
Layer(CaskConvolution): Conv_50 + Relu_51, Tactic: 0x263a38afd75e3a43, input.120 (Half[1,256:8,90,90]) -> input.132 (Half[1,256:8,90,90])
Layer(CaskConvolution): Conv_52 + Relu_53, Tactic: 0x263a38afd75e3a43, input.132 (Half[1,256:8,90,90]) -> input.144 (Half[1,256:8,90,90])
Layer(CaskConvolution): Conv_54 + Relu_55, Tactic: 0x263a38afd75e3a43, input.144 (Half[1,256:8,90,90]) -> onnx::ConvTranspose_644 (Half[1,256:8,90,90])
Layer(CaskDeconvolutionV2): ConvTranspose_56 + BatchNormalization_57 + Relu_58, Tactic: 0xdec24e75875e331b, onnx::ConvTranspose_644 (Half[1,256:8,90,90]) -> input.164 (Half[1,256:8,180,180])
Layer(CaskConvolution): Conv_60 + Relu_61, Tactic: 0xb4bec086187edcfc, input.164 (Half[1,512:8,180,180]) -> onnx::Conv_651 (Half[1,64:8,180,180])
Layer(CaskConvolution): Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Tactic: 0xa927df92ac1ef1b8, onnx::Conv_651 (Half[1,64:8,180,180]) -> Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,512:8,180,180])
Layer(CaskConvolution): Conv_64, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_64 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_64, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_64 (Half[1,2:8,180,180]) -> reg_0 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_67, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_67 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_67, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_67 (Half[1,1:8,180,180]) -> height_0 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_70, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_70 (Half[1,3:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_70, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_70 (Half[1,3:8,180,180]) -> dim_0 (Half[1,3,180,180])
Layer(CaskConvolution): Conv_73, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_73 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_73, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_73 (Half[1,2:8,180,180]) -> rot_0 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_76, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_76 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_76, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_76 (Half[1,2:8,180,180]) -> vel_0 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_79, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_79 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_79, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_79 (Half[1,1:8,180,180]) -> hm_0 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_82, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_82 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_82, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_82 (Half[1,2:8,180,180]) -> reg_1 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_85, Tactic: 0x3e7eb35b91b9fa63, Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_85 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_85, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_85 (Half[1,1:8,180,180]) -> height_1 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Tactic: 0xa927df92ac1ef1b8, onnx::Conv_651 (Half[1,64:8,180,180]) -> Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,512:8,180,180])
Layer(CaskConvolution): Conv_88, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_88 (Half[1,3:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_88, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_88 (Half[1,3:8,180,180]) -> dim_1 (Half[1,3,180,180])
Layer(CaskConvolution): Conv_91, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_91 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_91, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_91 (Half[1,2:8,180,180]) -> rot_1 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_94, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_94 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_94, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_94 (Half[1,2:8,180,180]) -> vel_1 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_97, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_97 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_97, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_97 (Half[1,2:8,180,180]) -> hm_1 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_100, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_100 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_100, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_100 (Half[1,2:8,180,180]) -> reg_2 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_103, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_103 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_103, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_103 (Half[1,1:8,180,180]) -> height_2 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_106, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_106 (Half[1,3:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_106, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_106 (Half[1,3:8,180,180]) -> dim_2 (Half[1,3,180,180])
Layer(CaskConvolution): Conv_109, Tactic: 0x3e7eb35b91b9fa63, Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_109 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_109, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_109 (Half[1,2:8,180,180]) -> rot_2 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Tactic: 0xa927df92ac1ef1b8, onnx::Conv_651 (Half[1,64:8,180,180]) -> Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,512:8,180,180])
Layer(CaskConvolution): Conv_112, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_112 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_112, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_112 (Half[1,2:8,180,180]) -> vel_2 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_115, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_115 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_115, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_115 (Half[1,2:8,180,180]) -> hm_2 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_118, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_118 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_118, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_118 (Half[1,2:8,180,180]) -> reg_3 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_121, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_121 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_121, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_121 (Half[1,1:8,180,180]) -> height_3 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_124, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_124 (Half[1,3:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_124, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_124 (Half[1,3:8,180,180]) -> dim_3 (Half[1,3,180,180])
Layer(CaskConvolution): Conv_127, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_127 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_127, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_127 (Half[1,2:8,180,180]) -> rot_3 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_130, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_130 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_130, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_130 (Half[1,2:8,180,180]) -> vel_3 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_133, Tactic: 0x3e7eb35b91b9fa63, Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_133 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_133, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_133 (Half[1,1:8,180,180]) -> hm_3 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Tactic: 0xa927df92ac1ef1b8, onnx::Conv_651 (Half[1,64:8,180,180]) -> Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,512:8,180,180])
Layer(CaskConvolution): Conv_136, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_136 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_136, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_136 (Half[1,2:8,180,180]) -> reg_4 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_139, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_139 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_139, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_139 (Half[1,1:8,180,180]) -> height_4 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_142, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_142 (Half[1,3:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_142, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_142 (Half[1,3:8,180,180]) -> dim_4 (Half[1,3,180,180])
Layer(CaskConvolution): Conv_145, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_145 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_145, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_145 (Half[1,2:8,180,180]) -> rot_4 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_148, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_148 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_148, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_148 (Half[1,2:8,180,180]) -> vel_4 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_151, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_151 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_151, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_151 (Half[1,2:8,180,180]) -> hm_4 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_154, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_154 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_154, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_154 (Half[1,2:8,180,180]) -> reg_5 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_157, Tactic: 0x3e7eb35b91b9fa63, Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_157 (Half[1,1:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_157, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_157 (Half[1,1:8,180,180]) -> height_5 (Half[1,1,180,180])
Layer(CaskConvolution): Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, Tactic: 0xa927df92ac1ef1b8, onnx::Conv_651 (Half[1,64:8,180,180]) -> Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (Half[1,256:8,180,180])
Layer(CaskConvolution): Conv_160, Tactic: 0x3e7eb35b91b9fa63, Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_160 (Half[1,3:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_160, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_160 (Half[1,3:8,180,180]) -> dim_5 (Half[1,3,180,180])
Layer(CaskConvolution): Conv_163, Tactic: 0x3e7eb35b91b9fa63, Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_163 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_163, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_163 (Half[1,2:8,180,180]) -> rot_5 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_166, Tactic: 0x3e7eb35b91b9fa63, Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_166 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_166, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_166 (Half[1,2:8,180,180]) -> vel_5 (Half[1,2,180,180])
Layer(CaskConvolution): Conv_169, Tactic: 0x3e7eb35b91b9fa63, Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168 (Half[1,64:8,180,180]) -> Reformatted Output Tensor 0 to Conv_169 (Half[1,2:8,180,180])
Layer(Reformat): Reformatting CopyNode for Output Tensor 0 to Conv_169, Tactic: 0x0000000000000000, Reformatted Output Tensor 0 to Conv_169 (Half[1,2:8,180,180]) -> hm_5 (Half[1,2,180,180])
[03/18/2024-15:13:29] [I] [TRT] [MemUsageChange] TensorRT-managed allocation in building engine: CPU +12, GPU +15, now: CPU 12, GPU 15 (MiB)
[03/18/2024-15:13:29] [I] Engine built in 49.9871 sec.
[03/18/2024-15:13:29] [I] [TRT] Loaded engine size: 12 MiB
[03/18/2024-15:13:29] [V] [TRT] Deserialization required 3883 microseconds.
[03/18/2024-15:13:29] [I] [TRT] [MemUsageChange] TensorRT-managed allocation in engine deserialization: CPU +0, GPU +14, now: CPU 0, GPU 14 (MiB)
[03/18/2024-15:13:29] [I] Engine deserialized in 0.00406646 sec.
[03/18/2024-15:13:29] [V] [TRT] Total per-runner device persistent memory is 2276864
[03/18/2024-15:13:29] [V] [TRT] Total per-runner host persistent memory is 191744
[03/18/2024-15:13:29] [V] [TRT] Allocated activation device memory of size 49766400
[03/18/2024-15:13:29] [I] [TRT] [MemUsageChange] TensorRT-managed allocation in IExecutionContext creation: CPU +0, GPU +49, now: CPU 0, GPU 63 (MiB)
[03/18/2024-15:13:29] [V] [TRT] CUDA lazy loading is enabled.
[03/18/2024-15:13:29] [I] Setting persistentCacheLimit to 0 bytes.
[03/18/2024-15:13:29] [V] Using enqueueV3.
[03/18/2024-15:13:29] [I] Using random values for input input
[03/18/2024-15:13:29] [I] Created input binding for input with dimensions 1x256x180x180
[03/18/2024-15:13:29] [I] Using random values for output reg_0
[03/18/2024-15:13:29] [I] Created output binding for reg_0 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output height_0
[03/18/2024-15:13:29] [I] Created output binding for height_0 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output dim_0
[03/18/2024-15:13:29] [I] Created output binding for dim_0 with dimensions 1x3x180x180
[03/18/2024-15:13:29] [I] Using random values for output rot_0
[03/18/2024-15:13:29] [I] Created output binding for rot_0 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output vel_0
[03/18/2024-15:13:29] [I] Created output binding for vel_0 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output hm_0
[03/18/2024-15:13:29] [I] Created output binding for hm_0 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output reg_1
[03/18/2024-15:13:29] [I] Created output binding for reg_1 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output height_1
[03/18/2024-15:13:29] [I] Created output binding for height_1 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output dim_1
[03/18/2024-15:13:29] [I] Created output binding for dim_1 with dimensions 1x3x180x180
[03/18/2024-15:13:29] [I] Using random values for output rot_1
[03/18/2024-15:13:29] [I] Created output binding for rot_1 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output vel_1
[03/18/2024-15:13:29] [I] Created output binding for vel_1 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output hm_1
[03/18/2024-15:13:29] [I] Created output binding for hm_1 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output reg_2
[03/18/2024-15:13:29] [I] Created output binding for reg_2 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output height_2
[03/18/2024-15:13:29] [I] Created output binding for height_2 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output dim_2
[03/18/2024-15:13:29] [I] Created output binding for dim_2 with dimensions 1x3x180x180
[03/18/2024-15:13:29] [I] Using random values for output rot_2
[03/18/2024-15:13:29] [I] Created output binding for rot_2 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output vel_2
[03/18/2024-15:13:29] [I] Created output binding for vel_2 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output hm_2
[03/18/2024-15:13:29] [I] Created output binding for hm_2 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output reg_3
[03/18/2024-15:13:29] [I] Created output binding for reg_3 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output height_3
[03/18/2024-15:13:29] [I] Created output binding for height_3 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output dim_3
[03/18/2024-15:13:29] [I] Created output binding for dim_3 with dimensions 1x3x180x180
[03/18/2024-15:13:29] [I] Using random values for output rot_3
[03/18/2024-15:13:29] [I] Created output binding for rot_3 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output vel_3
[03/18/2024-15:13:29] [I] Created output binding for vel_3 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output hm_3
[03/18/2024-15:13:29] [I] Created output binding for hm_3 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output reg_4
[03/18/2024-15:13:29] [I] Created output binding for reg_4 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output height_4
[03/18/2024-15:13:29] [I] Created output binding for height_4 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output dim_4
[03/18/2024-15:13:29] [I] Created output binding for dim_4 with dimensions 1x3x180x180
[03/18/2024-15:13:29] [I] Using random values for output rot_4
[03/18/2024-15:13:29] [I] Created output binding for rot_4 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output vel_4
[03/18/2024-15:13:29] [I] Created output binding for vel_4 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output hm_4
[03/18/2024-15:13:29] [I] Created output binding for hm_4 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output reg_5
[03/18/2024-15:13:29] [I] Created output binding for reg_5 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output height_5
[03/18/2024-15:13:29] [I] Created output binding for height_5 with dimensions 1x1x180x180
[03/18/2024-15:13:29] [I] Using random values for output dim_5
[03/18/2024-15:13:29] [I] Created output binding for dim_5 with dimensions 1x3x180x180
[03/18/2024-15:13:29] [I] Using random values for output rot_5
[03/18/2024-15:13:29] [I] Created output binding for rot_5 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output vel_5
[03/18/2024-15:13:29] [I] Created output binding for vel_5 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Using random values for output hm_5
[03/18/2024-15:13:29] [I] Created output binding for hm_5 with dimensions 1x2x180x180
[03/18/2024-15:13:29] [I] Layer Information:
[03/18/2024-15:13:29] [I] Layers:
Name: Reformatting CopyNode for Input Tensor 0 to Conv_15 + Relu_16, LayerType: Reformat, Inputs: [ { Name: input, Location: Device, Dimensions: [1,256,180,180], Format/Datatype: Row major linear FP16 format }], Outputs: [ { Name: Reformatted Input Tensor 0 to Conv_15 + Relu_16, Location: Device, Dimensions: [1,256,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x00000000000003ea
Name: Conv_15 + Relu_16, LayerType: CaskConvolution, Inputs: [ { Name: Reformatted Input Tensor 0 to Conv_15 + Relu_16, Location: Device, Dimensions: [1,256,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.12, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 128, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 128}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS, TacticValue: 0x263a38afd75e3a43
Name: Conv_17 + Relu_18, LayerType: CaskConvolution, Inputs: [ { Name: input.12, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.24, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 128, Groups: 1, Weights: {"Type": "Half", "Count": 147456}, Bias: {"Type": "Half", "Count": 128}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_19 + Relu_20, LayerType: CaskConvolution, Inputs: [ { Name: input.24, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.36, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 128, Groups: 1, Weights: {"Type": "Half", "Count": 147456}, Bias: {"Type": "Half", "Count": 128}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_21 + Relu_22, LayerType: CaskConvolution, Inputs: [ { Name: input.36, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.48, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 128, Groups: 1, Weights: {"Type": "Half", "Count": 147456}, Bias: {"Type": "Half", "Count": 128}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_23 + Relu_24, LayerType: CaskConvolution, Inputs: [ { Name: input.48, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.60, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 128, Groups: 1, Weights: {"Type": "Half", "Count": 147456}, Bias: {"Type": "Half", "Count": 128}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_25 + Relu_26, LayerType: CaskConvolution, Inputs: [ { Name: input.60, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.72, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 128, Groups: 1, Weights: {"Type": "Half", "Count": 147456}, Bias: {"Type": "Half", "Count": 128}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_27 + Relu_28, LayerType: CaskConvolution, Inputs: [ { Name: input.72, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.164, Location: Device, Dimensions: [1,256,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [1,1], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [0,0], PostPadding: [0,0], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 32768}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_interior_nhwc_tn_v1, TacticValue: 0xfa5a19eb8211e798
Name: Conv_44 + Relu_45, LayerType: CaskConvolution, Inputs: [ { Name: input.72, Location: Device, Dimensions: [1,128,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.96, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [2,2], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize64x128x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x17ebf0c9f418f10a
Name: Conv_46 + Relu_47, LayerType: CaskConvolution, Inputs: [ { Name: input.96, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.108, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 589824}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS, TacticValue: 0x263a38afd75e3a43
Name: Conv_48 + Relu_49, LayerType: CaskConvolution, Inputs: [ { Name: input.108, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.120, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 589824}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS, TacticValue: 0x263a38afd75e3a43
Name: Conv_50 + Relu_51, LayerType: CaskConvolution, Inputs: [ { Name: input.120, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.132, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 589824}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS, TacticValue: 0x263a38afd75e3a43
Name: Conv_52 + Relu_53, LayerType: CaskConvolution, Inputs: [ { Name: input.132, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.144, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 589824}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS, TacticValue: 0x263a38afd75e3a43
Name: Conv_54 + Relu_55, LayerType: CaskConvolution, Inputs: [ { Name: input.144, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: onnx::ConvTranspose_644, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 589824}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x64_stage3_warpsize2x2x1_g1_tensor16x8x16_t1r3s3_aACCESS, TacticValue: 0x263a38afd75e3a43
Name: ConvTranspose_56 + BatchNormalization_57 + Relu_58, LayerType: CaskDeconvolutionV2, Inputs: [ { Name: onnx::ConvTranspose_644, Location: Device, Dimensions: [1,256,90,90], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: input.164, Location: Device, Dimensions: [1,256,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_deconv_implicit_gemm_indexed_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize256x128x32_stage3_warpsize4x2x1_g1_tensor16x8x16_strided, TacticValue: 0xdec24e75875e331b
Name: Conv_60 + Relu_61, LayerType: CaskConvolution, Inputs: [ { Name: input.164, Location: Device, Dimensions: [1,512,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: onnx::Conv_651, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 64, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 64}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x64x32_stage5_warpsize2x2x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0xb4bec086187edcfc
Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, LayerType: CaskConvolution, Inputs: [ { Name: onnx::Conv_651, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,512,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 512, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 512}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_64, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_64, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_64, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_64, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: reg_0, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_67, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_67, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_67, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_67, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: height_0, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_70, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_70, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 3, Groups: 1, Weights: {"Type": "Half", "Count": 1728}, Bias: {"Type": "Half", "Count": 3}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_70, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_70, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: dim_0, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_73, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_73, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_73, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_73, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: rot_0, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_76, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_76, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_76, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_76, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: vel_0, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_79, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_79, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_79, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_79, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: hm_0, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_82, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_82, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_82, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_82, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: reg_1, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_85, LayerType: CaskConvolution, Inputs: [ { Name: Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_85, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_85, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_85, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: height_1, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, LayerType: CaskConvolution, Inputs: [ { Name: onnx::Conv_651, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,512,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 512, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 512}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_88, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_88, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 3, Groups: 1, Weights: {"Type": "Half", "Count": 1728}, Bias: {"Type": "Half", "Count": 3}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_88, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_88, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: dim_1, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_91, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_91, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_91, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_91, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: rot_1, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_94, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_94, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_94, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_94, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: vel_1, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_97, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_97, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_97, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_97, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: hm_1, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_100, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_100, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_100, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_100, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: reg_2, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_103, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_103, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_103, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_103, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: height_2, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_106, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_106, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 3, Groups: 1, Weights: {"Type": "Half", "Count": 1728}, Bias: {"Type": "Half", "Count": 3}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_106, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_106, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: dim_2, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_109, LayerType: CaskConvolution, Inputs: [ { Name: Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_109, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_109, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_109, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: rot_2, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, LayerType: CaskConvolution, Inputs: [ { Name: onnx::Conv_651, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,512,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 512, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 512}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_112, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_112, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_112, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_112, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: vel_2, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_115, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_115, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_115, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_115, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: hm_2, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_118, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_118, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_118, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_118, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: reg_3, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_121, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_121, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_121, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_121, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: height_3, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_124, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_124, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 3, Groups: 1, Weights: {"Type": "Half", "Count": 1728}, Bias: {"Type": "Half", "Count": 3}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_124, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_124, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: dim_3, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_127, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_127, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_127, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_127, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: rot_3, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_130, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_130, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_130, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_130, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: vel_3, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_133, LayerType: CaskConvolution, Inputs: [ { Name: Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_133, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_133, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_133, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: hm_3, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, LayerType: CaskConvolution, Inputs: [ { Name: onnx::Conv_651, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,512,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 512, Groups: 1, Weights: {"Type": "Half", "Count": 294912}, Bias: {"Type": "Half", "Count": 512}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_136, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_136, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_136, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_136, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: reg_4, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_139, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_139, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_139, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_139, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: height_4, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_142, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_142, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 3, Groups: 1, Weights: {"Type": "Half", "Count": 1728}, Bias: {"Type": "Half", "Count": 3}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_142, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_142, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: dim_4, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_145, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_145, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_145, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_145, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: rot_4, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_148, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_148, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_148, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_148, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: vel_4, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_151, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_151, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_151, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_151, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: hm_4, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_154, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_154, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_154, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_154, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: reg_5, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_157, LayerType: CaskConvolution, Inputs: [ { Name: Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_157, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 1, Groups: 1, Weights: {"Type": "Half", "Count": 576}, Bias: {"Type": "Half", "Count": 1}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_157, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_157, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: height_5, Location: Device, Dimensions: [1,1,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, LayerType: CaskConvolution, Inputs: [ { Name: onnx::Conv_651, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, Location: Device, Dimensions: [1,256,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 256, Groups: 1, Weights: {"Type": "Half", "Count": 147456}, Bias: {"Type": "Half", "Count": 256}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: RELU, HasBias: 1, HasReLU: 1, TacticName: ampere_h1688cudnn_128x128_ldg8_relu_exp_large_nhwc_tn_v1, TacticValue: 0xa927df92ac1ef1b8
Name: Conv_160, LayerType: CaskConvolution, Inputs: [ { Name: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_160, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 3, Groups: 1, Weights: {"Type": "Half", "Count": 1728}, Bias: {"Type": "Half", "Count": 3}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_160, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_160, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: dim_5, Location: Device, Dimensions: [1,3,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_163, LayerType: CaskConvolution, Inputs: [ { Name: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_163, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_163, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_163, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: rot_5, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_166, LayerType: CaskConvolution, Inputs: [ { Name: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_166, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_166, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_166, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: vel_5, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000
Name: Conv_169, LayerType: CaskConvolution, Inputs: [ { Name: Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168, Location: Device, Dimensions: [1,64,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: Reformatted Output Tensor 0 to Conv_169, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], ParameterType: Convolution, Kernel: [3,3], PaddingMode: kEXPLICIT_ROUND_DOWN, PrePadding: [1,1], PostPadding: [1,1], Stride: [1,1], Dilation: [1,1], OutMaps: 2, Groups: 1, Weights: {"Type": "Half", "Count": 1152}, Bias: {"Type": "Half", "Count": 2}, HasSparseWeights: 0, HasDynamicFilter: 0, HasDynamicBias: 0, HasResidual: 0, ConvXAsActInputIdx: -1, BiasAsActInputIdx: -1, ResAsActInputIdx: -1, Activation: NONE, HasBias: 1, HasReLU: 0, TacticName: sm80_xmma_fprop_implicit_gemm_f16f16_f16f16_f16_nhwckrsc_nhwc_tilesize128x32x32_stage4_warpsize4x1x1_g1_tensor16x8x16_t1r3s3, TacticValue: 0x3e7eb35b91b9fa63
Name: Reformatting CopyNode for Output Tensor 0 to Conv_169, LayerType: Reformat, Inputs: [ { Name: Reformatted Output Tensor 0 to Conv_169, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Channel major FP16 format where channel % 8 == 0 }], Outputs: [ { Name: hm_5, Location: Device, Dimensions: [1,2,180,180], Format/Datatype: Row major linear FP16 format }], ParameterType: Reformat, Origin: REFORMAT, TacticValue: 0x0000000000000000

Bindings:
input
reg_0
height_0
dim_0
rot_0
vel_0
hm_0
reg_1
height_1
dim_1
rot_1
vel_1
hm_1
reg_2
height_2
dim_2
rot_2
vel_2
hm_2
reg_3
height_3
dim_3
rot_3
vel_3
hm_3
reg_4
height_4
dim_4
rot_4
vel_4
hm_4
reg_5
height_5
dim_5
rot_5
vel_5
hm_5
[03/18/2024-15:13:29] [I] Starting inference
[03/18/2024-15:13:32] [I] Warmup completed 11 queries over 200 ms
[03/18/2024-15:13:32] [I] Timing trace has 249 queries over 3.03126 s
[03/18/2024-15:13:32] [I] 
[03/18/2024-15:13:32] [I] === Trace details ===
[03/18/2024-15:13:32] [I] Trace averages of 10 runs:
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.6643 ms - Host latency: 13.423 ms (enqueue 0.807605 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9368 ms - Host latency: 13.694 ms (enqueue 0.67587 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.6609 ms - Host latency: 13.4147 ms (enqueue 0.729416 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.8811 ms - Host latency: 13.6372 ms (enqueue 0.699658 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.2292 ms - Host latency: 13.9877 ms (enqueue 0.68432 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 14.5462 ms - Host latency: 16.3037 ms (enqueue 0.720087 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.1229 ms - Host latency: 13.8782 ms (enqueue 0.702087 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9336 ms - Host latency: 13.6888 ms (enqueue 0.704211 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9069 ms - Host latency: 13.7303 ms (enqueue 0.951208 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9083 ms - Host latency: 13.6807 ms (enqueue 0.681897 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.8758 ms - Host latency: 13.6969 ms (enqueue 0.727478 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9309 ms - Host latency: 13.6867 ms (enqueue 0.719092 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9569 ms - Host latency: 13.7123 ms (enqueue 0.766309 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.6852 ms - Host latency: 14.4426 ms (enqueue 0.729565 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.2629 ms - Host latency: 14.0157 ms (enqueue 0.651001 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.0217 ms - Host latency: 13.7795 ms (enqueue 0.710071 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9061 ms - Host latency: 13.6601 ms (enqueue 0.686865 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9665 ms - Host latency: 13.7245 ms (enqueue 0.796436 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.072 ms - Host latency: 13.829 ms (enqueue 0.820142 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9478 ms - Host latency: 13.6973 ms (enqueue 0.706299 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 11.9082 ms - Host latency: 13.6651 ms (enqueue 0.692993 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.2937 ms - Host latency: 14.0456 ms (enqueue 0.681274 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.3692 ms - Host latency: 14.1473 ms (enqueue 0.778052 ms)
[03/18/2024-15:13:32] [I] Average on 10 runs - GPU latency: 12.1066 ms - Host latency: 13.8626 ms (enqueue 0.69707 ms)
[03/18/2024-15:13:32] [I] 
[03/18/2024-15:13:32] [I] === Performance summary ===
[03/18/2024-15:13:32] [I] Throughput: 82.144 qps
[03/18/2024-15:13:32] [I] Latency: min = 12.016 ms, max = 18.9825 ms, mean = 13.8881 ms, median = 13.8586 ms, percentile(90%) = 14.9219 ms, percentile(95%) = 15.3739 ms, percentile(99%) = 18.1702 ms
[03/18/2024-15:13:32] [I] Enqueue Time: min = 0.196533 ms, max = 1.59167 ms, mean = 0.726447 ms, median = 0.715576 ms, percentile(90%) = 1.0022 ms, percentile(95%) = 1.06018 ms, percentile(99%) = 1.2395 ms
[03/18/2024-15:13:32] [I] H2D Latency: min = 1.29395 ms, max = 1.47339 ms, mean = 1.31596 ms, median = 1.30774 ms, percentile(90%) = 1.33057 ms, percentile(95%) = 1.38062 ms, percentile(99%) = 1.43176 ms
[03/18/2024-15:13:32] [I] GPU Compute Time: min = 10.2625 ms, max = 17.2349 ms, mean = 12.1256 ms, median = 12.0833 ms, percentile(90%) = 13.1164 ms, percentile(95%) = 13.6274 ms, percentile(99%) = 16.3922 ms
[03/18/2024-15:13:32] [I] D2H Latency: min = 0.41626 ms, max = 0.470459 ms, mean = 0.446485 ms, median = 0.446533 ms, percentile(90%) = 0.451538 ms, percentile(95%) = 0.452881 ms, percentile(99%) = 0.461792 ms
[03/18/2024-15:13:32] [I] Total Host Walltime: 3.03126 s
[03/18/2024-15:13:32] [I] Total GPU Compute Time: 3.01928 s
[03/18/2024-15:13:32] [W] * GPU compute time is unstable, with coefficient of variance = 8.10125%.
[03/18/2024-15:13:32] [W]   If not already in use, locking GPU clock frequency or adding --useSpinWait may improve the stability.
[03/18/2024-15:13:32] [I] Explanations of the performance metrics are printed in the verbose logs.
[03/18/2024-15:13:32] [V] 
[03/18/2024-15:13:32] [V] === Explanations of the performance metrics ===
[03/18/2024-15:13:32] [V] Total Host Walltime: the host walltime from when the first query (after warmups) is enqueued to when the last query is completed.
[03/18/2024-15:13:32] [V] GPU Compute Time: the GPU latency to execute the kernels for a query.
[03/18/2024-15:13:32] [V] Total GPU Compute Time: the summation of the GPU Compute Time of all the queries. If this is significantly shorter than Total Host Walltime, the GPU may be under-utilized because of host-side overheads or data transfers.
[03/18/2024-15:13:32] [V] Throughput: the observed throughput computed by dividing the number of queries by the Total Host Walltime. If this is significantly lower than the reciprocal of GPU Compute Time, the GPU may be under-utilized because of host-side overheads or data transfers.
[03/18/2024-15:13:32] [V] Enqueue Time: the host latency to enqueue a query. If this is longer than GPU Compute Time, the GPU may be under-utilized.
[03/18/2024-15:13:32] [V] H2D Latency: the latency for host-to-device data transfers for input tensors of a single query.
[03/18/2024-15:13:32] [V] D2H Latency: the latency for device-to-host data transfers for output tensors of a single query.
[03/18/2024-15:13:32] [V] Latency: the summation of H2D Latency, GPU Compute Time, and D2H Latency. This is the latency to infer a single query.
[03/18/2024-15:13:32] [I] 
[03/18/2024-15:13:35] [I] 
[03/18/2024-15:13:35] [I] === Profile (253 iterations ) ===
[03/18/2024-15:13:35] [I]                                                                                                                                                                                 Layer   Time (ms)   Avg. Time (ms)   Median Time (ms)   Time %
[03/18/2024-15:13:35] [I]                                                                                                                         Reformatting CopyNode for Input Tensor 0 to Conv_15 + Relu_16       33.28           0.1315             0.1302      1.2
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_15 + Relu_16      150.07           0.5932             0.5929      5.2
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_17 + Relu_18       80.75           0.3192             0.3185      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_19 + Relu_20       80.48           0.3181             0.3174      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_21 + Relu_22       80.44           0.3179             0.3174      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_23 + Relu_24       80.63           0.3187             0.3185      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_25 + Relu_26      111.82           0.4420             0.3205      3.9
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_27 + Relu_28       29.67           0.1173             0.1167      1.0
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_44 + Relu_45       44.48           0.1758             0.1751      1.5
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_46 + Relu_47       79.74           0.3152             0.3154      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_48 + Relu_49       79.90           0.3158             0.3154      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_50 + Relu_51       79.74           0.3152             0.3154      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_52 + Relu_53       79.65           0.3148             0.3154      2.8
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_54 + Relu_55      103.28           0.4082             0.3154      3.6
[03/18/2024-15:13:35] [I]                                                                                                                                    ConvTranspose_56 + BatchNormalization_57 + Relu_58       74.01           0.2925             0.2088      2.6
[03/18/2024-15:13:35] [I]                                                                                                                                                                     Conv_60 + Relu_61      157.47           0.6224             0.6216      5.5
[03/18/2024-15:13:35] [I]                  Conv_62 + Relu_63 || Conv_65 + Relu_66 || Conv_68 + Relu_69 || Conv_71 + Relu_72 || Conv_74 + Relu_75 || Conv_77 + Relu_78 || Conv_80 + Relu_81 || Conv_83 + Relu_84      158.82           0.6278             0.6269      5.5
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_64       18.87           0.0746             0.0748      0.7
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_64        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_67       18.58           0.0734             0.0735      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_67        1.49           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_70       18.27           0.0722             0.0719      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_70        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_73       18.41           0.0727             0.0727      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_73        1.53           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_76       18.60           0.0735             0.0696      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_76        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_79       19.20           0.0759             0.0705      0.7
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_79        2.92           0.0115             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_82       22.92           0.0906             0.0727      0.8
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_82        2.21           0.0088             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_85       23.37           0.0924             0.0727      0.8
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_85        4.12           0.0163             0.0061      0.1
[03/18/2024-15:13:35] [I]            Conv_86 + Relu_87 || Conv_89 + Relu_90 || Conv_92 + Relu_93 || Conv_95 + Relu_96 || Conv_98 + Relu_99 || Conv_101 + Relu_102 || Conv_104 + Relu_105 || Conv_107 + Relu_108      175.40           0.6933             0.6287      6.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_88       18.78           0.0742             0.0739      0.7
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_88        1.57           0.0062             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_91       18.07           0.0714             0.0717      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_91        1.50           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_94       17.86           0.0706             0.0707      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_94        1.53           0.0061             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                               Conv_97       17.96           0.0710             0.0707      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                  Reformatting CopyNode for Output Tensor 0 to Conv_97        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_100       18.27           0.0722             0.0717      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_100        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_103       18.42           0.0728             0.0727      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_103        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_106       18.42           0.0728             0.0727      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_106        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_109       18.44           0.0729             0.0727      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_109        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]  Conv_110 + Relu_111 || Conv_113 + Relu_114 || Conv_116 + Relu_117 || Conv_119 + Relu_120 || Conv_122 + Relu_123 || Conv_125 + Relu_126 || Conv_128 + Relu_129 || Conv_131 + Relu_132      159.98           0.6323             0.6245      5.6
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_112       21.99           0.0869             0.0735      0.8
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_112        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_115       23.51           0.0929             0.0707      0.8
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_115        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_118       25.68           0.1015             0.0696      0.9
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_118        2.27           0.0090             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_121       24.93           0.0985             0.0717      0.9
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_121        1.49           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_124       26.78           0.1058             0.0717      0.9
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_124        1.85           0.0073             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_127       21.47           0.0849             0.0727      0.7
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_127        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_130       18.79           0.0743             0.0717      0.7
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_130        1.50           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_133       17.97           0.0710             0.0707      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_133        1.50           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]  Conv_134 + Relu_135 || Conv_137 + Relu_138 || Conv_140 + Relu_141 || Conv_143 + Relu_144 || Conv_146 + Relu_147 || Conv_149 + Relu_150 || Conv_152 + Relu_153 || Conv_155 + Relu_156      157.96           0.6244             0.6236      5.5
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_136       18.65           0.0737             0.0737      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_136        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_139       18.02           0.0712             0.0707      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_139        1.54           0.0061             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_142       18.18           0.0719             0.0717      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_142        1.50           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_145       18.44           0.0729             0.0727      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_145        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_148       18.37           0.0726             0.0727      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_148        1.53           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_151       17.87           0.0706             0.0704      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_151        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_154       18.17           0.0718             0.0717      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_154        1.49           0.0059             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_157       17.74           0.0701             0.0699      0.6
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_157        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                              Conv_158 + Relu_159 || Conv_161 + Relu_162 || Conv_164 + Relu_165 || Conv_167 + Relu_168       85.33           0.3373             0.3186      3.0
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_160       26.34           0.1041             0.0748      0.9
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_160        3.11           0.0123             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_163       27.60           0.1091             0.0737      1.0
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_163        1.52           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_166       24.31           0.0961             0.0737      0.8
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_166        1.51           0.0060             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                              Conv_169       21.72           0.0859             0.0737      0.8
[03/18/2024-15:13:35] [I]                                                                                                                                 Reformatting CopyNode for Output Tensor 0 to Conv_169        2.00           0.0079             0.0061      0.1
[03/18/2024-15:13:35] [I]                                                                                                                                                                                 Total     2876.29          11.3687            11.3357    100.0
[03/18/2024-15:13:35] [I] 
&&&& PASSED TensorRT.trtexec [TensorRT v8503] # trtexec --onnx=model/rpn_centerhead_sim.onnx --saveEngine=model/rpn_centerhead_sim.plan.8513 --workspace=4096 --fp16 --outputIOFormats=fp16:chw --inputIOFormats=fp16:chw --verbose --dumpLayerInfo --dumpProfile --separateProfileRun --profilingVerbosity=detailed
