# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-27 12:46:53 IST
# hostname  : vlsi-ria85.vlsidomain
# pid       : 12349
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45295' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAznicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNh0ANCfSA7HS6aypDMUMJQDBQ1ZIhnyGQwAvLjgWwToHoeoO4khkSgfDJDBpAvgaFGDyyXA7YPADiwFj8=' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_14/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_14/.tmp/.initCmds.tcl' '1_i2c_14.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_i2c_14/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/1_i2c_14/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_i2c_14.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_i2c_14.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_i2c_14.sv(43): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_i2c_14.sv(1): compiling module 'i2cStrech'
[WARN (VERI-1209)] ../1_i2c_14.sv(15): expression size 32 truncated to fit in target size 15
[INFO (VERI-8005)] ../1_i2c_14.sv(6): Unintentional sequential element inferred for stretch read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_14.sv(4): Unintentional sequential element inferred for cnt read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_14.sv(5): Unintentional sequential element inferred for scl_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_14.sv(1): Unintentional sequential element inferred for data_clk read before write using blocking assignment
[INFO (VERI-8005)] ../1_i2c_14.sv(1): Unintentional sequential element inferred for switch_range read before write using blocking assignment
INFO (ISW003): Top module name is "i2cStrech".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
i2cStrech
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 19 of 19 design flops, 0 of 0 design latches, 4 of 4 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "i2cStrech.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.06 s]
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.06 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 12416@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.N: Proofgrid shell started at 12415@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.L: Proofgrid shell started at 12451@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Proofgrid shell started at 12454@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.L: Exited with Success (@ 0.04 s)
0.0.L: Completed, Restart ignored.
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Ht: Proofgrid shell started at 12447@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Bm: Proofgrid shell started at 12448@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.Mpcustom4: Proofgrid shell started at 12449@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.05 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.Oh: Proofgrid shell started at 12450@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.AM: Trace Attempt  1	[0.04 s]
0.0.AM: Trace Attempt  2	[0.04 s]
0.0.AM: Trace Attempt  3	[0.04 s]
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.AM: Trace Attempt  4	[0.04 s]
0.0.Oh: Exited with Success (@ 0.08 s)
0.0.Oh: Completed, Restart ignored.
0.0.AM: Trace Attempt  5	[0.04 s]
0.0.B: Proofgrid shell started at 12452@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  1	[0.14 s]
0.0.AM: Trace Attempt  2	[0.14 s]
0.0.AM: Trace Attempt  3	[0.14 s]
0.0.AM: Trace Attempt  4	[0.14 s]
0.0.AM: Trace Attempt  5	[0.15 s]
0.0.AM: Trace Attempt  1	[0.51 s]
0.0.AM: Trace Attempt  2	[0.51 s]
0.0.AM: Trace Attempt  3	[0.51 s]
0.0.AM: Trace Attempt  4	[0.51 s]
0.0.AM: Trace Attempt  5	[0.51 s]
0.0.N: Trace Attempt  1	[0.64 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.64 s]
0.0.N: Trace Attempt  4	[0.64 s]
0.0.N: Trace Attempt  5	[0.65 s]
0.0.AM: Trace Attempt  1	[2.05 s]
0.0.AM: Trace Attempt  2	[2.05 s]
0.0.AM: Trace Attempt  3	[2.05 s]
0.0.AM: Trace Attempt  4	[2.05 s]
0.0.AM: Trace Attempt  5	[2.05 s]
0.0.N: Trace Attempt  1	[2.24 s]
0.0.N: Trace Attempt  2	[2.24 s]
0.0.N: Trace Attempt  3	[2.24 s]
0.0.N: Trace Attempt  4	[2.24 s]
0.0.N: Trace Attempt  5	[2.25 s]
0.0.Hp: Trace Attempt 561	[4.01 s]
0.0.Bm: Trace Attempt 1720	[4.00 s]
0.0.Ht: Trace Attempt 1789	[4.00 s]
0.0.B: Trace Attempt 1720	[4.00 s]
0.0.AM: Trace Attempt 244	[6.06 s]
0.0.N: Trace Attempt 188	[6.25 s]
0.0.AM: Trace Attempt  1	[6.66 s]
0.0.AM: Trace Attempt  2	[6.66 s]
0.0.AM: Trace Attempt  3	[6.66 s]
0.0.AM: Trace Attempt  4	[6.66 s]
0.0.AM: Trace Attempt  5	[6.66 s]
0.0.Hp: Trace Attempt 782	[8.03 s]
0.0.Ht: Trace Attempt 2401	[8.01 s]
0.0.Bm: Trace Attempt 2360	[8.01 s]
0.0.B: Trace Attempt 2361	[8.00 s]
0.0.N: Trace Attempt  1	[8.87 s]
0.0.N: Trace Attempt  2	[8.88 s]
0.0.N: Trace Attempt  3	[8.88 s]
0.0.N: Trace Attempt  4	[8.88 s]
0.0.N: Trace Attempt  5	[8.88 s]
0.0.AM: Trace Attempt 200	[10.66 s]
0.0.Hp: Trace Attempt 957	[12.04 s]
0.0.Bm: Trace Attempt 2874	[12.01 s]
0.0.Ht: Trace Attempt 2904	[12.01 s]
0.0.B: Trace Attempt 2876	[12.01 s]
0.0.N: Trace Attempt 188	[12.89 s]
0.0.AM: Trace Attempt 261	[14.80 s]
0.0.N: Trace Attempt  1	[15.52 s]
0.0.N: Trace Attempt  2	[15.52 s]
0.0.N: Trace Attempt  3	[15.52 s]
0.0.N: Trace Attempt  4	[15.53 s]
0.0.N: Trace Attempt  5	[15.53 s]
0.0.Bm: Trace Attempt 3289	[16.01 s]
0.0.Ht: Trace Attempt 3314	[16.02 s]
0.0.Hp: Trace Attempt 1099	[16.07 s]
0.0.B: Trace Attempt 3292	[16.02 s]
0.0.AM: Trace Attempt 304	[18.89 s]
0.0.N: Trace Attempt 183	[19.55 s]
0.0.Bm: Trace Attempt 3659	[20.01 s]
0.0.Ht: Trace Attempt 3681	[20.03 s]
0.0.Hp: Trace Attempt 1228	[20.07 s]
0.0.B: Trace Attempt 3665	[20.02 s]
0.0.N: Trace Attempt  1	[22.37 s]
0.0.N: Trace Attempt  2	[22.37 s]
0.0.N: Trace Attempt  3	[22.37 s]
0.0.N: Trace Attempt  4	[22.37 s]
0.0.N: Trace Attempt  5	[22.37 s]
0.0.AM: Trace Attempt 349	[22.98 s]
0.0.Bm: Trace Attempt 3985	[24.03 s]
0.0.Ht: Trace Attempt 4014	[24.03 s]
0.0.Hp: Trace Attempt 1343	[24.11 s]
0.0.B: Trace Attempt 3993	[24.02 s]
0.0.N: Trace Attempt 184	[26.40 s]
0.0.AM: Trace Attempt 380	[26.99 s]
0.0.Bm: Trace Attempt 4299	[28.03 s]
0.0.Ht: Trace Attempt 4317	[28.04 s]
0.0.B: Trace Attempt 4310	[28.03 s]
0.0.Hp: Trace Attempt 1449	[28.12 s]
0.0.N: Trace Attempt  1	[29.14 s]
0.0.N: Trace Attempt  2	[29.15 s]
0.0.N: Trace Attempt  3	[29.15 s]
0.0.N: Trace Attempt  4	[29.15 s]
0.0.N: Trace Attempt  5	[29.15 s]
0.0.AM: Trace Attempt 413	[31.03 s]
0.0.Bm: Trace Attempt 4593	[32.04 s]
0.0.Ht: Trace Attempt 4593	[32.05 s]
0.0.B: Trace Attempt 4605	[32.03 s]
0.0.Hp: Trace Attempt 1547	[32.16 s]
0.0.N: Trace Attempt 184	[33.16 s]
0.0.AM: Trace Attempt 452	[35.16 s]
0.0.N: Trace Attempt  1	[36.00 s]
0.0.N: Trace Attempt  2	[36.00 s]
0.0.N: Trace Attempt  3	[36.00 s]
0.0.N: Trace Attempt  4	[36.00 s]
0.0.N: Trace Attempt  5	[36.00 s]
0.0.Bm: Trace Attempt 4860	[36.05 s]
0.0.Ht: Trace Attempt 4860	[36.06 s]
0.0.B: Trace Attempt 4872	[36.04 s]
0.0.Hp: Trace Attempt 1638	[36.19 s]
0.0.AM: Trace Attempt 333	[39.16 s]
0.0.N: Trace Attempt 184	[40.01 s]
0.0.Bm: Trace Attempt 5101	[40.07 s]
0.0.Ht: Trace Attempt 5100	[40.07 s]
0.0.B: Trace Attempt 5114	[40.05 s]
0.0.Hp: Trace Attempt 1722	[40.23 s]
0.0.N: Trace Attempt  1	[42.79 s]
0.0.N: Trace Attempt  2	[42.79 s]
0.0.N: Trace Attempt  3	[42.79 s]
0.0.N: Trace Attempt  4	[42.79 s]
0.0.N: Trace Attempt  5	[42.80 s]
0.0.Ht: Trace Attempt 5310	[44.08 s]
0.0.Bm: Trace Attempt 5321	[44.09 s]
0.0.B: Trace Attempt 5333	[44.05 s]
0.0.Hp: Trace Attempt 1799	[44.29 s]
0.0.N: Trace Attempt 183	[46.82 s]
0.0.AM: Trace Attempt 512	[47.34 s]
0.0.AM: Trace Attempt  1	[47.73 s]
0.0.AM: Trace Attempt  2	[47.73 s]
0.0.AM: Trace Attempt  3	[47.73 s]
0.0.AM: Trace Attempt  4	[47.73 s]
0.0.AM: Trace Attempt  5	[47.73 s]
0.0.Bm: Trace Attempt 5535	[48.09 s]
0.0.Ht: Trace Attempt 5516	[48.10 s]
0.0.B: Trace Attempt 5548	[48.05 s]
0.0.Hp: Trace Attempt 1873	[48.34 s]
0.0.N: Trace Attempt  1	[49.59 s]
0.0.N: Trace Attempt  2	[49.59 s]
0.0.N: Trace Attempt  3	[49.60 s]
0.0.N: Trace Attempt  4	[49.60 s]
0.0.N: Trace Attempt  5	[49.60 s]
0.0.AM: Trace Attempt 179	[51.75 s]
0.0.Bm: Trace Attempt 5761	[52.09 s]
0.0.Ht: Trace Attempt 5740	[52.11 s]
0.0.B: Trace Attempt 5775	[52.06 s]
0.0.Hp: Trace Attempt 1950	[52.36 s]
0.0.N: Trace Attempt 184	[53.62 s]
0.0.AM: Trace Attempt 246	[55.75 s]
0.0.Bm: Trace Attempt 5975	[56.10 s]
0.0.Ht: Trace Attempt 5955	[56.13 s]
0.0.B: Trace Attempt 5991	[56.07 s]
0.0.N: Trace Attempt  1	[56.35 s]
0.0.N: Trace Attempt  2	[56.35 s]
0.0.N: Trace Attempt  3	[56.35 s]
0.0.N: Trace Attempt  4	[56.36 s]
0.0.N: Trace Attempt  5	[56.36 s]
0.0.Hp: Trace Attempt 2024	[56.41 s]
0.0.AM: Trace Attempt 285	[59.77 s]
0.0.Bm: Trace Attempt 6183	[60.11 s]
0.0.Ht: Trace Attempt 6159	[60.13 s]
0.0.B: Trace Attempt 6199	[60.09 s]
0.0.N: Trace Attempt 184	[60.36 s]
0.0.Hp: Trace Attempt 2095	[60.44 s]
0.0.N: Trace Attempt  1	[63.25 s]
0.0.N: Trace Attempt  2	[63.25 s]
0.0.N: Trace Attempt  3	[63.25 s]
0.0.N: Trace Attempt  4	[63.26 s]
0.0.N: Trace Attempt  5	[63.26 s]
0.0.AM: Trace Attempt 324	[63.79 s]
0.0.Bm: Trace Attempt 6376	[64.13 s]
0.0.Ht: Trace Attempt 6360	[64.14 s]
0.0.B: Trace Attempt 6393	[64.11 s]
0.0.Hp: Trace Attempt 2163	[64.44 s]
0.0.N: Trace Attempt 184	[67.27 s]
0.0.AM: Trace Attempt 360	[67.80 s]
0.0.Bm: Trace Attempt 6567	[68.14 s]
0.0.Ht: Trace Attempt 6551	[68.15 s]
0.0.B: Trace Attempt 6585	[68.11 s]
0.0.Hp: Trace Attempt 2230	[68.49 s]
0.0.N: Trace Attempt  1	[70.43 s]
0.0.N: Trace Attempt  2	[70.44 s]
0.0.N: Trace Attempt  3	[70.44 s]
0.0.N: Trace Attempt  4	[70.44 s]
0.0.N: Trace Attempt  5	[70.44 s]
0.0.AM: Trace Attempt 393	[71.83 s]
0.0.Bm: Trace Attempt 6750	[72.16 s]
0.0.B: Trace Attempt 6769	[72.11 s]
0.0.Ht: Trace Attempt 6742	[72.17 s]
0.0.Hp: Trace Attempt 2293	[72.52 s]
0.0.N: Trace Attempt 176	[74.47 s]
0.0.AM: Trace Attempt 429	[75.97 s]
0.0.Bm: Trace Attempt 6930	[76.17 s]
0.0.Ht: Trace Attempt 6928	[76.18 s]
0.0.B: Trace Attempt 6949	[76.13 s]
0.0.Hp: Trace Attempt 2353	[76.56 s]
0.0.N: Trace Attempt 243	[78.63 s]
0.0.AM: Trace Attempt 463	[79.99 s]
0.0.Bm: Trace Attempt 7104	[80.18 s]
0.0.Ht: Trace Attempt 7105	[80.18 s]
0.0.B: Trace Attempt 7123	[80.14 s]
0.0.Hp: Trace Attempt 2413	[80.56 s]
0.0.N: Trace Attempt 273	[82.65 s]
0.0.AM: Trace Attempt 482	[84.07 s]
0.0.Bm: Trace Attempt 7271	[84.19 s]
0.0.Ht: Trace Attempt 7273	[84.19 s]
0.0.B: Trace Attempt 7290	[84.15 s]
0.0.Hp: Trace Attempt 2472	[84.61 s]
0.0.N: Trace Attempt 318	[86.73 s]
0.0.Bm: Trace Attempt 7435	[88.19 s]
0.0.B: Trace Attempt 7454	[88.16 s]
0.0.Ht: Trace Attempt 7440	[88.21 s]
0.0.AM: Trace Attempt 490	[88.36 s]
0.0.Hp: Trace Attempt 2530	[88.64 s]
0.0.N: Trace Attempt 350	[90.76 s]
0.0.Bm: Trace Attempt 7594	[92.20 s]
0.0.Ht: Trace Attempt 7598	[92.22 s]
0.0.B: Trace Attempt 7615	[92.18 s]
0.0.AM: Trace Attempt 500	[92.39 s]
0.0.Hp: Trace Attempt 2586	[92.64 s]
0.0.N: Trace Attempt 383	[95.27 s]
0.0.Bm: Trace Attempt 7748	[96.23 s]
0.0.Ht: Trace Attempt 7760	[96.24 s]
0.0.B: Trace Attempt 7770	[96.20 s]
0.0.AM: Trace Attempt 509	[96.46 s]
0.0.Hp: Trace Attempt 2641	[96.69 s]
0.0.N: Trace Attempt 397	[99.47 s]
0.0.Bm: Trace Attempt 7898	[100.23 s]
0.0.Ht: Trace Attempt 7919	[100.26 s]
0.0.B: Trace Attempt 7922	[100.21 s]
0.0.AM: Trace Attempt 520	[100.66 s]
0.0.Hp: Trace Attempt 2695	[100.76 s]
0.0.N: Trace Attempt 410	[103.60 s]
0.0.Bm: Trace Attempt 8043	[104.24 s]
0.0.Ht: Trace Attempt 8072	[104.28 s]
0.0.B: Trace Attempt 8069	[104.24 s]
0.0.Hp: Trace Attempt 2746	[104.77 s]
0.0.AM: Trace Attempt 533	[104.86 s]
0.0.N: Trace Attempt 422	[107.69 s]
0.0.Bm: Trace Attempt 8185	[108.24 s]
0.0.Ht: Trace Attempt 8214	[108.29 s]
0.0.B: Trace Attempt 8213	[108.25 s]
0.0.Hp: Trace Attempt 2797	[108.82 s]
0.0.AM: Trace Attempt 548	[109.14 s]
0.0.N: Trace Attempt 433	[112.10 s]
0.0.Bm: Trace Attempt 8329	[112.25 s]
0.0.Ht: Trace Attempt 8363	[112.31 s]
0.0.B: Trace Attempt 8360	[112.26 s]
0.0.Hp: Trace Attempt 2847	[112.83 s]
0.0.AM: Trace Attempt 563	[113.18 s]
0.0.N: Trace Attempt 442	[116.29 s]
0.0.Bm: Trace Attempt 8473	[116.25 s]
0.0.Ht: Trace Attempt 8504	[116.32 s]
0.0.B: Trace Attempt 8506	[116.28 s]
0.0.Hp: Trace Attempt 2897	[116.91 s]
0.0.AM: Trace Attempt 580	[117.46 s]
0.0.Bm: Trace Attempt 8617	[120.27 s]
0.0.Ht: Trace Attempt 8647	[120.33 s]
0.0.N: Trace Attempt 451	[120.38 s]
0.0.B: Trace Attempt 8650	[120.30 s]
0.0.Hp: Trace Attempt 2946	[120.98 s]
0.0.AM: Trace Attempt 593	[121.70 s]
0.0.Bm: Trace Attempt 8756	[124.27 s]
0.0.Ht: Trace Attempt 8788	[124.33 s]
0.0.B: Trace Attempt 8789	[124.31 s]
0.0.N: Trace Attempt 461	[124.63 s]
0.0.Hp: Trace Attempt 2993	[125.06 s]
0.0.AM: Trace Attempt 604	[125.97 s]
0.0.Bm: Trace Attempt 8890	[128.29 s]
0.0.Ht: Trace Attempt 8925	[128.35 s]
0.0.B: Trace Attempt 8923	[128.33 s]
0.0.Hp: Trace Attempt 3039	[129.12 s]
0.0.AM: Trace Attempt 615	[130.29 s]
0.0.N: Trace Attempt 467	[130.54 s]
0.0.Bm: Trace Attempt 9019	[132.32 s]
0.0.Ht: Trace Attempt 9055	[132.37 s]
0.0.B: Trace Attempt 9051	[132.34 s]
0.0.Hp: Trace Attempt 3083	[133.19 s]
0.0.N: Trace Attempt  1	[133.90 s]
0.0.N: Trace Attempt  2	[133.90 s]
0.0.N: Trace Attempt  3	[133.91 s]
0.0.N: Trace Attempt  4	[133.91 s]
0.0.N: Trace Attempt  5	[133.91 s]
0.0.AM: Trace Attempt 626	[134.31 s]
0.0.Bm: Trace Attempt 9147	[136.34 s]
0.0.Ht: Trace Attempt 9186	[136.39 s]
0.0.B: Trace Attempt 9179	[136.36 s]
0.0.Hp: Trace Attempt 3127	[137.21 s]
0.0.N: Trace Attempt 175	[137.93 s]
0.0.AM: Trace Attempt 637	[138.36 s]
0.0.Bm: Trace Attempt 9277	[140.36 s]
0.0.Ht: Trace Attempt 9312	[140.40 s]
0.0.B: Trace Attempt 9308	[140.37 s]
0.0.Hp: Trace Attempt 3172	[141.25 s]
0.0.N: Trace Attempt 242	[141.93 s]
0.0.AM: Trace Attempt 648	[142.50 s]
0.0.Bm: Trace Attempt 9404	[144.36 s]
0.0.Ht: Trace Attempt 9442	[144.41 s]
0.0.B: Trace Attempt 9436	[144.39 s]
0.0.Hp: Trace Attempt 3216	[145.26 s]
0.0.N: Trace Attempt 272	[145.98 s]
0.0.AM: Trace Attempt 658	[146.51 s]
0.0.Bm: Trace Attempt 9530	[148.38 s]
0.0.Ht: Trace Attempt 9565	[148.44 s]
0.0.B: Trace Attempt 9562	[148.42 s]
0.0.Hp: Trace Attempt 3260	[149.33 s]
0.0.N: Trace Attempt 317	[150.06 s]
0.0.AM: Trace Attempt 669	[151.09 s]
0.0.Bm: Trace Attempt 9653	[152.40 s]
0.0.Ht: Trace Attempt 9690	[152.45 s]
0.0.B: Trace Attempt 9685	[152.43 s]
0.0.Hp: Trace Attempt 3303	[153.37 s]
0.0.N: Trace Attempt 349	[154.12 s]
0.0.AM: Trace Attempt 679	[155.43 s]
0.0.Bm: Trace Attempt 9773	[156.40 s]
0.0.Ht: Trace Attempt 9815	[156.47 s]
0.0.B: Trace Attempt 9805	[156.44 s]
0.0.Hp: Trace Attempt 3345	[157.47 s]
0.0.N: Trace Attempt 382	[158.23 s]
0.0.AM: Trace Attempt 689	[159.76 s]
0.0.Bm: Trace Attempt 9891	[160.42 s]
0.0.Ht: Trace Attempt 9937	[160.49 s]
0.0.B: Trace Attempt 9922	[160.45 s]
0.0.Hp: Trace Attempt 3386	[161.51 s]
0.0.N: Trace Attempt 395	[162.28 s]
0.0.AM: Trace Attempt 698	[163.96 s]
0.0.Bm: Trace Attempt 10007	[164.43 s]
0.0.Ht: Trace Attempt 10057	[164.49 s]
0.0.B: Trace Attempt 10037	[164.45 s]
0.0.Hp: Trace Attempt 3427	[165.60 s]
0.0.N: Trace Attempt 407	[166.30 s]
0.0.Bm: Trace Attempt 10123	[168.46 s]
0.0.Ht: Trace Attempt 10176	[168.50 s]
0.0.B: Trace Attempt 10151	[168.47 s]
0.0.AM: Trace Attempt 707	[168.55 s]
0.0.Hp: Trace Attempt 3468	[169.68 s]
0.0.N: Trace Attempt 420	[170.51 s]
0.0.Bm: Trace Attempt 10239	[172.48 s]
0.0.Ht: Trace Attempt 10288	[172.53 s]
0.0.B: Trace Attempt 10264	[172.50 s]
0.0.AM: Trace Attempt 715	[173.03 s]
0.0.Hp: Trace Attempt 3508	[173.71 s]
0.0.N: Trace Attempt 431	[174.78 s]
0.0.Bm: Trace Attempt 10349	[176.49 s]
0.0.Ht: Trace Attempt 10406	[176.55 s]
0.0.B: Trace Attempt 10373	[176.54 s]
0.0.AM: Trace Attempt 723	[177.25 s]
0.0.Hp: Trace Attempt 3548	[177.79 s]
0.0.N: Trace Attempt 440	[178.90 s]
0.0.Bm: Trace Attempt 10458	[180.49 s]
0.0.Ht: Trace Attempt 10518	[180.55 s]
0.0.B: Trace Attempt 10481	[180.57 s]
0.0.N: Trace Attempt 444	[180.53 s]
0.0.N: Stopped processing property "i2cStrech.p1"	[181.01 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 468	[0.06 s]
0.0.Tri: Proofgrid shell started at 12757@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.D: Proofgrid shell started at 12758@vlsi-ria85(local) jg_12349_vlsi-ria85_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt 10487	[180.86 s]
0.0.B: Stopped processing property "i2cStrech.p1"	[181.01 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.Bcustom2: Trace Attempt  1	[0.01 s]
0.0.Bcustom2: Trace Attempt  2	[0.01 s]
0.0.Bcustom2: Trace Attempt  3	[0.01 s]
0.0.Bcustom2: Trace Attempt  4	[0.01 s]
0.0.Bcustom2: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt 730	[180.71 s]
0.0.AM: Stopped processing property "i2cStrech.p1"	[181.09 s].
0.0.AM: Morphing to AMcustom3
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "i2cStrech.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.Bcustom2: Trace Attempt  1	[0.05 s]
0.0.Bcustom2: Trace Attempt  2	[0.05 s]
0.0.Bcustom2: Trace Attempt  3	[0.05 s]
0.0.Bcustom2: Trace Attempt  4	[0.05 s]
0.0.Bcustom2: Trace Attempt  5	[0.05 s]
0.0.AMcustom3: Trace Attempt  1	[0.04 s]
0.0.AMcustom3: Trace Attempt  2	[0.04 s]
0.0.AMcustom3: Trace Attempt  3	[0.04 s]
0.0.AMcustom3: Trace Attempt  4	[0.05 s]
0.0.AMcustom3: Trace Attempt  5	[0.05 s]
0.0.Bcustom2: Trace Attempt  1	[0.10 s]
0.0.Bcustom2: Trace Attempt  2	[0.10 s]
0.0.Bcustom2: Trace Attempt  3	[0.10 s]
0.0.Bcustom2: Trace Attempt  4	[0.10 s]
0.0.Bcustom2: Trace Attempt  5	[0.10 s]
0.0.Tri:    0.07" ---- Launching abstraction thread ----
0.0.Tri:    0.09" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.12" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.16 s]
0.0.AMcustom3: Trace Attempt  2	[0.16 s]
0.0.AMcustom3: Trace Attempt  3	[0.16 s]
0.0.AMcustom3: Trace Attempt  4	[0.16 s]
0.0.AMcustom3: Trace Attempt  5	[0.16 s]
0.0.Bcustom2: Trace Attempt  1	[0.24 s]
0.0.Bcustom2: Trace Attempt  2	[0.24 s]
0.0.Bcustom2: Trace Attempt  3	[0.24 s]
0.0.Bcustom2: Trace Attempt  4	[0.24 s]
0.0.Bcustom2: Trace Attempt  5	[0.24 s]
0.0.AMcustom3: Trace Attempt  1	[0.58 s]
0.0.AMcustom3: Trace Attempt  2	[0.58 s]
0.0.AMcustom3: Trace Attempt  3	[0.58 s]
0.0.AMcustom3: Trace Attempt  4	[0.58 s]
0.0.AMcustom3: Trace Attempt  5	[0.59 s]
0.0.Hp: Trace Attempt 3587	[181.89 s]
0.0.Tri:    0.93" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.14 s]
0.0.Tri: A proof was found: No trace exists. [1.05 s]
INFO (IPF057): 0.0.Tri: The property "i2cStrech.p1" was proven in 1.05 s.
0.0.D: Trace Attempt 35	[0.33 s]
0.0.D: Stopped processing property "i2cStrech.p1"	[1.05 s].
0.0.D: All properties determined. [1.06 s]
0.0.D: Exited with Success (@ 182.14 s)
0: ProofGrid usable level: 0
0.0.AMcustom3: Trace Attempt 58	[0.98 s]
0.0.AMcustom3: Stopped processing property "i2cStrech.p1"	[1.01 s].
0.0.AMcustom3: All properties determined. [1.01 s]
0.0.Ncustom1: Stopped processing property "i2cStrech.p1"	[1.13 s].
0.0.AMcustom3: Exited with Success (@ 182.15 s)
0.0.Ncustom1: All properties determined. [1.13 s]
0.0.Hp: Trace Attempt 3589	[182.14 s]
0.0.Hp: All properties determined. [182.15 s]
0.0.Ncustom1: Exited with Success (@ 182.16 s)
0.0.Ht: Trace Attempt 10560	[182.08 s]
0.0.Ht: All properties determined. [182.12 s]
0.0.Bm: Trace Attempt 10498	[182.09 s]
0.0.Bm: All properties determined. [182.21 s]
0.0.Bm: Exited with Success (@ 182.26 s)
0.0.Ht: Exited with Success (@ 182.28 s)
0.0.Tri: Stopped processing property "i2cStrech.p1"	[1.25 s].
0.0.Tri: All properties determined. [1.25 s]
0.0.Tri: Exited with Success (@ 182.34 s)
0.0.Hp: Exited with Success (@ 182.40 s)
0.0.Bcustom2: Trace Attempt  1	[2.14 s]
0.0.Bcustom2: Stopped processing property "i2cStrech.p1"	[2.13 s].
0.0.Bcustom2: All properties determined. [2.14 s]
0.0.Bcustom2: Exited with Success (@ 183.25 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.94 %)
--------------------------------------------------------------
     engines started                               :    14
     engine jobs started                           :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.14        0.00       99.98 %
     Ht        0.04      182.10        0.00       99.98 %
     Bm        0.04      182.10        0.00       99.98 %
    Mpcustom4        0.04        0.01        0.00       22.38 %
     Oh        0.07        0.00        0.00        1.77 %
      L        0.03        0.00        0.00        3.57 %
    Ncustom1        0.03      182.05        0.00       99.98 %
    Bcustom2        0.09      181.90        0.00       99.95 %
    AMcustom3        0.03      181.94        0.00       99.98 %
    Tri        0.11        1.06        0.00       90.49 %
      D        0.10        1.06        0.00       91.05 %
    all        0.06       99.49        0.00       99.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.61     1094.36        0.00

    Data read    : 6.98 MiB
    Data written : 3.87 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 2.451 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
