// Seed: 1576017187
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wor id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_9 = 1;
  wire id_10;
  assign id_8 = id_8;
  assign id_3 = 1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_10 = 32'd33,
    parameter id_11 = 32'd57,
    parameter id_12 = 32'd81
) (
    input wand id_0,
    input wand id_1,
    input supply1 id_2[id_11 : 'h0],
    input supply0 id_3,
    output logic id_4,
    input tri id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9,
    input wor _id_10,
    input uwire _id_11,
    input uwire _id_12,
    input wand id_13,
    input wand id_14,
    input wand id_15,
    input wand id_16,
    input wire id_17
);
  wire [id_12 : id_10] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
  always id_4 = 1 ? -1'b0 : 1;
  always begin : LABEL_0
    @(posedge 1 && -1 - id_15 or posedge id_19 == -1) id_4 <= -1'b0;
  end
  xor primCall (
      id_4,
      id_15,
      id_5,
      id_9,
      id_6,
      id_0,
      id_19,
      id_2,
      id_16,
      id_7,
      id_17,
      id_8,
      id_3,
      id_14,
      id_13,
      id_1
  );
  wire id_20;
  ;
  assign id_4 = -1;
  wire id_21;
  assign id_19 = id_10;
  assign id_21 = 1;
  wire [-1  +  -1 'b0 : 1] id_22, id_23, id_24;
  assign id_21 = -1;
endmodule
