\hypertarget{struct_s_m_c___mem_map}{}\section{S\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_m_c___mem_map}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}{P\+M\+P\+R\+OT}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}{P\+M\+C\+T\+RL}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a3065a98baea0fc4c0099b9782554a662}{S\+T\+O\+P\+C\+T\+RL}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}{P\+M\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+MC -\/ Peripheral register structure 

Definition at line 5276 of file M\+K\+L25\+Z4.\+h.



\subsection{Field Documentation}
\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+C\+T\+RL}\hypertarget{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}{}\label{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}
Power Mode Control register, offset\+: 0x1 

Definition at line 5278 of file M\+K\+L25\+Z4.\+h.

\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}}
\index{P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+P\+R\+OT}{PMPROT}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+P\+R\+OT}\hypertarget{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}{}\label{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}
Power Mode Protection register, offset\+: 0x0 

Definition at line 5277 of file M\+K\+L25\+Z4.\+h.

\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}}
\index{P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+M\+S\+T\+AT}{PMSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+S\+T\+AT}\hypertarget{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}{}\label{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}
Power Mode Status register, offset\+: 0x3 

Definition at line 5280 of file M\+K\+L25\+Z4.\+h.

\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!S\+T\+O\+P\+C\+T\+RL@{S\+T\+O\+P\+C\+T\+RL}}
\index{S\+T\+O\+P\+C\+T\+RL@{S\+T\+O\+P\+C\+T\+RL}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+T\+O\+P\+C\+T\+RL}{STOPCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+S\+T\+O\+P\+C\+T\+RL}\hypertarget{struct_s_m_c___mem_map_a3065a98baea0fc4c0099b9782554a662}{}\label{struct_s_m_c___mem_map_a3065a98baea0fc4c0099b9782554a662}
Stop Control Register, offset\+: 0x2 

Definition at line 5279 of file M\+K\+L25\+Z4.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
