$date
	Mon Oct 14 20:25:00 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! p $end
$var reg 1 " clk $end
$scope module ptd1 $end
$var wire 1 # clk $end
$var wire 1 $ nclkd $end
$var wire 1 % npulse $end
$var wire 1 ! ppulse $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z%
z$
0#
0"
z!
$end
#2
1%
1$
#4
0!
#50
1"
1#
#52
0$
0%
#54
1%
1!
#56
0!
#100
0"
0#
#102
1$
#150
1"
1#
#152
0$
0%
#154
1%
1!
#156
0!
#200
0"
0#
#202
1$
#250
1"
1#
#252
0$
0%
#254
1%
1!
#256
0!
#300
0"
0#
#302
1$
#350
1"
1#
#352
0$
0%
#354
1%
1!
#356
0!
#400
0"
0#
#402
1$
#450
1"
1#
#452
0$
0%
#454
1%
1!
#456
0!
#500
0"
0#
