
RFM95W_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  08007008  08007008  00008008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007380  08007380  00009220  2**0
                  CONTENTS
  4 .ARM          00000008  08007380  08007380  00008380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007388  08007388  00009220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007388  08007388  00008388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800738c  0800738c  0000838c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  08007390  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  20000220  080075b0  00009220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  080075b0  0000948c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1a5  00000000  00000000  00009250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000231e  00000000  00000000  000173f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  00019718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a5  00000000  00000000  0001a3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa90  00000000  00000000  0001ad55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f316  00000000  00000000  000357e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3813  00000000  00000000  00044afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000e830e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c98  00000000  00000000  000e8394  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000ec02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ff0 	.word	0x08006ff0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08006ff0 	.word	0x08006ff0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295
 800028e:	f000 b9b5 	b.w	80005fc <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/*Overwrite _write function to allow printf to print to serial consle*/
int _write(int file, char *ptr, int len) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b086      	sub	sp, #24
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if ( (file == 1) | (file == 2) ){/*Stout=1 or Sterr=2*/
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2b01      	cmp	r3, #1
 8000610:	bf0c      	ite	eq
 8000612:	2301      	moveq	r3, #1
 8000614:	2300      	movne	r3, #0
 8000616:	b2da      	uxtb	r2, r3
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	2b02      	cmp	r3, #2
 800061c:	bf0c      	ite	eq
 800061e:	2301      	moveq	r3, #1
 8000620:	2300      	movne	r3, #0
 8000622:	b2db      	uxtb	r3, r3
 8000624:	4313      	orrs	r3, r2
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b00      	cmp	r3, #0
 800062a:	d011      	beq.n	8000650 <_write+0x50>
		hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	b29a      	uxth	r2, r3
 8000630:	f04f 33ff 	mov.w	r3, #4294967295
 8000634:	68b9      	ldr	r1, [r7, #8]
 8000636:	4809      	ldr	r0, [pc, #36]	@ (800065c <_write+0x5c>)
 8000638:	f004 ffc6 	bl	80055c8 <HAL_UART_Transmit>
 800063c:	4603      	mov	r3, r0
 800063e:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 8000640:	7dfb      	ldrb	r3, [r7, #23]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d101      	bne.n	800064a <_write+0x4a>
			return len;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	e004      	b.n	8000654 <_write+0x54>
		else
			return -1;
 800064a:	f04f 33ff 	mov.w	r3, #4294967295
 800064e:	e001      	b.n	8000654 <_write+0x54>
	}
	return -1;
 8000650:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000654:	4618      	mov	r0, r3
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	200002a0 	.word	0x200002a0

08000660 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000666:	f002 fc70 	bl	8002f4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066a:	f000 f853 	bl	8000714 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066e:	f000 f905 	bl	800087c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000672:	f000 f895 	bl	80007a0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000676:	f000 f8d1 	bl	800081c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	if (!rfm95_init(&rfm95_handle)) {
 800067a:	481f      	ldr	r0, [pc, #124]	@ (80006f8 <main+0x98>)
 800067c:	f001 fb76 	bl	8001d6c <rfm95_init>
 8000680:	4603      	mov	r3, r0
 8000682:	f083 0301 	eor.w	r3, r3, #1
 8000686:	b2db      	uxtb	r3, r3
 8000688:	2b00      	cmp	r3, #0
 800068a:	d002      	beq.n	8000692 <main+0x32>
		printf("RFM95 init failed\n");
 800068c:	481b      	ldr	r0, [pc, #108]	@ (80006fc <main+0x9c>)
 800068e:	f005 fde3 	bl	8006258 <puts>
	}
	printf("RFM95 init success\n");
 8000692:	481b      	ldr	r0, [pc, #108]	@ (8000700 <main+0xa0>)
 8000694:	f005 fde0 	bl	8006258 <puts>

	uint8_t data_packet[] = {
 8000698:	4b1a      	ldr	r3, [pc, #104]	@ (8000704 <main+0xa4>)
 800069a:	607b      	str	r3, [r7, #4]
		0x01, 0x02, 0x03, 0x4
	};
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	2108      	movs	r1, #8
 80006a0:	4819      	ldr	r0, [pc, #100]	@ (8000708 <main+0xa8>)
 80006a2:	f002 ff6f 	bl	8003584 <HAL_GPIO_WritePin>
	if (!rfm95_send_receive_cycle(&rfm95_handle, data_packet, sizeof(data_packet))) {
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	2204      	movs	r2, #4
 80006aa:	4619      	mov	r1, r3
 80006ac:	4812      	ldr	r0, [pc, #72]	@ (80006f8 <main+0x98>)
 80006ae:	f002 fb4a 	bl	8002d46 <rfm95_send_receive_cycle>
 80006b2:	4603      	mov	r3, r0
 80006b4:	f083 0301 	eor.w	r3, r3, #1
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d008      	beq.n	80006d0 <main+0x70>
		printf("RFM95 send failed\n");
 80006be:	4813      	ldr	r0, [pc, #76]	@ (800070c <main+0xac>)
 80006c0:	f005 fdca 	bl	8006258 <puts>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	2108      	movs	r1, #8
 80006c8:	480f      	ldr	r0, [pc, #60]	@ (8000708 <main+0xa8>)
 80006ca:	f002 ff5b 	bl	8003584 <HAL_GPIO_WritePin>
 80006ce:	e010      	b.n	80006f2 <main+0x92>

	} else {
		printf("RFM95 send success\n");
 80006d0:	480f      	ldr	r0, [pc, #60]	@ (8000710 <main+0xb0>)
 80006d2:	f005 fdc1 	bl	8006258 <puts>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80006d6:	2201      	movs	r2, #1
 80006d8:	2108      	movs	r1, #8
 80006da:	480b      	ldr	r0, [pc, #44]	@ (8000708 <main+0xa8>)
 80006dc:	f002 ff52 	bl	8003584 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 80006e0:	20c8      	movs	r0, #200	@ 0xc8
 80006e2:	f002 fca7 	bl	8003034 <HAL_Delay>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2108      	movs	r1, #8
 80006ea:	4807      	ldr	r0, [pc, #28]	@ (8000708 <main+0xa8>)
 80006ec:	f002 ff4a 	bl	8003584 <HAL_GPIO_WritePin>
	}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006f0:	bf00      	nop
 80006f2:	bf00      	nop
 80006f4:	e7fd      	b.n	80006f2 <main+0x92>
 80006f6:	bf00      	nop
 80006f8:	20000000 	.word	0x20000000
 80006fc:	08007008 	.word	0x08007008
 8000700:	0800701c 	.word	0x0800701c
 8000704:	04030201 	.word	0x04030201
 8000708:	48000400 	.word	0x48000400
 800070c:	08007030 	.word	0x08007030
 8000710:	08007044 	.word	0x08007044

08000714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b096      	sub	sp, #88	@ 0x58
 8000718:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	2244      	movs	r2, #68	@ 0x44
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f005 fe88 	bl	8006438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000728:	463b      	mov	r3, r7
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
 8000730:	609a      	str	r2, [r3, #8]
 8000732:	60da      	str	r2, [r3, #12]
 8000734:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000736:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800073a:	f002 ff61 	bl	8003600 <HAL_PWREx_ControlVoltageScaling>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000744:	f000 f94a 	bl	80009dc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000748:	2310      	movs	r3, #16
 800074a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800074c:	2301      	movs	r3, #1
 800074e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000754:	23a0      	movs	r3, #160	@ 0xa0
 8000756:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000758:	2300      	movs	r3, #0
 800075a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	4618      	mov	r0, r3
 8000762:	f002 ffa3 	bl	80036ac <HAL_RCC_OscConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800076c:	f000 f936 	bl	80009dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	230f      	movs	r3, #15
 8000772:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000774:	2300      	movs	r3, #0
 8000776:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000784:	463b      	mov	r3, r7
 8000786:	2101      	movs	r1, #1
 8000788:	4618      	mov	r0, r3
 800078a:	f003 fbf1 	bl	8003f70 <HAL_RCC_ClockConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000794:	f000 f922 	bl	80009dc <Error_Handler>
  }
}
 8000798:	bf00      	nop
 800079a:	3758      	adds	r7, #88	@ 0x58
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000818 <MX_SPI1_Init+0x78>)
 80007a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007b2:	4b18      	ldr	r3, [pc, #96]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007b8:	4b16      	ldr	r3, [pc, #88]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c0:	4b14      	ldr	r3, [pc, #80]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c6:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007dc:	2200      	movs	r2, #0
 80007de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007ec:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007ee:	2207      	movs	r2, #7
 80007f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <MX_SPI1_Init+0x74>)
 80007fa:	2208      	movs	r2, #8
 80007fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_SPI1_Init+0x74>)
 8000800:	f003 ff60 	bl	80046c4 <HAL_SPI_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800080a:	f000 f8e7 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000023c 	.word	0x2000023c
 8000818:	40013000 	.word	0x40013000

0800081c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000820:	4b14      	ldr	r3, [pc, #80]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000822:	4a15      	ldr	r2, [pc, #84]	@ (8000878 <MX_USART2_UART_Init+0x5c>)
 8000824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000826:	4b13      	ldr	r3, [pc, #76]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000828:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800082c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800082e:	4b11      	ldr	r3, [pc, #68]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000834:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083a:	4b0e      	ldr	r3, [pc, #56]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000842:	220c      	movs	r2, #12
 8000844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000846:	4b0b      	ldr	r3, [pc, #44]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800084c:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000852:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000854:	2200      	movs	r2, #0
 8000856:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000858:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 800085a:	2200      	movs	r2, #0
 800085c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 800085e:	4805      	ldr	r0, [pc, #20]	@ (8000874 <MX_USART2_UART_Init+0x58>)
 8000860:	f004 fe5c 	bl	800551c <HAL_HalfDuplex_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800086a:	f000 f8b7 	bl	80009dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200002a0 	.word	0x200002a0
 8000878:	40004400 	.word	0x40004400

0800087c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b088      	sub	sp, #32
 8000880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000882:	f107 030c 	add.w	r3, r7, #12
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]
 800088e:	60da      	str	r2, [r3, #12]
 8000890:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000892:	4b3e      	ldr	r3, [pc, #248]	@ (800098c <MX_GPIO_Init+0x110>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000896:	4a3d      	ldr	r2, [pc, #244]	@ (800098c <MX_GPIO_Init+0x110>)
 8000898:	f043 0304 	orr.w	r3, r3, #4
 800089c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089e:	4b3b      	ldr	r3, [pc, #236]	@ (800098c <MX_GPIO_Init+0x110>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a2:	f003 0304 	and.w	r3, r3, #4
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008aa:	4b38      	ldr	r3, [pc, #224]	@ (800098c <MX_GPIO_Init+0x110>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ae:	4a37      	ldr	r2, [pc, #220]	@ (800098c <MX_GPIO_Init+0x110>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b6:	4b35      	ldr	r3, [pc, #212]	@ (800098c <MX_GPIO_Init+0x110>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	4b32      	ldr	r3, [pc, #200]	@ (800098c <MX_GPIO_Init+0x110>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	4a31      	ldr	r2, [pc, #196]	@ (800098c <MX_GPIO_Init+0x110>)
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ce:	4b2f      	ldr	r3, [pc, #188]	@ (800098c <MX_GPIO_Init+0x110>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RFM_CS_Pin|RFM_RST_Pin, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2118      	movs	r1, #24
 80008de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e2:	f002 fe4f 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2108      	movs	r1, #8
 80008ea:	4829      	ldr	r0, [pc, #164]	@ (8000990 <MX_GPIO_Init+0x114>)
 80008ec:	f002 fe4a 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RFM_CS_Pin RFM_RST_Pin */
  GPIO_InitStruct.Pin = RFM_CS_Pin|RFM_RST_Pin;
 80008f0:	2318      	movs	r3, #24
 80008f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f4:	2301      	movs	r3, #1
 80008f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	4619      	mov	r1, r3
 8000906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090a:	f002 fcc9 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM_INT1_Pin RFM_INT0_Pin */
  GPIO_InitStruct.Pin = RFM_INT1_Pin|RFM_INT0_Pin;
 800090e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000912:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000914:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000918:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	4619      	mov	r1, r3
 8000924:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000928:	f002 fcba 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800092c:	2308      	movs	r3, #8
 800092e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000930:	2301      	movs	r3, #1
 8000932:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000938:	2300      	movs	r3, #0
 800093a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800093c:	f107 030c 	add.w	r3, r7, #12
 8000940:	4619      	mov	r1, r3
 8000942:	4813      	ldr	r0, [pc, #76]	@ (8000990 <MX_GPIO_Init+0x114>)
 8000944:	f002 fcac 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM_INT5_Pin */
  GPIO_InitStruct.Pin = RFM_INT5_Pin;
 8000948:	2340      	movs	r3, #64	@ 0x40
 800094a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000950:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RFM_INT5_GPIO_Port, &GPIO_InitStruct);
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	4619      	mov	r1, r3
 800095c:	480c      	ldr	r0, [pc, #48]	@ (8000990 <MX_GPIO_Init+0x114>)
 800095e:	f002 fc9f 	bl	80032a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2017      	movs	r0, #23
 8000968:	f002 fc63 	bl	8003232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800096c:	2017      	movs	r0, #23
 800096e:	f002 fc7c 	bl	800326a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000972:	2200      	movs	r2, #0
 8000974:	2100      	movs	r1, #0
 8000976:	2028      	movs	r0, #40	@ 0x28
 8000978:	f002 fc5b 	bl	8003232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800097c:	2028      	movs	r0, #40	@ 0x28
 800097e:	f002 fc74 	bl	800326a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000982:	bf00      	nop
 8000984:	3720      	adds	r7, #32
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40021000 	.word	0x40021000
 8000990:	48000400 	.word	0x48000400

08000994 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == RFM_INT0_Pin) {
 800099e:	88fb      	ldrh	r3, [r7, #6]
 80009a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009a4:	d104      	bne.n	80009b0 <HAL_GPIO_EXTI_Callback+0x1c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 80009a6:	2100      	movs	r1, #0
 80009a8:	480b      	ldr	r0, [pc, #44]	@ (80009d8 <HAL_GPIO_EXTI_Callback+0x44>)
 80009aa:	f002 fab9 	bl	8002f20 <rfm95_on_interrupt>
    } else if (GPIO_Pin == RFM_INT1_Pin) {
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
    } else if (GPIO_Pin == RFM_INT5_Pin) {
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
    }
}
 80009ae:	e00f      	b.n	80009d0 <HAL_GPIO_EXTI_Callback+0x3c>
    } else if (GPIO_Pin == RFM_INT1_Pin) {
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009b6:	d104      	bne.n	80009c2 <HAL_GPIO_EXTI_Callback+0x2e>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 80009b8:	2101      	movs	r1, #1
 80009ba:	4807      	ldr	r0, [pc, #28]	@ (80009d8 <HAL_GPIO_EXTI_Callback+0x44>)
 80009bc:	f002 fab0 	bl	8002f20 <rfm95_on_interrupt>
}
 80009c0:	e006      	b.n	80009d0 <HAL_GPIO_EXTI_Callback+0x3c>
    } else if (GPIO_Pin == RFM_INT5_Pin) {
 80009c2:	88fb      	ldrh	r3, [r7, #6]
 80009c4:	2b40      	cmp	r3, #64	@ 0x40
 80009c6:	d103      	bne.n	80009d0 <HAL_GPIO_EXTI_Callback+0x3c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 80009c8:	2102      	movs	r1, #2
 80009ca:	4803      	ldr	r0, [pc, #12]	@ (80009d8 <HAL_GPIO_EXTI_Callback+0x44>)
 80009cc:	f002 faa8 	bl	8002f20 <rfm95_on_interrupt>
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20000000 	.word	0x20000000

080009dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009e0:	b672      	cpsid	i
}
 80009e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <Error_Handler+0x8>

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ee:	4b0f      	ldr	r3, [pc, #60]	@ (8000a2c <HAL_MspInit+0x44>)
 80009f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009f2:	4a0e      	ldr	r2, [pc, #56]	@ (8000a2c <HAL_MspInit+0x44>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80009fa:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <HAL_MspInit+0x44>)
 80009fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b09      	ldr	r3, [pc, #36]	@ (8000a2c <HAL_MspInit+0x44>)
 8000a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a0a:	4a08      	ldr	r2, [pc, #32]	@ (8000a2c <HAL_MspInit+0x44>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a10:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <HAL_MspInit+0x44>)
 8000a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	370c      	adds	r7, #12
 8000a22:	46bd      	mov	sp, r7
 8000a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000

08000a30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b08a      	sub	sp, #40	@ 0x28
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 0314 	add.w	r3, r7, #20
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a18      	ldr	r2, [pc, #96]	@ (8000ab0 <HAL_SPI_MspInit+0x80>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d129      	bne.n	8000aa6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a52:	4b18      	ldr	r3, [pc, #96]	@ (8000ab4 <HAL_SPI_MspInit+0x84>)
 8000a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a56:	4a17      	ldr	r2, [pc, #92]	@ (8000ab4 <HAL_SPI_MspInit+0x84>)
 8000a58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a5e:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <HAL_SPI_MspInit+0x84>)
 8000a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <HAL_SPI_MspInit+0x84>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a11      	ldr	r2, [pc, #68]	@ (8000ab4 <HAL_SPI_MspInit+0x84>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab4 <HAL_SPI_MspInit+0x84>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8000a82:	f641 0302 	movw	r3, #6146	@ 0x1802
 8000a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a90:	2303      	movs	r3, #3
 8000a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a94:	2305      	movs	r3, #5
 8000a96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa2:	f002 fbfd 	bl	80032a0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000aa6:	bf00      	nop
 8000aa8:	3728      	adds	r7, #40	@ 0x28
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40013000 	.word	0x40013000
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b096      	sub	sp, #88	@ 0x58
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
 8000ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ad0:	f107 0310 	add.w	r3, r7, #16
 8000ad4:	2234      	movs	r2, #52	@ 0x34
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f005 fcad 	bl	8006438 <memset>
  if(huart->Instance==USART2)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a28      	ldr	r2, [pc, #160]	@ (8000b84 <HAL_UART_MspInit+0xcc>)
 8000ae4:	4293      	cmp	r3, r2
 8000ae6:	d148      	bne.n	8000b7a <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af0:	f107 0310 	add.w	r3, r7, #16
 8000af4:	4618      	mov	r0, r3
 8000af6:	f003 fc5f 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b00:	f7ff ff6c 	bl	80009dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b04:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <HAL_UART_MspInit+0xd0>)
 8000b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b08:	4a1f      	ldr	r2, [pc, #124]	@ (8000b88 <HAL_UART_MspInit+0xd0>)
 8000b0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b10:	4b1d      	ldr	r3, [pc, #116]	@ (8000b88 <HAL_UART_MspInit+0xd0>)
 8000b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <HAL_UART_MspInit+0xd0>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b20:	4a19      	ldr	r2, [pc, #100]	@ (8000b88 <HAL_UART_MspInit+0xd0>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b28:	4b17      	ldr	r3, [pc, #92]	@ (8000b88 <HAL_UART_MspInit+0xd0>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	60bb      	str	r3, [r7, #8]
 8000b32:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000b34:	2304      	movs	r3, #4
 8000b36:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b38:	2312      	movs	r3, #18
 8000b3a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b40:	2303      	movs	r3, #3
 8000b42:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b44:	2307      	movs	r3, #7
 8000b46:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000b48:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b52:	f002 fba5 	bl	80032a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b5a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b64:	2303      	movs	r3, #3
 8000b66:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000b68:	2303      	movs	r3, #3
 8000b6a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b70:	4619      	mov	r1, r3
 8000b72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b76:	f002 fb93 	bl	80032a0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b7a:	bf00      	nop
 8000b7c:	3758      	adds	r7, #88	@ 0x58
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40004400 	.word	0x40004400
 8000b88:	40021000 	.word	0x40021000

08000b8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <NMI_Handler+0x4>

08000b94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <HardFault_Handler+0x4>

08000b9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <MemManage_Handler+0x4>

08000ba4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <BusFault_Handler+0x4>

08000bac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <UsageFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be2:	f002 fa07 	bl	8002ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}

08000bea <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM_INT5_Pin);
 8000bee:	2040      	movs	r0, #64	@ 0x40
 8000bf0:	f002 fce0 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RFM_INT1_Pin);
 8000bf4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000bf8:	f002 fcdc 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM_INT0_Pin);
 8000c04:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000c08:	f002 fcd4 	bl	80035b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return 1;
 8000c14:	2301      	movs	r3, #1
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <_kill>:

int _kill(int pid, int sig)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c2a:	f005 fc53 	bl	80064d4 <__errno>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2216      	movs	r2, #22
 8000c32:	601a      	str	r2, [r3, #0]
  return -1;
 8000c34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <_exit>:

void _exit (int status)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c48:	f04f 31ff 	mov.w	r1, #4294967295
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff ffe7 	bl	8000c20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c52:	bf00      	nop
 8000c54:	e7fd      	b.n	8000c52 <_exit+0x12>

08000c56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c62:	2300      	movs	r3, #0
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	e00a      	b.n	8000c7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c68:	f3af 8000 	nop.w
 8000c6c:	4601      	mov	r1, r0
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	1c5a      	adds	r2, r3, #1
 8000c72:	60ba      	str	r2, [r7, #8]
 8000c74:	b2ca      	uxtb	r2, r1
 8000c76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	dbf0      	blt.n	8000c68 <_read+0x12>
  }

  return len;
 8000c86:	687b      	ldr	r3, [r7, #4]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb8:	605a      	str	r2, [r3, #4]
  return 0;
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr

08000cc8 <_isatty>:

int _isatty(int file)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cd0:	2301      	movs	r3, #1
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b085      	sub	sp, #20
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cea:	2300      	movs	r3, #0
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3714      	adds	r7, #20
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d00:	4a14      	ldr	r2, [pc, #80]	@ (8000d54 <_sbrk+0x5c>)
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <_sbrk+0x60>)
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d0c:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <_sbrk+0x64>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d102      	bne.n	8000d1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d14:	4b11      	ldr	r3, [pc, #68]	@ (8000d5c <_sbrk+0x64>)
 8000d16:	4a12      	ldr	r2, [pc, #72]	@ (8000d60 <_sbrk+0x68>)
 8000d18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d1a:	4b10      	ldr	r3, [pc, #64]	@ (8000d5c <_sbrk+0x64>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4413      	add	r3, r2
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	d207      	bcs.n	8000d38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d28:	f005 fbd4 	bl	80064d4 <__errno>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	220c      	movs	r2, #12
 8000d30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d32:	f04f 33ff 	mov.w	r3, #4294967295
 8000d36:	e009      	b.n	8000d4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d38:	4b08      	ldr	r3, [pc, #32]	@ (8000d5c <_sbrk+0x64>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d3e:	4b07      	ldr	r3, [pc, #28]	@ (8000d5c <_sbrk+0x64>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	4413      	add	r3, r2
 8000d46:	4a05      	ldr	r2, [pc, #20]	@ (8000d5c <_sbrk+0x64>)
 8000d48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3718      	adds	r7, #24
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	2000a000 	.word	0x2000a000
 8000d58:	00000400 	.word	0x00000400
 8000d5c:	20000328 	.word	0x20000328
 8000d60:	20000490 	.word	0x20000490

08000d64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <SystemInit+0x20>)
 8000d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d6e:	4a05      	ldr	r2, [pc, #20]	@ (8000d84 <SystemInit+0x20>)
 8000d70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dc0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d8c:	f7ff ffea 	bl	8000d64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d90:	480c      	ldr	r0, [pc, #48]	@ (8000dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d92:	490d      	ldr	r1, [pc, #52]	@ (8000dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d94:	4a0d      	ldr	r2, [pc, #52]	@ (8000dcc <LoopForever+0xe>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d98:	e002      	b.n	8000da0 <LoopCopyDataInit>

08000d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9e:	3304      	adds	r3, #4

08000da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da4:	d3f9      	bcc.n	8000d9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da8:	4c0a      	ldr	r4, [pc, #40]	@ (8000dd4 <LoopForever+0x16>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dac:	e001      	b.n	8000db2 <LoopFillZerobss>

08000dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db0:	3204      	adds	r2, #4

08000db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db4:	d3fb      	bcc.n	8000dae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000db6:	f005 fb93 	bl	80064e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dba:	f7ff fc51 	bl	8000660 <main>

08000dbe <LoopForever>:

LoopForever:
    b LoopForever
 8000dbe:	e7fe      	b.n	8000dbe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000dc0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc8:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8000dcc:	08007390 	.word	0x08007390
  ldr r2, =_sbss
 8000dd0:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8000dd4:	2000048c 	.word	0x2000048c

08000dd8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dd8:	e7fe      	b.n	8000dd8 <ADC1_2_IRQHandler>
	...

08000ddc <AES_Encrypt>:
* Arguments   : *Data   Data to encrypt is a 16 byte long arry
*               *Key    Key to encrypt data with is a 16 byte long arry
*****************************************************************************************
*/
void AES_Encrypt(unsigned char *Data, unsigned char *Key)
{
 8000ddc:	b5b0      	push	{r4, r5, r7, lr}
 8000dde:	b088      	sub	sp, #32
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
	unsigned char i;
	unsigned char Row,Collum;
	unsigned char Round = 0x00;
 8000de6:	2300      	movs	r3, #0
 8000de8:	773b      	strb	r3, [r7, #28]
	unsigned char Round_Key[16];

	//Copy input to State arry
	for(Collum = 0; Collum < 4; Collum++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	777b      	strb	r3, [r7, #29]
 8000dee:	e01b      	b.n	8000e28 <AES_Encrypt+0x4c>
	{
		for(Row = 0; Row < 4; Row++)
 8000df0:	2300      	movs	r3, #0
 8000df2:	77bb      	strb	r3, [r7, #30]
 8000df4:	e012      	b.n	8000e1c <AES_Encrypt+0x40>
		{
			State[Row][Collum] = Data[Row + (4*Collum)];
 8000df6:	7fba      	ldrb	r2, [r7, #30]
 8000df8:	7f7b      	ldrb	r3, [r7, #29]
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	4413      	add	r3, r2
 8000dfe:	461a      	mov	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	1899      	adds	r1, r3, r2
 8000e04:	7fba      	ldrb	r2, [r7, #30]
 8000e06:	7f7b      	ldrb	r3, [r7, #29]
 8000e08:	7808      	ldrb	r0, [r1, #0]
 8000e0a:	4961      	ldr	r1, [pc, #388]	@ (8000f90 <AES_Encrypt+0x1b4>)
 8000e0c:	0092      	lsls	r2, r2, #2
 8000e0e:	440a      	add	r2, r1
 8000e10:	4413      	add	r3, r2
 8000e12:	4602      	mov	r2, r0
 8000e14:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8000e16:	7fbb      	ldrb	r3, [r7, #30]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	77bb      	strb	r3, [r7, #30]
 8000e1c:	7fbb      	ldrb	r3, [r7, #30]
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	d9e9      	bls.n	8000df6 <AES_Encrypt+0x1a>
	for(Collum = 0; Collum < 4; Collum++)
 8000e22:	7f7b      	ldrb	r3, [r7, #29]
 8000e24:	3301      	adds	r3, #1
 8000e26:	777b      	strb	r3, [r7, #29]
 8000e28:	7f7b      	ldrb	r3, [r7, #29]
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d9e0      	bls.n	8000df0 <AES_Encrypt+0x14>
		}
	}

	//Copy key to round key
	for(i = 0; i < 16; i++)
 8000e2e:	2300      	movs	r3, #0
 8000e30:	77fb      	strb	r3, [r7, #31]
 8000e32:	e00b      	b.n	8000e4c <AES_Encrypt+0x70>
	{
		Round_Key[i] = Key[i];
 8000e34:	7ffb      	ldrb	r3, [r7, #31]
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	441a      	add	r2, r3
 8000e3a:	7ffb      	ldrb	r3, [r7, #31]
 8000e3c:	7812      	ldrb	r2, [r2, #0]
 8000e3e:	3320      	adds	r3, #32
 8000e40:	443b      	add	r3, r7
 8000e42:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < 16; i++)
 8000e46:	7ffb      	ldrb	r3, [r7, #31]
 8000e48:	3301      	adds	r3, #1
 8000e4a:	77fb      	strb	r3, [r7, #31]
 8000e4c:	7ffb      	ldrb	r3, [r7, #31]
 8000e4e:	2b0f      	cmp	r3, #15
 8000e50:	d9f0      	bls.n	8000e34 <AES_Encrypt+0x58>
	}

	//Add round key
	AES_Add_Round_Key(Round_Key);
 8000e52:	f107 030c 	add.w	r3, r7, #12
 8000e56:	4618      	mov	r0, r3
 8000e58:	f000 f89c 	bl	8000f94 <AES_Add_Round_Key>

	//Preform 9 full rounds
	for(Round = 1; Round < 10; Round++)
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	773b      	strb	r3, [r7, #28]
 8000e60:	e038      	b.n	8000ed4 <AES_Encrypt+0xf8>
	{
		//Preform Byte substitution with S table
		for(Collum = 0; Collum < 4; Collum++)
 8000e62:	2300      	movs	r3, #0
 8000e64:	777b      	strb	r3, [r7, #29]
 8000e66:	e01f      	b.n	8000ea8 <AES_Encrypt+0xcc>
		{
			for(Row = 0; Row < 4; Row++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	77bb      	strb	r3, [r7, #30]
 8000e6c:	e016      	b.n	8000e9c <AES_Encrypt+0xc0>
			{
				State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8000e6e:	7fba      	ldrb	r2, [r7, #30]
 8000e70:	7f7b      	ldrb	r3, [r7, #29]
 8000e72:	4947      	ldr	r1, [pc, #284]	@ (8000f90 <AES_Encrypt+0x1b4>)
 8000e74:	0092      	lsls	r2, r2, #2
 8000e76:	440a      	add	r2, r1
 8000e78:	4413      	add	r3, r2
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	7fbd      	ldrb	r5, [r7, #30]
 8000e7e:	7f7c      	ldrb	r4, [r7, #29]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f000 f8bf 	bl	8001004 <AES_Sub_Byte>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4a41      	ldr	r2, [pc, #260]	@ (8000f90 <AES_Encrypt+0x1b4>)
 8000e8c:	00ab      	lsls	r3, r5, #2
 8000e8e:	4413      	add	r3, r2
 8000e90:	4423      	add	r3, r4
 8000e92:	460a      	mov	r2, r1
 8000e94:	701a      	strb	r2, [r3, #0]
			for(Row = 0; Row < 4; Row++)
 8000e96:	7fbb      	ldrb	r3, [r7, #30]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	77bb      	strb	r3, [r7, #30]
 8000e9c:	7fbb      	ldrb	r3, [r7, #30]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d9e5      	bls.n	8000e6e <AES_Encrypt+0x92>
		for(Collum = 0; Collum < 4; Collum++)
 8000ea2:	7f7b      	ldrb	r3, [r7, #29]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	777b      	strb	r3, [r7, #29]
 8000ea8:	7f7b      	ldrb	r3, [r7, #29]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d9dc      	bls.n	8000e68 <AES_Encrypt+0x8c>
			}
		}

		//Preform Row Shift
		AES_Shift_Rows();
 8000eae:	f000 f8c7 	bl	8001040 <AES_Shift_Rows>

		//Mix Collums
		AES_Mix_Collums();
 8000eb2:	f000 f909 	bl	80010c8 <AES_Mix_Collums>

		//Calculate new round key
		AES_Calculate_Round_Key(Round,Round_Key);
 8000eb6:	f107 020c 	add.w	r2, r7, #12
 8000eba:	7f3b      	ldrb	r3, [r7, #28]
 8000ebc:	4611      	mov	r1, r2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f998 	bl	80011f4 <AES_Calculate_Round_Key>

		//Add round key
		AES_Add_Round_Key(Round_Key);
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f000 f863 	bl	8000f94 <AES_Add_Round_Key>
	for(Round = 1; Round < 10; Round++)
 8000ece:	7f3b      	ldrb	r3, [r7, #28]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	773b      	strb	r3, [r7, #28]
 8000ed4:	7f3b      	ldrb	r3, [r7, #28]
 8000ed6:	2b09      	cmp	r3, #9
 8000ed8:	d9c3      	bls.n	8000e62 <AES_Encrypt+0x86>
	}

	//Last round whitout mix collums
	//Preform Byte substitution with S table
	for(Collum = 0; Collum < 4; Collum++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	777b      	strb	r3, [r7, #29]
 8000ede:	e01f      	b.n	8000f20 <AES_Encrypt+0x144>
	{
		for(Row = 0; Row < 4; Row++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	77bb      	strb	r3, [r7, #30]
 8000ee4:	e016      	b.n	8000f14 <AES_Encrypt+0x138>
		{
			State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8000ee6:	7fba      	ldrb	r2, [r7, #30]
 8000ee8:	7f7b      	ldrb	r3, [r7, #29]
 8000eea:	4929      	ldr	r1, [pc, #164]	@ (8000f90 <AES_Encrypt+0x1b4>)
 8000eec:	0092      	lsls	r2, r2, #2
 8000eee:	440a      	add	r2, r1
 8000ef0:	4413      	add	r3, r2
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	7fbd      	ldrb	r5, [r7, #30]
 8000ef6:	7f7c      	ldrb	r4, [r7, #29]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 f883 	bl	8001004 <AES_Sub_Byte>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4619      	mov	r1, r3
 8000f02:	4a23      	ldr	r2, [pc, #140]	@ (8000f90 <AES_Encrypt+0x1b4>)
 8000f04:	00ab      	lsls	r3, r5, #2
 8000f06:	4413      	add	r3, r2
 8000f08:	4423      	add	r3, r4
 8000f0a:	460a      	mov	r2, r1
 8000f0c:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8000f0e:	7fbb      	ldrb	r3, [r7, #30]
 8000f10:	3301      	adds	r3, #1
 8000f12:	77bb      	strb	r3, [r7, #30]
 8000f14:	7fbb      	ldrb	r3, [r7, #30]
 8000f16:	2b03      	cmp	r3, #3
 8000f18:	d9e5      	bls.n	8000ee6 <AES_Encrypt+0x10a>
	for(Collum = 0; Collum < 4; Collum++)
 8000f1a:	7f7b      	ldrb	r3, [r7, #29]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	777b      	strb	r3, [r7, #29]
 8000f20:	7f7b      	ldrb	r3, [r7, #29]
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	d9dc      	bls.n	8000ee0 <AES_Encrypt+0x104>
		}
	}

	//Shift rows
	AES_Shift_Rows();
 8000f26:	f000 f88b 	bl	8001040 <AES_Shift_Rows>

	//Calculate new round key
	AES_Calculate_Round_Key(Round,Round_Key);
 8000f2a:	f107 020c 	add.w	r2, r7, #12
 8000f2e:	7f3b      	ldrb	r3, [r7, #28]
 8000f30:	4611      	mov	r1, r2
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 f95e 	bl	80011f4 <AES_Calculate_Round_Key>

	//Add round Key
	AES_Add_Round_Key(Round_Key);
 8000f38:	f107 030c 	add.w	r3, r7, #12
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f000 f829 	bl	8000f94 <AES_Add_Round_Key>

	//Copy the State into the data array
	for(Collum = 0; Collum < 4; Collum++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	777b      	strb	r3, [r7, #29]
 8000f46:	e01a      	b.n	8000f7e <AES_Encrypt+0x1a2>
	{
		for(Row = 0; Row < 4; Row++)
 8000f48:	2300      	movs	r3, #0
 8000f4a:	77bb      	strb	r3, [r7, #30]
 8000f4c:	e011      	b.n	8000f72 <AES_Encrypt+0x196>
		{
			Data[Row + (4*Collum)] = State[Row][Collum];
 8000f4e:	7fb9      	ldrb	r1, [r7, #30]
 8000f50:	7f7a      	ldrb	r2, [r7, #29]
 8000f52:	7fb8      	ldrb	r0, [r7, #30]
 8000f54:	7f7b      	ldrb	r3, [r7, #29]
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	4403      	add	r3, r0
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4403      	add	r3, r0
 8000f60:	480b      	ldr	r0, [pc, #44]	@ (8000f90 <AES_Encrypt+0x1b4>)
 8000f62:	0089      	lsls	r1, r1, #2
 8000f64:	4401      	add	r1, r0
 8000f66:	440a      	add	r2, r1
 8000f68:	7812      	ldrb	r2, [r2, #0]
 8000f6a:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8000f6c:	7fbb      	ldrb	r3, [r7, #30]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	77bb      	strb	r3, [r7, #30]
 8000f72:	7fbb      	ldrb	r3, [r7, #30]
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d9ea      	bls.n	8000f4e <AES_Encrypt+0x172>
	for(Collum = 0; Collum < 4; Collum++)
 8000f78:	7f7b      	ldrb	r3, [r7, #29]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	777b      	strb	r3, [r7, #29]
 8000f7e:	7f7b      	ldrb	r3, [r7, #29]
 8000f80:	2b03      	cmp	r3, #3
 8000f82:	d9e1      	bls.n	8000f48 <AES_Encrypt+0x16c>
		}
	}

}
 8000f84:	bf00      	nop
 8000f86:	bf00      	nop
 8000f88:	3720      	adds	r7, #32
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	2000032c 	.word	0x2000032c

08000f94 <AES_Add_Round_Key>:
*
* Arguments   : *Round_Key    16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Add_Round_Key(unsigned char *Round_Key)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	unsigned char Row,Collum;

	for(Collum = 0; Collum < 4; Collum++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73bb      	strb	r3, [r7, #14]
 8000fa0:	e024      	b.n	8000fec <AES_Add_Round_Key+0x58>
	{
		for(Row = 0; Row < 4; Row++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	73fb      	strb	r3, [r7, #15]
 8000fa6:	e01b      	b.n	8000fe0 <AES_Add_Round_Key+0x4c>
		{
			State[Row][Collum] = State[Row][Collum] ^ Round_Key[Row + (4*Collum)];
 8000fa8:	7bfa      	ldrb	r2, [r7, #15]
 8000faa:	7bbb      	ldrb	r3, [r7, #14]
 8000fac:	4914      	ldr	r1, [pc, #80]	@ (8001000 <AES_Add_Round_Key+0x6c>)
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	440a      	add	r2, r1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	7818      	ldrb	r0, [r3, #0]
 8000fb6:	7bfa      	ldrb	r2, [r7, #15]
 8000fb8:	7bbb      	ldrb	r3, [r7, #14]
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	4413      	add	r3, r2
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	7819      	ldrb	r1, [r3, #0]
 8000fc6:	7bfa      	ldrb	r2, [r7, #15]
 8000fc8:	7bbb      	ldrb	r3, [r7, #14]
 8000fca:	4041      	eors	r1, r0
 8000fcc:	b2c8      	uxtb	r0, r1
 8000fce:	490c      	ldr	r1, [pc, #48]	@ (8001000 <AES_Add_Round_Key+0x6c>)
 8000fd0:	0092      	lsls	r2, r2, #2
 8000fd2:	440a      	add	r2, r1
 8000fd4:	4413      	add	r3, r2
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8000fda:	7bfb      	ldrb	r3, [r7, #15]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	73fb      	strb	r3, [r7, #15]
 8000fe0:	7bfb      	ldrb	r3, [r7, #15]
 8000fe2:	2b03      	cmp	r3, #3
 8000fe4:	d9e0      	bls.n	8000fa8 <AES_Add_Round_Key+0x14>
	for(Collum = 0; Collum < 4; Collum++)
 8000fe6:	7bbb      	ldrb	r3, [r7, #14]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	73bb      	strb	r3, [r7, #14]
 8000fec:	7bbb      	ldrb	r3, [r7, #14]
 8000fee:	2b03      	cmp	r3, #3
 8000ff0:	d9d7      	bls.n	8000fa2 <AES_Add_Round_Key+0xe>
		}
	}
}
 8000ff2:	bf00      	nop
 8000ff4:	bf00      	nop
 8000ff6:	3714      	adds	r7, #20
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	2000032c 	.word	0x2000032c

08001004 <AES_Sub_Byte>:
*
* Return      : The return is the found byte in the S_Table
*****************************************************************************************
*/
unsigned char AES_Sub_Byte(unsigned char Byte)
{
 8001004:	b480      	push	{r7}
 8001006:	b085      	sub	sp, #20
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
	unsigned char S_Row,S_Collum;
	unsigned char S_Byte;

	//Split byte up in Row and Collum
	S_Row = ((Byte >> 4) & 0x0F);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	091b      	lsrs	r3, r3, #4
 8001012:	73fb      	strb	r3, [r7, #15]
	S_Collum = (Byte & 0x0F);
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	f003 030f 	and.w	r3, r3, #15
 800101a:	73bb      	strb	r3, [r7, #14]

	//Find the correct byte in the S_Table
	S_Byte = S_Table[S_Row][S_Collum];
 800101c:	7bfa      	ldrb	r2, [r7, #15]
 800101e:	7bbb      	ldrb	r3, [r7, #14]
 8001020:	4906      	ldr	r1, [pc, #24]	@ (800103c <AES_Sub_Byte+0x38>)
 8001022:	0112      	lsls	r2, r2, #4
 8001024:	440a      	add	r2, r1
 8001026:	4413      	add	r3, r2
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	737b      	strb	r3, [r7, #13]

	return S_Byte;
 800102c:	7b7b      	ldrb	r3, [r7, #13]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	200000bc 	.word	0x200000bc

08001040 <AES_Shift_Rows>:
*****************************************************************************************
* Description : Function that preforms the shift row operation described in the AES standard
*****************************************************************************************
*/
void AES_Shift_Rows()
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0

	//Row 0 doesn't change

	//Shift Row 1 one left
	//Store firt byte in buffer
	Buffer = State[1][0];
 8001046:	4b1f      	ldr	r3, [pc, #124]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001048:	791b      	ldrb	r3, [r3, #4]
 800104a:	71fb      	strb	r3, [r7, #7]
	//Shift all bytes
	State[1][0] = State[1][1];
 800104c:	4b1d      	ldr	r3, [pc, #116]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800104e:	795a      	ldrb	r2, [r3, #5]
 8001050:	4b1c      	ldr	r3, [pc, #112]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001052:	711a      	strb	r2, [r3, #4]
	State[1][1] = State[1][2];
 8001054:	4b1b      	ldr	r3, [pc, #108]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001056:	799a      	ldrb	r2, [r3, #6]
 8001058:	4b1a      	ldr	r3, [pc, #104]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800105a:	715a      	strb	r2, [r3, #5]
	State[1][2] = State[1][3];
 800105c:	4b19      	ldr	r3, [pc, #100]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800105e:	79da      	ldrb	r2, [r3, #7]
 8001060:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001062:	719a      	strb	r2, [r3, #6]
	State[1][3] = Buffer;
 8001064:	4a17      	ldr	r2, [pc, #92]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	71d3      	strb	r3, [r2, #7]

	//Shift row 2 two left
	Buffer = State[2][0];
 800106a:	4b16      	ldr	r3, [pc, #88]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800106c:	7a1b      	ldrb	r3, [r3, #8]
 800106e:	71fb      	strb	r3, [r7, #7]
	State[2][0] = State[2][2];
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001072:	7a9a      	ldrb	r2, [r3, #10]
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001076:	721a      	strb	r2, [r3, #8]
	State[2][2] = Buffer;
 8001078:	4a12      	ldr	r2, [pc, #72]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	7293      	strb	r3, [r2, #10]
	Buffer = State[2][1];
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001080:	7a5b      	ldrb	r3, [r3, #9]
 8001082:	71fb      	strb	r3, [r7, #7]
	State[2][1] = State[2][3];
 8001084:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001086:	7ada      	ldrb	r2, [r3, #11]
 8001088:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800108a:	725a      	strb	r2, [r3, #9]
	State[2][3] = Buffer;
 800108c:	4a0d      	ldr	r2, [pc, #52]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	72d3      	strb	r3, [r2, #11]

	//Shift row 3 three left
	Buffer = State[3][3];
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <AES_Shift_Rows+0x84>)
 8001094:	7bdb      	ldrb	r3, [r3, #15]
 8001096:	71fb      	strb	r3, [r7, #7]
	State[3][3] = State[3][2];
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800109a:	7b9a      	ldrb	r2, [r3, #14]
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <AES_Shift_Rows+0x84>)
 800109e:	73da      	strb	r2, [r3, #15]
	State[3][2] = State[3][1];
 80010a0:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <AES_Shift_Rows+0x84>)
 80010a2:	7b5a      	ldrb	r2, [r3, #13]
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <AES_Shift_Rows+0x84>)
 80010a6:	739a      	strb	r2, [r3, #14]
	State[3][1] = State[3][0];
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <AES_Shift_Rows+0x84>)
 80010aa:	7b1a      	ldrb	r2, [r3, #12]
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <AES_Shift_Rows+0x84>)
 80010ae:	735a      	strb	r2, [r3, #13]
	State[3][0] = Buffer;
 80010b0:	4a04      	ldr	r2, [pc, #16]	@ (80010c4 <AES_Shift_Rows+0x84>)
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	7313      	strb	r3, [r2, #12]
}
 80010b6:	bf00      	nop
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	2000032c 	.word	0x2000032c

080010c8 <AES_Mix_Collums>:
*****************************************************************************************
* Description : Function that preforms the Mix Collums operation described in the AES standard
*****************************************************************************************
*/
void AES_Mix_Collums()
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
	unsigned char Row,Collum;
	unsigned char a[4], b[4];
	for(Collum = 0; Collum < 4; Collum++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	73bb      	strb	r3, [r7, #14]
 80010d2:	e082      	b.n	80011da <AES_Mix_Collums+0x112>
	{
		for(Row = 0; Row < 4; Row++)
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
 80010d8:	e033      	b.n	8001142 <AES_Mix_Collums+0x7a>
		{
			a[Row] = State[Row][Collum];
 80010da:	7bf9      	ldrb	r1, [r7, #15]
 80010dc:	7bba      	ldrb	r2, [r7, #14]
 80010de:	7bfb      	ldrb	r3, [r7, #15]
 80010e0:	4843      	ldr	r0, [pc, #268]	@ (80011f0 <AES_Mix_Collums+0x128>)
 80010e2:	0089      	lsls	r1, r1, #2
 80010e4:	4401      	add	r1, r0
 80010e6:	440a      	add	r2, r1
 80010e8:	7812      	ldrb	r2, [r2, #0]
 80010ea:	3310      	adds	r3, #16
 80010ec:	443b      	add	r3, r7
 80010ee:	f803 2c08 	strb.w	r2, [r3, #-8]
			b[Row] = (State[Row][Collum] << 1);
 80010f2:	7bfa      	ldrb	r2, [r7, #15]
 80010f4:	7bbb      	ldrb	r3, [r7, #14]
 80010f6:	493e      	ldr	r1, [pc, #248]	@ (80011f0 <AES_Mix_Collums+0x128>)
 80010f8:	0092      	lsls	r2, r2, #2
 80010fa:	440a      	add	r2, r1
 80010fc:	4413      	add	r3, r2
 80010fe:	781a      	ldrb	r2, [r3, #0]
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	0052      	lsls	r2, r2, #1
 8001104:	b2d2      	uxtb	r2, r2
 8001106:	3310      	adds	r3, #16
 8001108:	443b      	add	r3, r7
 800110a:	f803 2c0c 	strb.w	r2, [r3, #-12]

			if((State[Row][Collum] & 0x80) == 0x80)
 800110e:	7bfa      	ldrb	r2, [r7, #15]
 8001110:	7bbb      	ldrb	r3, [r7, #14]
 8001112:	4937      	ldr	r1, [pc, #220]	@ (80011f0 <AES_Mix_Collums+0x128>)
 8001114:	0092      	lsls	r2, r2, #2
 8001116:	440a      	add	r2, r1
 8001118:	4413      	add	r3, r2
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	b25b      	sxtb	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	da0c      	bge.n	800113c <AES_Mix_Collums+0x74>
			{
				b[Row] = b[Row] ^ 0x1B;
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	3310      	adds	r3, #16
 8001126:	443b      	add	r3, r7
 8001128:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800112c:	7bfb      	ldrb	r3, [r7, #15]
 800112e:	f082 021b 	eor.w	r2, r2, #27
 8001132:	b2d2      	uxtb	r2, r2
 8001134:	3310      	adds	r3, #16
 8001136:	443b      	add	r3, r7
 8001138:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(Row = 0; Row < 4; Row++)
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	3301      	adds	r3, #1
 8001140:	73fb      	strb	r3, [r7, #15]
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	2b03      	cmp	r3, #3
 8001146:	d9c8      	bls.n	80010da <AES_Mix_Collums+0x12>
			}
		}
		State[0][Collum] = b[0] ^ a[1] ^ b[1] ^ a[2] ^ a[3];
 8001148:	793a      	ldrb	r2, [r7, #4]
 800114a:	7a7b      	ldrb	r3, [r7, #9]
 800114c:	4053      	eors	r3, r2
 800114e:	b2da      	uxtb	r2, r3
 8001150:	797b      	ldrb	r3, [r7, #5]
 8001152:	4053      	eors	r3, r2
 8001154:	b2da      	uxtb	r2, r3
 8001156:	7abb      	ldrb	r3, [r7, #10]
 8001158:	4053      	eors	r3, r2
 800115a:	b2d9      	uxtb	r1, r3
 800115c:	7afa      	ldrb	r2, [r7, #11]
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	404a      	eors	r2, r1
 8001162:	b2d1      	uxtb	r1, r2
 8001164:	4a22      	ldr	r2, [pc, #136]	@ (80011f0 <AES_Mix_Collums+0x128>)
 8001166:	54d1      	strb	r1, [r2, r3]
		State[1][Collum] = a[0] ^ b[1] ^ a[2] ^ b[2] ^ a[3];
 8001168:	7a3a      	ldrb	r2, [r7, #8]
 800116a:	797b      	ldrb	r3, [r7, #5]
 800116c:	4053      	eors	r3, r2
 800116e:	b2da      	uxtb	r2, r3
 8001170:	7abb      	ldrb	r3, [r7, #10]
 8001172:	4053      	eors	r3, r2
 8001174:	b2da      	uxtb	r2, r3
 8001176:	79bb      	ldrb	r3, [r7, #6]
 8001178:	4053      	eors	r3, r2
 800117a:	b2d9      	uxtb	r1, r3
 800117c:	7afa      	ldrb	r2, [r7, #11]
 800117e:	7bbb      	ldrb	r3, [r7, #14]
 8001180:	404a      	eors	r2, r1
 8001182:	b2d1      	uxtb	r1, r2
 8001184:	4a1a      	ldr	r2, [pc, #104]	@ (80011f0 <AES_Mix_Collums+0x128>)
 8001186:	4413      	add	r3, r2
 8001188:	460a      	mov	r2, r1
 800118a:	711a      	strb	r2, [r3, #4]
		State[2][Collum] = a[0] ^ a[1] ^ b[2] ^ a[3] ^ b[3];
 800118c:	7a3a      	ldrb	r2, [r7, #8]
 800118e:	7a7b      	ldrb	r3, [r7, #9]
 8001190:	4053      	eors	r3, r2
 8001192:	b2da      	uxtb	r2, r3
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	4053      	eors	r3, r2
 8001198:	b2da      	uxtb	r2, r3
 800119a:	7afb      	ldrb	r3, [r7, #11]
 800119c:	4053      	eors	r3, r2
 800119e:	b2d9      	uxtb	r1, r3
 80011a0:	79fa      	ldrb	r2, [r7, #7]
 80011a2:	7bbb      	ldrb	r3, [r7, #14]
 80011a4:	404a      	eors	r2, r1
 80011a6:	b2d1      	uxtb	r1, r2
 80011a8:	4a11      	ldr	r2, [pc, #68]	@ (80011f0 <AES_Mix_Collums+0x128>)
 80011aa:	4413      	add	r3, r2
 80011ac:	460a      	mov	r2, r1
 80011ae:	721a      	strb	r2, [r3, #8]
		State[3][Collum] = a[0] ^ b[0] ^ a[1] ^ a[2] ^ b[3];
 80011b0:	7a3a      	ldrb	r2, [r7, #8]
 80011b2:	793b      	ldrb	r3, [r7, #4]
 80011b4:	4053      	eors	r3, r2
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	7a7b      	ldrb	r3, [r7, #9]
 80011ba:	4053      	eors	r3, r2
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	7abb      	ldrb	r3, [r7, #10]
 80011c0:	4053      	eors	r3, r2
 80011c2:	b2d9      	uxtb	r1, r3
 80011c4:	79fa      	ldrb	r2, [r7, #7]
 80011c6:	7bbb      	ldrb	r3, [r7, #14]
 80011c8:	404a      	eors	r2, r1
 80011ca:	b2d1      	uxtb	r1, r2
 80011cc:	4a08      	ldr	r2, [pc, #32]	@ (80011f0 <AES_Mix_Collums+0x128>)
 80011ce:	4413      	add	r3, r2
 80011d0:	460a      	mov	r2, r1
 80011d2:	731a      	strb	r2, [r3, #12]
	for(Collum = 0; Collum < 4; Collum++)
 80011d4:	7bbb      	ldrb	r3, [r7, #14]
 80011d6:	3301      	adds	r3, #1
 80011d8:	73bb      	strb	r3, [r7, #14]
 80011da:	7bbb      	ldrb	r3, [r7, #14]
 80011dc:	2b03      	cmp	r3, #3
 80011de:	f67f af79 	bls.w	80010d4 <AES_Mix_Collums+0xc>
	}
}
 80011e2:	bf00      	nop
 80011e4:	bf00      	nop
 80011e6:	3714      	adds	r7, #20
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	2000032c 	.word	0x2000032c

080011f4 <AES_Calculate_Round_Key>:
* Arguments   :   Round         Number of current Round
*                *Round_Key     16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Calculate_Round_Key(unsigned char Round, unsigned char *Round_Key)
{
 80011f4:	b590      	push	{r4, r7, lr}
 80011f6:	b087      	sub	sp, #28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	6039      	str	r1, [r7, #0]
 80011fe:	71fb      	strb	r3, [r7, #7]
	unsigned char Buffer;
	unsigned char Rcon;

	//Calculate first Temp
	//Copy laste byte from previous key
	for(i = 0; i < 4; i++)
 8001200:	2300      	movs	r3, #0
 8001202:	75fb      	strb	r3, [r7, #23]
 8001204:	e00c      	b.n	8001220 <AES_Calculate_Round_Key+0x2c>
	{
		Temp[i] = Round_Key[i+12];
 8001206:	7dfb      	ldrb	r3, [r7, #23]
 8001208:	330c      	adds	r3, #12
 800120a:	683a      	ldr	r2, [r7, #0]
 800120c:	441a      	add	r2, r3
 800120e:	7dfb      	ldrb	r3, [r7, #23]
 8001210:	7812      	ldrb	r2, [r2, #0]
 8001212:	3318      	adds	r3, #24
 8001214:	443b      	add	r3, r7
 8001216:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 800121a:	7dfb      	ldrb	r3, [r7, #23]
 800121c:	3301      	adds	r3, #1
 800121e:	75fb      	strb	r3, [r7, #23]
 8001220:	7dfb      	ldrb	r3, [r7, #23]
 8001222:	2b03      	cmp	r3, #3
 8001224:	d9ef      	bls.n	8001206 <AES_Calculate_Round_Key+0x12>
	}

	//Rotate Temp
	Buffer = Temp[0];
 8001226:	7b3b      	ldrb	r3, [r7, #12]
 8001228:	753b      	strb	r3, [r7, #20]
	Temp[0] = Temp[1];
 800122a:	7b7b      	ldrb	r3, [r7, #13]
 800122c:	733b      	strb	r3, [r7, #12]
	Temp[1] = Temp[2];
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	737b      	strb	r3, [r7, #13]
	Temp[2] = Temp[3];
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	73bb      	strb	r3, [r7, #14]
	Temp[3] = Buffer;
 8001236:	7d3b      	ldrb	r3, [r7, #20]
 8001238:	73fb      	strb	r3, [r7, #15]

	//Substitute Temp
	for(i = 0; i < 4; i++)
 800123a:	2300      	movs	r3, #0
 800123c:	75fb      	strb	r3, [r7, #23]
 800123e:	e012      	b.n	8001266 <AES_Calculate_Round_Key+0x72>
	{
		Temp[i] = AES_Sub_Byte(Temp[i]);
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	3318      	adds	r3, #24
 8001244:	443b      	add	r3, r7
 8001246:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800124a:	7dfc      	ldrb	r4, [r7, #23]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fed9 	bl	8001004 <AES_Sub_Byte>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	f104 0318 	add.w	r3, r4, #24
 800125a:	443b      	add	r3, r7
 800125c:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	3301      	adds	r3, #1
 8001264:	75fb      	strb	r3, [r7, #23]
 8001266:	7dfb      	ldrb	r3, [r7, #23]
 8001268:	2b03      	cmp	r3, #3
 800126a:	d9e9      	bls.n	8001240 <AES_Calculate_Round_Key+0x4c>
	}

	//Calculate Rcon
	Rcon = 0x01;
 800126c:	2301      	movs	r3, #1
 800126e:	757b      	strb	r3, [r7, #21]
	while(Round != 1)
 8001270:	e010      	b.n	8001294 <AES_Calculate_Round_Key+0xa0>
	{
		b = Rcon & 0x80;
 8001272:	7d7b      	ldrb	r3, [r7, #21]
 8001274:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001278:	74fb      	strb	r3, [r7, #19]
		Rcon = Rcon << 1;
 800127a:	7d7b      	ldrb	r3, [r7, #21]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	757b      	strb	r3, [r7, #21]
		if(b == 0x80)
 8001280:	7cfb      	ldrb	r3, [r7, #19]
 8001282:	2b80      	cmp	r3, #128	@ 0x80
 8001284:	d103      	bne.n	800128e <AES_Calculate_Round_Key+0x9a>
		{
			Rcon = Rcon ^ 0x1b;
 8001286:	7d7b      	ldrb	r3, [r7, #21]
 8001288:	f083 031b 	eor.w	r3, r3, #27
 800128c:	757b      	strb	r3, [r7, #21]
		}
		Round--;
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	3b01      	subs	r3, #1
 8001292:	71fb      	strb	r3, [r7, #7]
	while(Round != 1)
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1eb      	bne.n	8001272 <AES_Calculate_Round_Key+0x7e>
	}

	//XOR Rcon
	Temp[0] = Temp[0] ^ Rcon;
 800129a:	7b3a      	ldrb	r2, [r7, #12]
 800129c:	7d7b      	ldrb	r3, [r7, #21]
 800129e:	4053      	eors	r3, r2
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	733b      	strb	r3, [r7, #12]

	//Calculate new key
	for(i = 0; i < 4; i++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	75fb      	strb	r3, [r7, #23]
 80012a8:	e02f      	b.n	800130a <AES_Calculate_Round_Key+0x116>
	{
		for(j = 0; j < 4; j++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	75bb      	strb	r3, [r7, #22]
 80012ae:	e026      	b.n	80012fe <AES_Calculate_Round_Key+0x10a>
		{
			Round_Key[j + (4*i)] = Round_Key[j + (4*i)] ^ Temp[j];
 80012b0:	7dba      	ldrb	r2, [r7, #22]
 80012b2:	7dfb      	ldrb	r3, [r7, #23]
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	461a      	mov	r2, r3
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	4413      	add	r3, r2
 80012be:	7819      	ldrb	r1, [r3, #0]
 80012c0:	7dbb      	ldrb	r3, [r7, #22]
 80012c2:	3318      	adds	r3, #24
 80012c4:	443b      	add	r3, r7
 80012c6:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80012ca:	7db8      	ldrb	r0, [r7, #22]
 80012cc:	7dfb      	ldrb	r3, [r7, #23]
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4403      	add	r3, r0
 80012d2:	4618      	mov	r0, r3
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	4403      	add	r3, r0
 80012d8:	404a      	eors	r2, r1
 80012da:	b2d2      	uxtb	r2, r2
 80012dc:	701a      	strb	r2, [r3, #0]
			Temp[j] = Round_Key[j + (4*i)];
 80012de:	7dba      	ldrb	r2, [r7, #22]
 80012e0:	7dfb      	ldrb	r3, [r7, #23]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4413      	add	r3, r2
 80012e6:	461a      	mov	r2, r3
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	441a      	add	r2, r3
 80012ec:	7dbb      	ldrb	r3, [r7, #22]
 80012ee:	7812      	ldrb	r2, [r2, #0]
 80012f0:	3318      	adds	r3, #24
 80012f2:	443b      	add	r3, r7
 80012f4:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(j = 0; j < 4; j++)
 80012f8:	7dbb      	ldrb	r3, [r7, #22]
 80012fa:	3301      	adds	r3, #1
 80012fc:	75bb      	strb	r3, [r7, #22]
 80012fe:	7dbb      	ldrb	r3, [r7, #22]
 8001300:	2b03      	cmp	r3, #3
 8001302:	d9d5      	bls.n	80012b0 <AES_Calculate_Round_Key+0xbc>
	for(i = 0; i < 4; i++)
 8001304:	7dfb      	ldrb	r3, [r7, #23]
 8001306:	3301      	adds	r3, #1
 8001308:	75fb      	strb	r3, [r7, #23]
 800130a:	7dfb      	ldrb	r3, [r7, #23]
 800130c:	2b03      	cmp	r3, #3
 800130e:	d9cc      	bls.n	80012aa <AES_Calculate_Round_Key+0xb6>
		}
	}
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	371c      	adds	r7, #28
 8001316:	46bd      	mov	sp, r7
 8001318:	bd90      	pop	{r4, r7, pc}

0800131a <Encrypt_Payload>:
#include "Encrypt_V31.h"
#include "AES-128_V10.h"

void Encrypt_Payload(unsigned char *Data, unsigned char Data_Length, unsigned int Frame_Counter,
                     unsigned char Direction, unsigned char Key[16], unsigned char DevAddr[4])
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b08a      	sub	sp, #40	@ 0x28
 800131e:	af00      	add	r7, sp, #0
 8001320:	60f8      	str	r0, [r7, #12]
 8001322:	607a      	str	r2, [r7, #4]
 8001324:	461a      	mov	r2, r3
 8001326:	460b      	mov	r3, r1
 8001328:	72fb      	strb	r3, [r7, #11]
 800132a:	4613      	mov	r3, r2
 800132c:	72bb      	strb	r3, [r7, #10]
	unsigned char i = 0x00;
 800132e:	2300      	movs	r3, #0
 8001330:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	unsigned char j;
	unsigned char Number_of_Blocks = 0x00;
 8001334:	2300      	movs	r3, #0
 8001336:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	unsigned char Incomplete_Block_Size = 0x00;
 800133a:	2300      	movs	r3, #0
 800133c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	unsigned char Block_A[16];

	//Calculate number of blocks
	Number_of_Blocks = Data_Length / 16;
 8001340:	7afb      	ldrb	r3, [r7, #11]
 8001342:	091b      	lsrs	r3, r3, #4
 8001344:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	Incomplete_Block_Size = Data_Length % 16;
 8001348:	7afb      	ldrb	r3, [r7, #11]
 800134a:	f003 030f 	and.w	r3, r3, #15
 800134e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	if(Incomplete_Block_Size != 0)
 8001352:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001356:	2b00      	cmp	r3, #0
 8001358:	d004      	beq.n	8001364 <Encrypt_Payload+0x4a>
	{
		Number_of_Blocks++;
 800135a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800135e:	3301      	adds	r3, #1
 8001360:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}

	for(i = 1; i <= Number_of_Blocks; i++)
 8001364:	2301      	movs	r3, #1
 8001366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800136a:	e07e      	b.n	800146a <Encrypt_Payload+0x150>
	{
		Block_A[0] = 0x01;
 800136c:	2301      	movs	r3, #1
 800136e:	753b      	strb	r3, [r7, #20]
		Block_A[1] = 0x00;
 8001370:	2300      	movs	r3, #0
 8001372:	757b      	strb	r3, [r7, #21]
		Block_A[2] = 0x00;
 8001374:	2300      	movs	r3, #0
 8001376:	75bb      	strb	r3, [r7, #22]
		Block_A[3] = 0x00;
 8001378:	2300      	movs	r3, #0
 800137a:	75fb      	strb	r3, [r7, #23]
		Block_A[4] = 0x00;
 800137c:	2300      	movs	r3, #0
 800137e:	763b      	strb	r3, [r7, #24]

		Block_A[5] = Direction;
 8001380:	7abb      	ldrb	r3, [r7, #10]
 8001382:	767b      	strb	r3, [r7, #25]

		Block_A[6] = DevAddr[3];
 8001384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001386:	78db      	ldrb	r3, [r3, #3]
 8001388:	76bb      	strb	r3, [r7, #26]
		Block_A[7] = DevAddr[2];
 800138a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800138c:	789b      	ldrb	r3, [r3, #2]
 800138e:	76fb      	strb	r3, [r7, #27]
		Block_A[8] = DevAddr[1];
 8001390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001392:	785b      	ldrb	r3, [r3, #1]
 8001394:	773b      	strb	r3, [r7, #28]
		Block_A[9] = DevAddr[0];
 8001396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	777b      	strb	r3, [r7, #29]

		Block_A[10] = (Frame_Counter & 0x00FF);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	77bb      	strb	r3, [r7, #30]
		Block_A[11] = ((Frame_Counter >> 8) & 0x00FF);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	0a1b      	lsrs	r3, r3, #8
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	77fb      	strb	r3, [r7, #31]

		Block_A[12] = 0x00; //Frame counter upper Bytes
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 3020 	strb.w	r3, [r7, #32]
		Block_A[13] = 0x00;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

		Block_A[14] = 0x00;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		Block_A[15] = i;
 80013bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		//Calculate S
		AES_Encrypt(Block_A, Key);
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fd06 	bl	8000ddc <AES_Encrypt>

		//Check for last block
		if(i != Number_of_Blocks)
 80013d0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80013d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80013d8:	429a      	cmp	r2, r3
 80013da:	d01c      	beq.n	8001416 <Encrypt_Payload+0xfc>
		{
			for(j = 0; j < 16; j++)
 80013dc:	2300      	movs	r3, #0
 80013de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80013e2:	e013      	b.n	800140c <Encrypt_Payload+0xf2>
			{
				*Data = *Data ^ Block_A[j];
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80013ec:	3328      	adds	r3, #40	@ 0x28
 80013ee:	443b      	add	r3, r7
 80013f0:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80013f4:	4053      	eors	r3, r2
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	701a      	strb	r2, [r3, #0]
				Data++;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	3301      	adds	r3, #1
 8001400:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < 16; j++)
 8001402:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001406:	3301      	adds	r3, #1
 8001408:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800140c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001410:	2b0f      	cmp	r3, #15
 8001412:	d9e7      	bls.n	80013e4 <Encrypt_Payload+0xca>
 8001414:	e024      	b.n	8001460 <Encrypt_Payload+0x146>
			}
		}
		else
		{
			if(Incomplete_Block_Size == 0)
 8001416:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800141a:	2b00      	cmp	r3, #0
 800141c:	d102      	bne.n	8001424 <Encrypt_Payload+0x10a>
			{
				Incomplete_Block_Size = 16;
 800141e:	2310      	movs	r3, #16
 8001420:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			}
			for(j = 0; j < Incomplete_Block_Size; j++)
 8001424:	2300      	movs	r3, #0
 8001426:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800142a:	e013      	b.n	8001454 <Encrypt_Payload+0x13a>
			{
				*Data = *Data ^ Block_A[j];
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	781a      	ldrb	r2, [r3, #0]
 8001430:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001434:	3328      	adds	r3, #40	@ 0x28
 8001436:	443b      	add	r3, r7
 8001438:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800143c:	4053      	eors	r3, r2
 800143e:	b2da      	uxtb	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	701a      	strb	r2, [r3, #0]
				Data++;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < Incomplete_Block_Size; j++)
 800144a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800144e:	3301      	adds	r3, #1
 8001450:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001454:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001458:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800145c:	429a      	cmp	r2, r3
 800145e:	d3e5      	bcc.n	800142c <Encrypt_Payload+0x112>
	for(i = 1; i <= Number_of_Blocks; i++)
 8001460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001464:	3301      	adds	r3, #1
 8001466:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800146a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800146e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001472:	429a      	cmp	r2, r3
 8001474:	f67f af7a 	bls.w	800136c <Encrypt_Payload+0x52>
			}
		}
	}
}
 8001478:	bf00      	nop
 800147a:	bf00      	nop
 800147c:	3728      	adds	r7, #40	@ 0x28
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <Calculate_MIC>:

void Calculate_MIC(unsigned char *Data, unsigned char *Final_MIC, unsigned char Data_Length, unsigned int Frame_Counter,
                   unsigned char Direction, unsigned char NwkSkey[16], unsigned char DevAddr[4])
{
 8001484:	b590      	push	{r4, r7, lr}
 8001486:	b09b      	sub	sp, #108	@ 0x6c
 8001488:	af00      	add	r7, sp, #0
 800148a:	60f8      	str	r0, [r7, #12]
 800148c:	60b9      	str	r1, [r7, #8]
 800148e:	603b      	str	r3, [r7, #0]
 8001490:	4613      	mov	r3, r2
 8001492:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char Block_B[16];
	unsigned char Key_K1[16] = {
 8001494:	4bba      	ldr	r3, [pc, #744]	@ (8001780 <Calculate_MIC+0x2fc>)
 8001496:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800149a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800149c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char Key_K2[16] = {
 80014a0:	4bb7      	ldr	r3, [pc, #732]	@ (8001780 <Calculate_MIC+0x2fc>)
 80014a2:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80014a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	//unsigned char Data_Copy[16];

	unsigned char Old_Data[16] = {
 80014ac:	4bb4      	ldr	r3, [pc, #720]	@ (8001780 <Calculate_MIC+0x2fc>)
 80014ae:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80014b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char New_Data[16] = {
 80014b8:	4bb1      	ldr	r3, [pc, #708]	@ (8001780 <Calculate_MIC+0x2fc>)
 80014ba:	f107 0414 	add.w	r4, r7, #20
 80014be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	unsigned char Number_of_Blocks = 0x00;
 80014c4:	2300      	movs	r3, #0
 80014c6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	unsigned char Incomplete_Block_Size = 0x00;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	unsigned char Block_Counter = 0x01;
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	//Create Block_B
	Block_B[0] = 0x49;
 80014d6:	2349      	movs	r3, #73	@ 0x49
 80014d8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	Block_B[1] = 0x00;
 80014dc:	2300      	movs	r3, #0
 80014de:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	Block_B[2] = 0x00;
 80014e2:	2300      	movs	r3, #0
 80014e4:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	Block_B[3] = 0x00;
 80014e8:	2300      	movs	r3, #0
 80014ea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Block_B[4] = 0x00;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

	Block_B[5] = Direction;
 80014f4:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80014f8:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59

	Block_B[6] = DevAddr[3];
 80014fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001500:	78db      	ldrb	r3, [r3, #3]
 8001502:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
	Block_B[7] = DevAddr[2];
 8001506:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800150a:	789b      	ldrb	r3, [r3, #2]
 800150c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	Block_B[8] = DevAddr[1];
 8001510:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001514:	785b      	ldrb	r3, [r3, #1]
 8001516:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
	Block_B[9] = DevAddr[0];
 800151a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

	Block_B[10] = (Frame_Counter & 0x00FF);
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	b2db      	uxtb	r3, r3
 8001528:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	Block_B[11] = ((Frame_Counter >> 8) & 0x00FF);
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	0a1b      	lsrs	r3, r3, #8
 8001530:	b2db      	uxtb	r3, r3
 8001532:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	Block_B[12] = 0x00; //Frame counter upper bytes
 8001536:	2300      	movs	r3, #0
 8001538:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	Block_B[13] = 0x00;
 800153c:	2300      	movs	r3, #0
 800153e:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61

	Block_B[14] = 0x00;
 8001542:	2300      	movs	r3, #0
 8001544:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	Block_B[15] = Data_Length;
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	//Calculate number of Blocks and blocksize of last block
	Number_of_Blocks = Data_Length / 16;
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	091b      	lsrs	r3, r3, #4
 8001552:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	Incomplete_Block_Size = Data_Length % 16;
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	f003 030f 	and.w	r3, r3, #15
 800155c:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

	if(Incomplete_Block_Size != 0)
 8001560:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001564:	2b00      	cmp	r3, #0
 8001566:	d004      	beq.n	8001572 <Calculate_MIC+0xee>
	{
		Number_of_Blocks++;
 8001568:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800156c:	3301      	adds	r3, #1
 800156e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	}

	Generate_Keys(Key_K1, Key_K2, NwkSkey);
 8001572:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001576:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800157a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800157c:	4618      	mov	r0, r3
 800157e:	f000 f901 	bl	8001784 <Generate_Keys>

	//Preform Calculation on Block B0

	//Preform AES encryption
	AES_Encrypt(Block_B, NwkSkey);
 8001582:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001586:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fc27 	bl	8000ddc <AES_Encrypt>

	//Copy Block_B to Old_Data
	for(i = 0; i < 16; i++)
 800158e:	2300      	movs	r3, #0
 8001590:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001594:	e010      	b.n	80015b8 <Calculate_MIC+0x134>
	{
		Old_Data[i] = Block_B[i];
 8001596:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800159a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800159e:	3268      	adds	r2, #104	@ 0x68
 80015a0:	443a      	add	r2, r7
 80015a2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80015a6:	3368      	adds	r3, #104	@ 0x68
 80015a8:	443b      	add	r3, r7
 80015aa:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(i = 0; i < 16; i++)
 80015ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015b2:	3301      	adds	r3, #1
 80015b4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80015b8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015bc:	2b0f      	cmp	r3, #15
 80015be:	d9ea      	bls.n	8001596 <Calculate_MIC+0x112>
	}

	//Preform full calculating until n-1 messsage blocks
	while(Block_Counter < Number_of_Blocks)
 80015c0:	e043      	b.n	800164a <Calculate_MIC+0x1c6>
	{
		//Copy data into array
		for(i = 0; i < 16; i++)
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80015c8:	e00f      	b.n	80015ea <Calculate_MIC+0x166>
		{
			New_Data[i] = *Data;
 80015ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	3368      	adds	r3, #104	@ 0x68
 80015d4:	443b      	add	r3, r7
 80015d6:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	3301      	adds	r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 80015e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015e4:	3301      	adds	r3, #1
 80015e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80015ea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80015ee:	2b0f      	cmp	r3, #15
 80015f0:	d9eb      	bls.n	80015ca <Calculate_MIC+0x146>
		}

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 80015f2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4611      	mov	r1, r2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 f94a 	bl	8001896 <XOR>

		//Preform AES encryption
		AES_Encrypt(New_Data, NwkSkey);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fbe7 	bl	8000ddc <AES_Encrypt>

		//Copy New_Data to Old_Data
		for(i = 0; i < 16; i++)
 800160e:	2300      	movs	r3, #0
 8001610:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001614:	e010      	b.n	8001638 <Calculate_MIC+0x1b4>
		{
			Old_Data[i] = New_Data[i];
 8001616:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800161a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800161e:	3268      	adds	r2, #104	@ 0x68
 8001620:	443a      	add	r2, r7
 8001622:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 8001626:	3368      	adds	r3, #104	@ 0x68
 8001628:	443b      	add	r3, r7
 800162a:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i = 0; i < 16; i++)
 800162e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001632:	3301      	adds	r3, #1
 8001634:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001638:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800163c:	2b0f      	cmp	r3, #15
 800163e:	d9ea      	bls.n	8001616 <Calculate_MIC+0x192>
		}

		//Raise Block counter
		Block_Counter++;
 8001640:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8001644:	3301      	adds	r3, #1
 8001646:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	while(Block_Counter < Number_of_Blocks)
 800164a:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 800164e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001652:	429a      	cmp	r2, r3
 8001654:	d3b5      	bcc.n	80015c2 <Calculate_MIC+0x13e>
	}

	//Perform calculation on last block
	//Check if Datalength is a multiple of 16
	if(Incomplete_Block_Size == 0)
 8001656:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800165a:	2b00      	cmp	r3, #0
 800165c:	d12e      	bne.n	80016bc <Calculate_MIC+0x238>
	{
		//Copy last data into array
		for(i = 0; i < 16; i++)
 800165e:	2300      	movs	r3, #0
 8001660:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001664:	e00f      	b.n	8001686 <Calculate_MIC+0x202>
		{
			New_Data[i] = *Data;
 8001666:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	7812      	ldrb	r2, [r2, #0]
 800166e:	3368      	adds	r3, #104	@ 0x68
 8001670:	443b      	add	r3, r7
 8001672:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	3301      	adds	r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 800167c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001680:	3301      	adds	r3, #1
 8001682:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001686:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800168a:	2b0f      	cmp	r3, #15
 800168c:	d9eb      	bls.n	8001666 <Calculate_MIC+0x1e2>
		}

		//Preform XOR with Key 1
		XOR(New_Data,Key_K1);
 800168e:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4611      	mov	r1, r2
 8001698:	4618      	mov	r0, r3
 800169a:	f000 f8fc 	bl	8001896 <XOR>

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 800169e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f000 f8f4 	bl	8001896 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fb91 	bl	8000ddc <AES_Encrypt>
 80016ba:	e04d      	b.n	8001758 <Calculate_MIC+0x2d4>
	}
	else
	{
		//Copy the remaining data and fill the rest
		for(i =  0; i < 16; i++)
 80016bc:	2300      	movs	r3, #0
 80016be:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80016c2:	e02f      	b.n	8001724 <Calculate_MIC+0x2a0>
		{
			if(i < Incomplete_Block_Size)
 80016c4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80016c8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d20a      	bcs.n	80016e6 <Calculate_MIC+0x262>
			{
				New_Data[i] = *Data;
 80016d0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	7812      	ldrb	r2, [r2, #0]
 80016d8:	3368      	adds	r3, #104	@ 0x68
 80016da:	443b      	add	r3, r7
 80016dc:	f803 2c54 	strb.w	r2, [r3, #-84]
				Data++;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	3301      	adds	r3, #1
 80016e4:	60fb      	str	r3, [r7, #12]
			}
			if(i == Incomplete_Block_Size)
 80016e6:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80016ea:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d106      	bne.n	8001700 <Calculate_MIC+0x27c>
			{
				New_Data[i] = 0x80;
 80016f2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80016f6:	3368      	adds	r3, #104	@ 0x68
 80016f8:	443b      	add	r3, r7
 80016fa:	2280      	movs	r2, #128	@ 0x80
 80016fc:	f803 2c54 	strb.w	r2, [r3, #-84]
			}
			if(i > Incomplete_Block_Size)
 8001700:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8001704:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001708:	429a      	cmp	r2, r3
 800170a:	d906      	bls.n	800171a <Calculate_MIC+0x296>
			{
				New_Data[i] = 0x00;
 800170c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001710:	3368      	adds	r3, #104	@ 0x68
 8001712:	443b      	add	r3, r7
 8001714:	2200      	movs	r2, #0
 8001716:	f803 2c54 	strb.w	r2, [r3, #-84]
		for(i =  0; i < 16; i++)
 800171a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800171e:	3301      	adds	r3, #1
 8001720:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001724:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001728:	2b0f      	cmp	r3, #15
 800172a:	d9cb      	bls.n	80016c4 <Calculate_MIC+0x240>
			}
		}

		//Preform XOR with Key 2
		XOR(New_Data,Key_K2);
 800172c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f000 f8ad 	bl	8001896 <XOR>

		//Preform XOR with Old data
		XOR(New_Data,Old_Data);
 800173c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001740:	f107 0314 	add.w	r3, r7, #20
 8001744:	4611      	mov	r1, r2
 8001746:	4618      	mov	r0, r3
 8001748:	f000 f8a5 	bl	8001896 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff fb42 	bl	8000ddc <AES_Encrypt>
	}

	Final_MIC[0] = New_Data[0];
 8001758:	7d3a      	ldrb	r2, [r7, #20]
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	701a      	strb	r2, [r3, #0]
	Final_MIC[1] = New_Data[1];
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3301      	adds	r3, #1
 8001762:	7d7a      	ldrb	r2, [r7, #21]
 8001764:	701a      	strb	r2, [r3, #0]
	Final_MIC[2] = New_Data[2];
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	3302      	adds	r3, #2
 800176a:	7dba      	ldrb	r2, [r7, #22]
 800176c:	701a      	strb	r2, [r3, #0]
	Final_MIC[3] = New_Data[3];
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	3303      	adds	r3, #3
 8001772:	7dfa      	ldrb	r2, [r7, #23]
 8001774:	701a      	strb	r2, [r3, #0]
}
 8001776:	bf00      	nop
 8001778:	376c      	adds	r7, #108	@ 0x6c
 800177a:	46bd      	mov	sp, r7
 800177c:	bd90      	pop	{r4, r7, pc}
 800177e:	bf00      	nop
 8001780:	08007058 	.word	0x08007058

08001784 <Generate_Keys>:

void Generate_Keys(unsigned char *K1, unsigned char *K2, unsigned char NwkSkey[16])
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char MSB_Key;

	//Encrypt the zeros in K1 with the NwkSkey
	AES_Encrypt(K1, NwkSkey);
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	68f8      	ldr	r0, [r7, #12]
 8001794:	f7ff fb22 	bl	8000ddc <AES_Encrypt>

	//Create K1
	//Check if MSB is 1
	if((K1[0] & 0x80) == 0x80)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	b25b      	sxtb	r3, r3
 800179e:	2b00      	cmp	r3, #0
 80017a0:	da02      	bge.n	80017a8 <Generate_Keys+0x24>
	{
		MSB_Key = 1;
 80017a2:	2301      	movs	r3, #1
 80017a4:	75bb      	strb	r3, [r7, #22]
 80017a6:	e001      	b.n	80017ac <Generate_Keys+0x28>
	}
	else
	{
		MSB_Key = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K1 one bit left
	Shift_Left(K1);
 80017ac:	68f8      	ldr	r0, [r7, #12]
 80017ae:	f000 f83c 	bl	800182a <Shift_Left>

	//if MSB was 1
	if(MSB_Key == 1)
 80017b2:	7dbb      	ldrb	r3, [r7, #22]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d109      	bne.n	80017cc <Generate_Keys+0x48>
	{
		K1[15] = K1[15] ^ 0x87;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	330f      	adds	r3, #15
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	320f      	adds	r2, #15
 80017c2:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 80017c6:	43db      	mvns	r3, r3
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	7013      	strb	r3, [r2, #0]
	}

	//Copy K1 to K2
	for( i = 0; i < 16; i++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	75fb      	strb	r3, [r7, #23]
 80017d0:	e00a      	b.n	80017e8 <Generate_Keys+0x64>
	{
		K2[i] = K1[i];
 80017d2:	7dfb      	ldrb	r3, [r7, #23]
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	441a      	add	r2, r3
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
 80017da:	68b9      	ldr	r1, [r7, #8]
 80017dc:	440b      	add	r3, r1
 80017de:	7812      	ldrb	r2, [r2, #0]
 80017e0:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < 16; i++)
 80017e2:	7dfb      	ldrb	r3, [r7, #23]
 80017e4:	3301      	adds	r3, #1
 80017e6:	75fb      	strb	r3, [r7, #23]
 80017e8:	7dfb      	ldrb	r3, [r7, #23]
 80017ea:	2b0f      	cmp	r3, #15
 80017ec:	d9f1      	bls.n	80017d2 <Generate_Keys+0x4e>
	}

	//Check if MSB is 1
	if((K2[0] & 0x80) == 0x80)
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	da02      	bge.n	80017fe <Generate_Keys+0x7a>
	{
		MSB_Key = 1;
 80017f8:	2301      	movs	r3, #1
 80017fa:	75bb      	strb	r3, [r7, #22]
 80017fc:	e001      	b.n	8001802 <Generate_Keys+0x7e>
	}
	else
	{
		MSB_Key = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K2 one bit left
	Shift_Left(K2);
 8001802:	68b8      	ldr	r0, [r7, #8]
 8001804:	f000 f811 	bl	800182a <Shift_Left>

	//Check if MSB was 1
	if(MSB_Key == 1)
 8001808:	7dbb      	ldrb	r3, [r7, #22]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d109      	bne.n	8001822 <Generate_Keys+0x9e>
	{
		K2[15] = K2[15] ^ 0x87;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	330f      	adds	r3, #15
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	68ba      	ldr	r2, [r7, #8]
 8001816:	320f      	adds	r2, #15
 8001818:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800181c:	43db      	mvns	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	7013      	strb	r3, [r2, #0]
	}
}
 8001822:	bf00      	nop
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <Shift_Left>:

void Shift_Left(unsigned char *Data)
{
 800182a:	b480      	push	{r7}
 800182c:	b085      	sub	sp, #20
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
	unsigned char i;
	unsigned char Overflow = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	73bb      	strb	r3, [r7, #14]
	//unsigned char High_Byte, Low_Byte;

	for(i = 0; i < 16; i++)
 8001836:	2300      	movs	r3, #0
 8001838:	73fb      	strb	r3, [r7, #15]
 800183a:	e022      	b.n	8001882 <Shift_Left+0x58>
	{
		//Check for overflow on next byte except for the last byte
		if(i < 15)
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	2b0e      	cmp	r3, #14
 8001840:	d80d      	bhi.n	800185e <Shift_Left+0x34>
		{
			//Check if upper bit is one
			if((Data[i+1] & 0x80) == 0x80)
 8001842:	7bfb      	ldrb	r3, [r7, #15]
 8001844:	3301      	adds	r3, #1
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	b25b      	sxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	da02      	bge.n	8001858 <Shift_Left+0x2e>
			{
				Overflow = 1;
 8001852:	2301      	movs	r3, #1
 8001854:	73bb      	strb	r3, [r7, #14]
 8001856:	e004      	b.n	8001862 <Shift_Left+0x38>
			}
			else
			{
				Overflow = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	73bb      	strb	r3, [r7, #14]
 800185c:	e001      	b.n	8001862 <Shift_Left+0x38>
			}
		}
		else
		{
			Overflow = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	73bb      	strb	r3, [r7, #14]
		}

		//Shift one left
		Data[i] = (Data[i] << 1) + Overflow;
 8001862:	7bfb      	ldrb	r3, [r7, #15]
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	4413      	add	r3, r2
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	b2d9      	uxtb	r1, r3
 800186e:	7bfb      	ldrb	r3, [r7, #15]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	7bba      	ldrb	r2, [r7, #14]
 8001876:	440a      	add	r2, r1
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800187c:	7bfb      	ldrb	r3, [r7, #15]
 800187e:	3301      	adds	r3, #1
 8001880:	73fb      	strb	r3, [r7, #15]
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	2b0f      	cmp	r3, #15
 8001886:	d9d9      	bls.n	800183c <Shift_Left+0x12>
	}
}
 8001888:	bf00      	nop
 800188a:	bf00      	nop
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <XOR>:

void XOR(unsigned char *New_Data,unsigned char *Old_Data)
{
 8001896:	b480      	push	{r7}
 8001898:	b085      	sub	sp, #20
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	6039      	str	r1, [r7, #0]
	unsigned char i;

	for(i = 0; i < 16; i++)
 80018a0:	2300      	movs	r3, #0
 80018a2:	73fb      	strb	r3, [r7, #15]
 80018a4:	e010      	b.n	80018c8 <XOR+0x32>
	{
		New_Data[i] = New_Data[i] ^ Old_Data[i];
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	4413      	add	r3, r2
 80018ac:	7819      	ldrb	r1, [r3, #0]
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	4413      	add	r3, r2
 80018b4:	781a      	ldrb	r2, [r3, #0]
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	4403      	add	r3, r0
 80018bc:	404a      	eors	r2, r1
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	3301      	adds	r3, #1
 80018c6:	73fb      	strb	r3, [r7, #15]
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	2b0f      	cmp	r3, #15
 80018cc:	d9eb      	bls.n	80018a6 <XOR+0x10>
	}
}
 80018ce:	bf00      	nop
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <read_register>:

#define RFM95_REGISTER_INVERT_IQ_1_RX                    		0x67
#define RFM95_REGISTER_INVERT_IQ_2_RX							0x19

static bool read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer, size_t length)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	607a      	str	r2, [r7, #4]
 80018e6:	603b      	str	r3, [r7, #0]
 80018e8:	460b      	mov	r3, r1
 80018ea:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6858      	ldr	r0, [r3, #4]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	891b      	ldrh	r3, [r3, #8]
 80018f4:	2200      	movs	r2, #0
 80018f6:	4619      	mov	r1, r3
 80018f8:	f001 fe44 	bl	8003584 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0xffu;//0x7fu;
 80018fc:	7afb      	ldrb	r3, [r7, #11]
 80018fe:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6818      	ldr	r0, [r3, #0]
 8001904:	f107 0117 	add.w	r1, r7, #23
 8001908:	230a      	movs	r3, #10
 800190a:	2201      	movs	r2, #1
 800190c:	f002 ff7d 	bl	800480a <HAL_SPI_Transmit>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <read_register+0x3e>
		return false;
 8001916:	2300      	movs	r3, #0
 8001918:	e015      	b.n	8001946 <read_register+0x6a>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6818      	ldr	r0, [r3, #0]
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	b29a      	uxth	r2, r3
 8001922:	230a      	movs	r3, #10
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	f003 f8e6 	bl	8004af6 <HAL_SPI_Receive>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <read_register+0x58>
		return false;
 8001930:	2300      	movs	r3, #0
 8001932:	e008      	b.n	8001946 <read_register+0x6a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6858      	ldr	r0, [r3, #4]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	891b      	ldrh	r3, [r3, #8]
 800193c:	2201      	movs	r2, #1
 800193e:	4619      	mov	r1, r3
 8001940:	f001 fe20 	bl	8003584 <HAL_GPIO_WritePin>

	return true;
 8001944:	2301      	movs	r3, #1
}
 8001946:	4618      	mov	r0, r3
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <write_register>:

static bool write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	70fb      	strb	r3, [r7, #3]
 800195a:	4613      	mov	r3, r2
 800195c:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6858      	ldr	r0, [r3, #4]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	891b      	ldrh	r3, [r3, #8]
 8001966:	2200      	movs	r2, #0
 8001968:	4619      	mov	r1, r3
 800196a:	f001 fe0b 	bl	8003584 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 800196e:	78fb      	ldrb	r3, [r7, #3]
 8001970:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001974:	b2db      	uxtb	r3, r3
 8001976:	733b      	strb	r3, [r7, #12]
 8001978:	78bb      	ldrb	r3, [r7, #2]
 800197a:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	f107 010c 	add.w	r1, r7, #12
 8001984:	230a      	movs	r3, #10
 8001986:	2202      	movs	r2, #2
 8001988:	f002 ff3f 	bl	800480a <HAL_SPI_Transmit>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <write_register+0x48>
		return false;
 8001992:	2300      	movs	r3, #0
 8001994:	e008      	b.n	80019a8 <write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6858      	ldr	r0, [r3, #4]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	891b      	ldrh	r3, [r3, #8]
 800199e:	2201      	movs	r2, #1
 80019a0:	4619      	mov	r1, r3
 80019a2:	f001 fdef 	bl	8003584 <HAL_GPIO_WritePin>

	return true;
 80019a6:	2301      	movs	r3, #1
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <config_set_channel>:

static void config_set_channel(rfm95_handle_t *handle, uint8_t channel_index, uint32_t frequency)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	460b      	mov	r3, r1
 80019ba:	607a      	str	r2, [r7, #4]
 80019bc:	72fb      	strb	r3, [r7, #11]
	assert(channel_index < 16);
 80019be:	7afb      	ldrb	r3, [r7, #11]
 80019c0:	2b0f      	cmp	r3, #15
 80019c2:	d905      	bls.n	80019d0 <config_set_channel+0x20>
 80019c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a04 <config_set_channel+0x54>)
 80019c6:	4a10      	ldr	r2, [pc, #64]	@ (8001a08 <config_set_channel+0x58>)
 80019c8:	216d      	movs	r1, #109	@ 0x6d
 80019ca:	4810      	ldr	r0, [pc, #64]	@ (8001a0c <config_set_channel+0x5c>)
 80019cc:	f004 fafc 	bl	8005fc8 <__assert_func>
	handle->config.channels[channel_index].frequency = frequency;
 80019d0:	7afa      	ldrb	r2, [r7, #11]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	321a      	adds	r2, #26
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	handle->config.channel_mask |= (1 << channel_index);
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80019e2:	b21a      	sxth	r2, r3
 80019e4:	7afb      	ldrb	r3, [r7, #11]
 80019e6:	2101      	movs	r1, #1
 80019e8:	fa01 f303 	lsl.w	r3, r1, r3
 80019ec:	b21b      	sxth	r3, r3
 80019ee:	4313      	orrs	r3, r2
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
}
 80019fa:	bf00      	nop
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	08007068 	.word	0x08007068
 8001a08:	080072a8 	.word	0x080072a8
 8001a0c:	0800707c 	.word	0x0800707c

08001a10 <config_load_default>:

static void config_load_default(rfm95_handle_t *handle)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
	handle->config.magic = RFM95_EEPROM_CONFIG_MAGIC;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8001a1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	handle->config.tx_frame_count = 0;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2200      	movs	r2, #0
 8001a26:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	handle->config.rx_frame_count = 0;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	handle->config.rx1_delay = 1;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2201      	movs	r2, #1
 8001a36:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	handle->config.channel_mask = 0;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
	config_set_channel(handle, 0, 868100000);
 8001a42:	4a09      	ldr	r2, [pc, #36]	@ (8001a68 <config_load_default+0x58>)
 8001a44:	2100      	movs	r1, #0
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f7ff ffb2 	bl	80019b0 <config_set_channel>
	config_set_channel(handle, 1, 868300000);
 8001a4c:	4a07      	ldr	r2, [pc, #28]	@ (8001a6c <config_load_default+0x5c>)
 8001a4e:	2101      	movs	r1, #1
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ffad 	bl	80019b0 <config_set_channel>
	config_set_channel(handle, 2, 868500000);
 8001a56:	4a06      	ldr	r2, [pc, #24]	@ (8001a70 <config_load_default+0x60>)
 8001a58:	2102      	movs	r1, #2
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff ffa8 	bl	80019b0 <config_set_channel>
}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	33be27a0 	.word	0x33be27a0
 8001a6c:	33c134e0 	.word	0x33c134e0
 8001a70:	33c44220 	.word	0x33c44220

08001a74 <reset>:

static void reset(rfm95_handle_t *handle)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	68d8      	ldr	r0, [r3, #12]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	8a1b      	ldrh	r3, [r3, #16]
 8001a84:	2200      	movs	r2, #0
 8001a86:	4619      	mov	r1, r3
 8001a88:	f001 fd7c 	bl	8003584 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	f001 fad1 	bl	8003034 <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	68d8      	ldr	r0, [r3, #12]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	8a1b      	ldrh	r3, [r3, #16]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f001 fd71 	bl	8003584 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001aa2:	2005      	movs	r0, #5
 8001aa4:	f001 fac6 	bl	8003034 <HAL_Delay>
}
 8001aa8:	bf00      	nop
 8001aaa:	3708      	adds	r7, #8
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <configure_frequency>:

static bool configure_frequency(rfm95_handle_t *handle, uint32_t frequency)
{
 8001ab0:	b5b0      	push	{r4, r5, r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8001aba:	6839      	ldr	r1, [r7, #0]
 8001abc:	2000      	movs	r0, #0
 8001abe:	460a      	mov	r2, r1
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	0b55      	lsrs	r5, r2, #13
 8001ac4:	04d4      	lsls	r4, r2, #19
 8001ac6:	4a27      	ldr	r2, [pc, #156]	@ (8001b64 <configure_frequency+0xb4>)
 8001ac8:	f04f 0300 	mov.w	r3, #0
 8001acc:	4620      	mov	r0, r4
 8001ace:	4629      	mov	r1, r5
 8001ad0:	f7fe fc1e 	bl	8000310 <__aeabi_uldivmod>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8001adc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ae0:	f04f 0200 	mov.w	r2, #0
 8001ae4:	f04f 0300 	mov.w	r3, #0
 8001ae8:	0c02      	lsrs	r2, r0, #16
 8001aea:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001aee:	0c0b      	lsrs	r3, r1, #16
 8001af0:	b2d3      	uxtb	r3, r2
 8001af2:	461a      	mov	r2, r3
 8001af4:	2106      	movs	r1, #6
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ff29 	bl	800194e <write_register>
 8001afc:	4603      	mov	r3, r0
 8001afe:	f083 0301 	eor.w	r3, r3, #1
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <configure_frequency+0x5c>
 8001b08:	2300      	movs	r3, #0
 8001b0a:	e026      	b.n	8001b5a <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 8001b0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	0a02      	lsrs	r2, r0, #8
 8001b1a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001b1e:	0a0b      	lsrs	r3, r1, #8
 8001b20:	b2d3      	uxtb	r3, r2
 8001b22:	461a      	mov	r2, r3
 8001b24:	2107      	movs	r1, #7
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff ff11 	bl	800194e <write_register>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	f083 0301 	eor.w	r3, r3, #1
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <configure_frequency+0x8c>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	e00e      	b.n	8001b5a <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 8001b3c:	7a3b      	ldrb	r3, [r7, #8]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	2108      	movs	r1, #8
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff ff03 	bl	800194e <write_register>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f083 0301 	eor.w	r3, r3, #1
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <configure_frequency+0xa8>
 8001b54:	2300      	movs	r3, #0
 8001b56:	e000      	b.n	8001b5a <configure_frequency+0xaa>

	return true;
 8001b58:	2301      	movs	r3, #1
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bdb0      	pop	{r4, r5, r7, pc}
 8001b62:	bf00      	nop
 8001b64:	01e84800 	.word	0x01e84800

08001b68 <configure_channel>:

static bool configure_channel(rfm95_handle_t *handle, size_t channel_index)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
	assert(handle->config.channel_mask & (1 << channel_index));
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8001b78:	461a      	mov	r2, r3
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	fa42 f303 	asr.w	r3, r2, r3
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d105      	bne.n	8001b94 <configure_channel+0x2c>
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <configure_channel+0x48>)
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <configure_channel+0x4c>)
 8001b8c:	2194      	movs	r1, #148	@ 0x94
 8001b8e:	480a      	ldr	r0, [pc, #40]	@ (8001bb8 <configure_channel+0x50>)
 8001b90:	f004 fa1a 	bl	8005fc8 <__assert_func>
	return configure_frequency(handle, handle->config.channels[channel_index].frequency);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	683a      	ldr	r2, [r7, #0]
 8001b98:	321a      	adds	r2, #26
 8001b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff ff85 	bl	8001ab0 <configure_frequency>
 8001ba6:	4603      	mov	r3, r0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	080070a4 	.word	0x080070a4
 8001bb4:	080072bc 	.word	0x080072bc
 8001bb8:	0800707c 	.word	0x0800707c

08001bbc <wait_for_irq>:

static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	607a      	str	r2, [r7, #4]
 8001bc8:	72fb      	strb	r3, [r7, #11]
	uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	4798      	blx	r3
 8001bd0:	4601      	mov	r1, r0
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	fb02 f303 	mul.w	r3, r2, r3
 8001bdc:	4a0e      	ldr	r2, [pc, #56]	@ (8001c18 <wait_for_irq+0x5c>)
 8001bde:	fba2 2303 	umull	r2, r3, r2, r3
 8001be2:	099b      	lsrs	r3, r3, #6
 8001be4:	440b      	add	r3, r1
 8001be6:	617b      	str	r3, [r7, #20]

	while (handle->interrupt_times[interrupt] == 0) {
 8001be8:	e008      	b.n	8001bfc <wait_for_irq+0x40>
		if (handle->get_precision_tick() >= timeout_tick) {
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bee:	4798      	blx	r3
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d801      	bhi.n	8001bfc <wait_for_irq+0x40>
			return false;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	e008      	b.n	8001c0e <wait_for_irq+0x52>
	while (handle->interrupt_times[interrupt] == 0) {
 8001bfc:	7afb      	ldrb	r3, [r7, #11]
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	332a      	adds	r3, #42	@ 0x2a
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d0ee      	beq.n	8001bea <wait_for_irq+0x2e>
		}
	}

	return true;
 8001c0c:	2301      	movs	r3, #1
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3718      	adds	r7, #24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	10624dd3 	.word	0x10624dd3

08001c1c <wait_for_rx_irqs>:

static bool wait_for_rx_irqs(rfm95_handle_t *handle)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	uint32_t timeout_tick = handle->get_precision_tick() +
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c28:	4798      	blx	r3
 8001c2a:	4602      	mov	r2, r0
	                        RFM95_RECEIVE_TIMEOUT * handle->precision_tick_frequency / 1000;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c34:	fb01 f303 	mul.w	r3, r1, r3
 8001c38:	4912      	ldr	r1, [pc, #72]	@ (8001c84 <wait_for_rx_irqs+0x68>)
 8001c3a:	fba1 1303 	umull	r1, r3, r1, r3
 8001c3e:	099b      	lsrs	r3, r3, #6
	uint32_t timeout_tick = handle->get_precision_tick() +
 8001c40:	4413      	add	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]

	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8001c44:	e008      	b.n	8001c58 <wait_for_rx_irqs+0x3c>
		if (handle->get_precision_tick() >= timeout_tick) {
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c4a:	4798      	blx	r3
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d801      	bhi.n	8001c58 <wait_for_rx_irqs+0x3c>
			return false;
 8001c54:	2300      	movs	r3, #0
 8001c56:	e011      	b.n	8001c7c <wait_for_rx_irqs+0x60>
	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d104      	bne.n	8001c6c <wait_for_rx_irqs+0x50>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d0ec      	beq.n	8001c46 <wait_for_rx_irqs+0x2a>
		}
	}

	return handle->interrupt_times[RFM95_INTERRUPT_DIO0] != 0;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	bf14      	ite	ne
 8001c76:	2301      	movne	r3, #1
 8001c78:	2300      	moveq	r3, #0
 8001c7a:	b2db      	uxtb	r3, r3
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	10624dd3 	.word	0x10624dd3

08001c88 <rfm95_set_power>:

bool rfm95_set_power(rfm95_handle_t *handle, int8_t power)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	70fb      	strb	r3, [r7, #3]
	assert((power >= 2 && power <= 17) || power == 20);
 8001c94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	dd03      	ble.n	8001ca4 <rfm95_set_power+0x1c>
 8001c9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ca0:	2b11      	cmp	r3, #17
 8001ca2:	dd09      	ble.n	8001cb8 <rfm95_set_power+0x30>
 8001ca4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ca8:	2b14      	cmp	r3, #20
 8001caa:	d005      	beq.n	8001cb8 <rfm95_set_power+0x30>
 8001cac:	4b2c      	ldr	r3, [pc, #176]	@ (8001d60 <rfm95_set_power+0xd8>)
 8001cae:	4a2d      	ldr	r2, [pc, #180]	@ (8001d64 <rfm95_set_power+0xdc>)
 8001cb0:	21b5      	movs	r1, #181	@ 0xb5
 8001cb2:	482d      	ldr	r0, [pc, #180]	@ (8001d68 <rfm95_set_power+0xe0>)
 8001cb4:	f004 f988 	bl	8005fc8 <__assert_func>

	rfm95_register_pa_config_t pa_config = {0};
 8001cb8:	2300      	movs	r3, #0
 8001cba:	733b      	strb	r3, [r7, #12]
	uint8_t pa_dac_config = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	73fb      	strb	r3, [r7, #15]

	if (power >= 2 && power <= 17) {
 8001cc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	dd18      	ble.n	8001cfa <rfm95_set_power+0x72>
 8001cc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ccc:	2b11      	cmp	r3, #17
 8001cce:	dc14      	bgt.n	8001cfa <rfm95_set_power+0x72>
		pa_config.max_power = 7;
 8001cd0:	7b3b      	ldrb	r3, [r7, #12]
 8001cd2:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001cd6:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8001cd8:	7b3b      	ldrb	r3, [r7, #12]
 8001cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cde:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = (power - 2);
 8001ce0:	78fb      	ldrb	r3, [r7, #3]
 8001ce2:	3b02      	subs	r3, #2
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	7b3b      	ldrb	r3, [r7, #12]
 8001cee:	f362 0303 	bfi	r3, r2, #0, #4
 8001cf2:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER;
 8001cf4:	2384      	movs	r3, #132	@ 0x84
 8001cf6:	73fb      	strb	r3, [r7, #15]
 8001cf8:	e011      	b.n	8001d1e <rfm95_set_power+0x96>

	} else if (power == 20) {
 8001cfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cfe:	2b14      	cmp	r3, #20
 8001d00:	d10d      	bne.n	8001d1e <rfm95_set_power+0x96>
		pa_config.max_power = 7;
 8001d02:	7b3b      	ldrb	r3, [r7, #12]
 8001d04:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001d08:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 8001d0a:	7b3b      	ldrb	r3, [r7, #12]
 8001d0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d10:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = 15;
 8001d12:	7b3b      	ldrb	r3, [r7, #12]
 8001d14:	f043 030f 	orr.w	r3, r3, #15
 8001d18:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 8001d1a:	2387      	movs	r3, #135	@ 0x87
 8001d1c:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 8001d1e:	7b3b      	ldrb	r3, [r7, #12]
 8001d20:	461a      	mov	r2, r3
 8001d22:	2109      	movs	r1, #9
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff fe12 	bl	800194e <write_register>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	f083 0301 	eor.w	r3, r3, #1
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <rfm95_set_power+0xb2>
 8001d36:	2300      	movs	r3, #0
 8001d38:	e00e      	b.n	8001d58 <rfm95_set_power+0xd0>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 8001d3a:	7bfb      	ldrb	r3, [r7, #15]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	214d      	movs	r1, #77	@ 0x4d
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff fe04 	bl	800194e <write_register>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f083 0301 	eor.w	r3, r3, #1
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <rfm95_set_power+0xce>
 8001d52:	2300      	movs	r3, #0
 8001d54:	e000      	b.n	8001d58 <rfm95_set_power+0xd0>

	return true;
 8001d56:	2301      	movs	r3, #1
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	080070d8 	.word	0x080070d8
 8001d64:	080072d0 	.word	0x080072d0
 8001d68:	0800707c 	.word	0x0800707c

08001d6c <rfm95_init>:

bool rfm95_init(rfm95_handle_t *handle)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d7e:	d005      	beq.n	8001d8c <rfm95_init+0x20>
 8001d80:	4b7b      	ldr	r3, [pc, #492]	@ (8001f70 <rfm95_init+0x204>)
 8001d82:	4a7c      	ldr	r2, [pc, #496]	@ (8001f74 <rfm95_init+0x208>)
 8001d84:	21cf      	movs	r1, #207	@ 0xcf
 8001d86:	487c      	ldr	r0, [pc, #496]	@ (8001f78 <rfm95_init+0x20c>)
 8001d88:	f004 f91e 	bl	8005fc8 <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d005      	beq.n	8001da2 <rfm95_init+0x36>
 8001d96:	4b79      	ldr	r3, [pc, #484]	@ (8001f7c <rfm95_init+0x210>)
 8001d98:	4a76      	ldr	r2, [pc, #472]	@ (8001f74 <rfm95_init+0x208>)
 8001d9a:	21d0      	movs	r1, #208	@ 0xd0
 8001d9c:	4876      	ldr	r0, [pc, #472]	@ (8001f78 <rfm95_init+0x20c>)
 8001d9e:	f004 f913 	bl	8005fc8 <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001dac:	d005      	beq.n	8001dba <rfm95_init+0x4e>
 8001dae:	4b74      	ldr	r3, [pc, #464]	@ (8001f80 <rfm95_init+0x214>)
 8001db0:	4a70      	ldr	r2, [pc, #448]	@ (8001f74 <rfm95_init+0x208>)
 8001db2:	21d1      	movs	r1, #209	@ 0xd1
 8001db4:	4870      	ldr	r0, [pc, #448]	@ (8001f78 <rfm95_init+0x20c>)
 8001db6:	f004 f907 	bl	8005fc8 <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d005      	beq.n	8001dd0 <rfm95_init+0x64>
 8001dc4:	4b6f      	ldr	r3, [pc, #444]	@ (8001f84 <rfm95_init+0x218>)
 8001dc6:	4a6b      	ldr	r2, [pc, #428]	@ (8001f74 <rfm95_init+0x208>)
 8001dc8:	21d2      	movs	r1, #210	@ 0xd2
 8001dca:	486b      	ldr	r0, [pc, #428]	@ (8001f78 <rfm95_init+0x20c>)
 8001dcc:	f004 f8fc 	bl	8005fc8 <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d005      	beq.n	8001de6 <rfm95_init+0x7a>
 8001dda:	4b6b      	ldr	r3, [pc, #428]	@ (8001f88 <rfm95_init+0x21c>)
 8001ddc:	4a65      	ldr	r2, [pc, #404]	@ (8001f74 <rfm95_init+0x208>)
 8001dde:	21d3      	movs	r1, #211	@ 0xd3
 8001de0:	4865      	ldr	r0, [pc, #404]	@ (8001f78 <rfm95_init+0x20c>)
 8001de2:	f004 f8f1 	bl	8005fc8 <__assert_func>
//	assert(handle->get_precision_tick != NULL);
//	assert(handle->random_int != NULL);
//	assert(handle->precision_sleep_until != NULL);
//	assert(handle->precision_tick_frequency > 10000);

	reset(handle);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7ff fe44 	bl	8001a74 <reset>

	// If there is reload function or the reload was unsuccessful or the magic does not match restore default.
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d012      	beq.n	8001e1a <rfm95_init+0xae>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	3260      	adds	r2, #96	@ 0x60
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	4798      	blx	r3
 8001e00:	4603      	mov	r3, r0
 8001e02:	f083 0301 	eor.w	r3, r3, #1
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d106      	bne.n	8001e1a <rfm95_init+0xae>
	    handle->config.magic != RFM95_EEPROM_CONFIG_MAGIC) {
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8001e12:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d002      	beq.n	8001e20 <rfm95_init+0xb4>
		config_load_default(handle);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff fdf8 	bl	8001a10 <config_load_default>
//	uint8_t version;
//	if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
//	if (version != RFM9x_VER) return false;

	// Module must be placed in sleep mode before switching to lora.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 8001e20:	2200      	movs	r2, #0
 8001e22:	2101      	movs	r1, #1
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f7ff fd92 	bl	800194e <write_register>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	f083 0301 	eor.w	r3, r3, #1
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <rfm95_init+0xce>
 8001e36:	2300      	movs	r3, #0
 8001e38:	e095      	b.n	8001f66 <rfm95_init+0x1fa>
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8001e3a:	2280      	movs	r2, #128	@ 0x80
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff fd85 	bl	800194e <write_register>
 8001e44:	4603      	mov	r3, r0
 8001e46:	f083 0301 	eor.w	r3, r3, #1
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <rfm95_init+0xe8>
 8001e50:	2300      	movs	r3, #0
 8001e52:	e088      	b.n	8001f66 <rfm95_init+0x1fa>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8001e54:	2200      	movs	r2, #0
 8001e56:	2140      	movs	r1, #64	@ 0x40
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff fd78 	bl	800194e <write_register>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f083 0301 	eor.w	r3, r3, #1
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <rfm95_init+0x102>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e07b      	b.n	8001f66 <rfm95_init+0x1fa>

	if (handle->on_after_interrupts_configured != NULL) {
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <rfm95_init+0x110>
		handle->on_after_interrupts_configured();
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e7a:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	if (!rfm95_set_power(handle, 17)) return false;
 8001e7c:	2111      	movs	r1, #17
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7ff ff02 	bl	8001c88 <rfm95_set_power>
 8001e84:	4603      	mov	r3, r0
 8001e86:	f083 0301 	eor.w	r3, r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <rfm95_init+0x128>
 8001e90:	2300      	movs	r3, #0
 8001e92:	e068      	b.n	8001f66 <rfm95_init+0x1fa>

	// Set LNA to the highest gain with 150% boost.
	if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 8001e94:	2223      	movs	r2, #35	@ 0x23
 8001e96:	210c      	movs	r1, #12
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff fd58 	bl	800194e <write_register>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	f083 0301 	eor.w	r3, r3, #1
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <rfm95_init+0x142>
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e05b      	b.n	8001f66 <rfm95_init+0x1fa>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2120      	movs	r1, #32
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f7ff fd4b 	bl	800194e <write_register>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	f083 0301 	eor.w	r3, r3, #1
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <rfm95_init+0x15c>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e04e      	b.n	8001f66 <rfm95_init+0x1fa>
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x08)) return false;
 8001ec8:	2208      	movs	r2, #8
 8001eca:	2121      	movs	r1, #33	@ 0x21
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff fd3e 	bl	800194e <write_register>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	f083 0301 	eor.w	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <rfm95_init+0x176>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	e041      	b.n	8001f66 <rfm95_init+0x1fa>

	// Set TTN sync word 0x34.
	if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, 0x34)) return false;
 8001ee2:	2234      	movs	r2, #52	@ 0x34
 8001ee4:	2139      	movs	r1, #57	@ 0x39
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff fd31 	bl	800194e <write_register>
 8001eec:	4603      	mov	r3, r0
 8001eee:	f083 0301 	eor.w	r3, r3, #1
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <rfm95_init+0x190>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	e034      	b.n	8001f66 <rfm95_init+0x1fa>

	// Set up TX and RX FIFO base addresses.
	if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x80)) return false;
 8001efc:	2280      	movs	r2, #128	@ 0x80
 8001efe:	210e      	movs	r1, #14
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff fd24 	bl	800194e <write_register>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f083 0301 	eor.w	r3, r3, #1
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <rfm95_init+0x1aa>
 8001f12:	2300      	movs	r3, #0
 8001f14:	e027      	b.n	8001f66 <rfm95_init+0x1fa>
	if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8001f16:	2200      	movs	r2, #0
 8001f18:	210f      	movs	r1, #15
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff fd17 	bl	800194e <write_register>
 8001f20:	4603      	mov	r3, r0
 8001f22:	f083 0301 	eor.w	r3, r3, #1
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <rfm95_init+0x1c4>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	e01a      	b.n	8001f66 <rfm95_init+0x1fa>

	// Maximum payload length of the RFM95 is 64.
	if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 64)) return false;
 8001f30:	2240      	movs	r2, #64	@ 0x40
 8001f32:	2123      	movs	r1, #35	@ 0x23
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff fd0a 	bl	800194e <write_register>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	f083 0301 	eor.w	r3, r3, #1
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <rfm95_init+0x1de>
 8001f46:	2300      	movs	r3, #0
 8001f48:	e00d      	b.n	8001f66 <rfm95_init+0x1fa>

	// Let module sleep after initialisation.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8001f4a:	2280      	movs	r2, #128	@ 0x80
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f7ff fcfd 	bl	800194e <write_register>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f083 0301 	eor.w	r3, r3, #1
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <rfm95_init+0x1f8>
 8001f60:	2300      	movs	r3, #0
 8001f62:	e000      	b.n	8001f66 <rfm95_init+0x1fa>

	return true;
 8001f64:	2301      	movs	r3, #1
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	08007104 	.word	0x08007104
 8001f74:	080072e0 	.word	0x080072e0
 8001f78:	0800707c 	.word	0x0800707c
 8001f7c:	08007138 	.word	0x08007138
 8001f80:	08007174 	.word	0x08007174
 8001f84:	080071ac 	.word	0x080071ac
 8001f88:	080071e8 	.word	0x080071e8

08001f8c <process_mac_commands>:

static bool process_mac_commands(rfm95_handle_t *handle, const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t answer_buffer[51], uint8_t *answer_buffer_length,
                                 int8_t snr)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08c      	sub	sp, #48	@ 0x30
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
 8001f98:	603b      	str	r3, [r7, #0]
	uint8_t index = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t answer_index = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	while (index < frame_payload_length) {
 8001fa6:	e1dd      	b.n	8002364 <process_mac_commands+0x3d8>
		switch (frame_payload[index++])
 8001fa8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	2b0c      	cmp	r3, #12
 8001fbe:	f200 81d1 	bhi.w	8002364 <process_mac_commands+0x3d8>
 8001fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc8 <process_mac_commands+0x3c>)
 8001fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc8:	08001ffd 	.word	0x08001ffd
 8001fcc:	08002017 	.word	0x08002017
 8001fd0:	08002035 	.word	0x08002035
 8001fd4:	08002053 	.word	0x08002053
 8001fd8:	0800206d 	.word	0x0800206d
 8001fdc:	0800211b 	.word	0x0800211b
 8001fe0:	08002189 	.word	0x08002189
 8001fe4:	080022bb 	.word	0x080022bb
 8001fe8:	0800231b 	.word	0x0800231b
 8001fec:	08002329 	.word	0x08002329
 8001ff0:	0800233b 	.word	0x0800233b
 8001ff4:	08002349 	.word	0x08002349
 8001ff8:	08002365 	.word	0x08002365
		{
			case 0x01: // ResetConf
			{
				if (index >= frame_payload_length) return false;
 8001ffc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	429a      	cmp	r2, r3
 8002004:	d801      	bhi.n	800200a <process_mac_commands+0x7e>
 8002006:	2300      	movs	r3, #0
 8002008:	e1b7      	b.n	800237a <process_mac_commands+0x3ee>

				index += 1;
 800200a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800200e:	3301      	adds	r3, #1
 8002010:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8002014:	e1a6      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x02: // LinkCheckReq
			{
				if ((index + 1) >= frame_payload_length) return false;
 8002016:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800201a:	3301      	adds	r3, #1
 800201c:	461a      	mov	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4293      	cmp	r3, r2
 8002022:	d801      	bhi.n	8002028 <process_mac_commands+0x9c>
 8002024:	2300      	movs	r3, #0
 8002026:	e1a8      	b.n	800237a <process_mac_commands+0x3ee>

				index += 2;
 8002028:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800202c:	3302      	adds	r3, #2
 800202e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8002032:	e197      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x03: // LinkADRReq
			{
				if ((index + 3) >= frame_payload_length) return false;
 8002034:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002038:	3303      	adds	r3, #3
 800203a:	461a      	mov	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4293      	cmp	r3, r2
 8002040:	d801      	bhi.n	8002046 <process_mac_commands+0xba>
 8002042:	2300      	movs	r3, #0
 8002044:	e199      	b.n	800237a <process_mac_commands+0x3ee>

				index += 4;
 8002046:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800204a:	3304      	adds	r3, #4
 800204c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8002050:	e188      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x04: // DutyCycleReq
			{
				if (index >= frame_payload_length) return false;
 8002052:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	429a      	cmp	r2, r3
 800205a:	d801      	bhi.n	8002060 <process_mac_commands+0xd4>
 800205c:	2300      	movs	r3, #0
 800205e:	e18c      	b.n	800237a <process_mac_commands+0x3ee>

				index += 1;
 8002060:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002064:	3301      	adds	r3, #1
 8002066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800206a:	e17b      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x05: // RXParamSetupReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 800206c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002070:	3304      	adds	r3, #4
 8002072:	461a      	mov	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4293      	cmp	r3, r2
 8002078:	d801      	bhi.n	800207e <process_mac_commands+0xf2>
 800207a:	2300      	movs	r3, #0
 800207c:	e17d      	b.n	800237a <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 800207e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002082:	2b30      	cmp	r3, #48	@ 0x30
 8002084:	d901      	bls.n	800208a <process_mac_commands+0xfe>
 8002086:	2300      	movs	r3, #0
 8002088:	e177      	b.n	800237a <process_mac_commands+0x3ee>

				uint8_t dl_settings = frame_payload[index++];
 800208a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800208e:	1c5a      	adds	r2, r3, #1
 8002090:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8002094:	461a      	mov	r2, r3
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	4413      	add	r3, r2
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	77bb      	strb	r3, [r7, #30]
				uint8_t frequency_lsb = frame_payload[index++];
 800209e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80020a8:	461a      	mov	r2, r3
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	4413      	add	r3, r2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	777b      	strb	r3, [r7, #29]
				uint8_t frequency_msb = frame_payload[index++];
 80020b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80020b6:	1c5a      	adds	r2, r3, #1
 80020b8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80020bc:	461a      	mov	r2, r3
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	4413      	add	r3, r2
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	773b      	strb	r3, [r7, #28]
				uint8_t frequency_hsb = frame_payload[index++];
 80020c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80020d0:	461a      	mov	r2, r3
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	4413      	add	r3, r2
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	76fb      	strb	r3, [r7, #27]
				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 80020da:	7f7a      	ldrb	r2, [r7, #29]
 80020dc:	7f3b      	ldrb	r3, [r7, #28]
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	431a      	orrs	r2, r3
 80020e2:	7efb      	ldrb	r3, [r7, #27]
 80020e4:	041b      	lsls	r3, r3, #16
 80020e6:	4313      	orrs	r3, r2
 80020e8:	2264      	movs	r2, #100	@ 0x64
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	617b      	str	r3, [r7, #20]

				answer_buffer[answer_index++] = 0x05;
 80020f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80020f4:	1c5a      	adds	r2, r3, #1
 80020f6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80020fa:	461a      	mov	r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4413      	add	r3, r2
 8002100:	2205      	movs	r2, #5
 8002102:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0b0000111;
 8002104:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800210e:	461a      	mov	r2, r3
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	4413      	add	r3, r2
 8002114:	2207      	movs	r2, #7
 8002116:	701a      	strb	r2, [r3, #0]
				break;
 8002118:	e124      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x06: // DevStatusReq
			{
				if ((answer_index + 3) >= 51) return false;
 800211a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800211e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002120:	d901      	bls.n	8002126 <process_mac_commands+0x19a>
 8002122:	2300      	movs	r3, #0
 8002124:	e129      	b.n	800237a <process_mac_commands+0x3ee>

				uint8_t margin = (uint8_t)(snr & 0x1f);
 8002126:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	f887 3020 	strb.w	r3, [r7, #32]
				uint8_t battery_level = handle->get_battery_level == NULL ? 0xff : handle->get_battery_level();
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <process_mac_commands+0x1b8>
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800213e:	4798      	blx	r3
 8002140:	4603      	mov	r3, r0
 8002142:	e000      	b.n	8002146 <process_mac_commands+0x1ba>
 8002144:	23ff      	movs	r3, #255	@ 0xff
 8002146:	77fb      	strb	r3, [r7, #31]

				answer_buffer[answer_index++] = 0x06;
 8002148:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002152:	461a      	mov	r2, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	4413      	add	r3, r2
 8002158:	2206      	movs	r2, #6
 800215a:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = battery_level;
 800215c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8002166:	461a      	mov	r2, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	4413      	add	r3, r2
 800216c:	7ffa      	ldrb	r2, [r7, #31]
 800216e:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = margin;
 8002170:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002174:	1c5a      	adds	r2, r3, #1
 8002176:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800217a:	461a      	mov	r2, r3
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	4413      	add	r3, r2
 8002180:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002184:	701a      	strb	r2, [r3, #0]
				break;
 8002186:	e0ed      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x07: // NewChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8002188:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800218c:	3304      	adds	r3, #4
 800218e:	461a      	mov	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4293      	cmp	r3, r2
 8002194:	d801      	bhi.n	800219a <process_mac_commands+0x20e>
 8002196:	2300      	movs	r3, #0
 8002198:	e0ef      	b.n	800237a <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 800219a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800219e:	2b30      	cmp	r3, #48	@ 0x30
 80021a0:	d901      	bls.n	80021a6 <process_mac_commands+0x21a>
 80021a2:	2300      	movs	r3, #0
 80021a4:	e0e9      	b.n	800237a <process_mac_commands+0x3ee>

				uint8_t channel_index = frame_payload[index++];
 80021a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80021b0:	461a      	mov	r2, r3
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	4413      	add	r3, r2
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
				uint8_t frequency_lsb = frame_payload[index++];
 80021bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021c0:	1c5a      	adds	r2, r3, #1
 80021c2:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80021c6:	461a      	mov	r2, r3
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	4413      	add	r3, r2
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
				uint8_t frequency_msb = frame_payload[index++];
 80021d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021d6:	1c5a      	adds	r2, r3, #1
 80021d8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	4413      	add	r3, r2
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				uint8_t frequency_hsb = frame_payload[index++];
 80021e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80021ec:	1c5a      	adds	r2, r3, #1
 80021ee:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80021f2:	461a      	mov	r2, r3
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	4413      	add	r3, r2
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
				uint8_t min_max_dr = frame_payload[index++];
 80021fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002202:	1c5a      	adds	r2, r3, #1
 8002204:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8002208:	461a      	mov	r2, r3
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	4413      	add	r3, r2
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 8002214:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002218:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800221c:	021b      	lsls	r3, r3, #8
 800221e:	431a      	orrs	r2, r3
 8002220:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002224:	041b      	lsls	r3, r3, #16
 8002226:	4313      	orrs	r3, r2
 8002228:	2264      	movs	r2, #100	@ 0x64
 800222a:	fb02 f303 	mul.w	r3, r2, r3
 800222e:	627b      	str	r3, [r7, #36]	@ 0x24
				uint8_t min_dr = min_max_dr & 0x0f;
 8002230:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002234:	f003 030f 	and.w	r3, r3, #15
 8002238:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				uint8_t max_dr = (min_max_dr >> 4) & 0x0f;
 800223c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002240:	091b      	lsrs	r3, r3, #4
 8002242:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

				if (channel_index >= 3) {
 8002246:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800224a:	2b02      	cmp	r3, #2
 800224c:	d906      	bls.n	800225c <process_mac_commands+0x2d0>
					config_set_channel(handle, channel_index, frequency);
 800224e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002254:	4619      	mov	r1, r3
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f7ff fbaa 	bl	80019b0 <config_set_channel>
				}

				bool dr_supports_125kHz_SF7 = min_dr <= 5 || max_dr >= 5;
 800225c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002260:	2b05      	cmp	r3, #5
 8002262:	d903      	bls.n	800226c <process_mac_commands+0x2e0>
 8002264:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002268:	2b04      	cmp	r3, #4
 800226a:	d901      	bls.n	8002270 <process_mac_commands+0x2e4>
 800226c:	2301      	movs	r3, #1
 800226e:	e000      	b.n	8002272 <process_mac_commands+0x2e6>
 8002270:	2300      	movs	r3, #0
 8002272:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002276:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

				answer_buffer[answer_index++] = 0x07;
 8002282:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002286:	1c5a      	adds	r2, r3, #1
 8002288:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800228c:	461a      	mov	r2, r3
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	4413      	add	r3, r2
 8002292:	2207      	movs	r2, #7
 8002294:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0x01 | (dr_supports_125kHz_SF7 << 1);
 8002296:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	b25b      	sxtb	r3, r3
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	b25a      	sxtb	r2, r3
 80022a4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80022a8:	1c59      	adds	r1, r3, #1
 80022aa:	f887 102e 	strb.w	r1, [r7, #46]	@ 0x2e
 80022ae:	4619      	mov	r1, r3
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	440b      	add	r3, r1
 80022b4:	b2d2      	uxtb	r2, r2
 80022b6:	701a      	strb	r2, [r3, #0]
				break;
 80022b8:	e054      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x08: // RXTimingSetupReq
			{
				if (index >= frame_payload_length) return false;
 80022ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d801      	bhi.n	80022c8 <process_mac_commands+0x33c>
 80022c4:	2300      	movs	r3, #0
 80022c6:	e058      	b.n	800237a <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 80022c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80022cc:	2b30      	cmp	r3, #48	@ 0x30
 80022ce:	d901      	bls.n	80022d4 <process_mac_commands+0x348>
 80022d0:	2300      	movs	r3, #0
 80022d2:	e052      	b.n	800237a <process_mac_commands+0x3ee>

				handle->config.rx1_delay = frame_payload[index++] & 0xf;
 80022d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 80022de:	461a      	mov	r2, r3
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	4413      	add	r3, r2
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	b2da      	uxtb	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				if (handle->config.rx1_delay == 0) {
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d103      	bne.n	8002304 <process_mac_commands+0x378>
					handle->config.rx1_delay = 1;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				}

				answer_buffer[answer_index++] = 0x08;
 8002304:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002308:	1c5a      	adds	r2, r3, #1
 800230a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800230e:	461a      	mov	r2, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4413      	add	r3, r2
 8002314:	2208      	movs	r2, #8
 8002316:	701a      	strb	r2, [r3, #0]
				break;
 8002318:	e024      	b.n	8002364 <process_mac_commands+0x3d8>
			}
			case 0x09: // TxParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 800231a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	429a      	cmp	r2, r3
 8002322:	d818      	bhi.n	8002356 <process_mac_commands+0x3ca>
 8002324:	2300      	movs	r3, #0
 8002326:	e028      	b.n	800237a <process_mac_commands+0x3ee>

				break;
			}
			case 0x0a: // DlChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8002328:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800232c:	3304      	adds	r3, #4
 800232e:	461a      	mov	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4293      	cmp	r3, r2
 8002334:	d811      	bhi.n	800235a <process_mac_commands+0x3ce>
 8002336:	2300      	movs	r3, #0
 8002338:	e01f      	b.n	800237a <process_mac_commands+0x3ee>

				break;
			}
			case 0x0b: // RekeyConf
			{
				if (index >= frame_payload_length) return false;
 800233a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	429a      	cmp	r2, r3
 8002342:	d80c      	bhi.n	800235e <process_mac_commands+0x3d2>
 8002344:	2300      	movs	r3, #0
 8002346:	e018      	b.n	800237a <process_mac_commands+0x3ee>

				break;
			}
			case 0x0c: // ADRParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8002348:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	429a      	cmp	r2, r3
 8002350:	d807      	bhi.n	8002362 <process_mac_commands+0x3d6>
 8002352:	2300      	movs	r3, #0
 8002354:	e011      	b.n	800237a <process_mac_commands+0x3ee>
				break;
 8002356:	bf00      	nop
 8002358:	e004      	b.n	8002364 <process_mac_commands+0x3d8>
				break;
 800235a:	bf00      	nop
 800235c:	e002      	b.n	8002364 <process_mac_commands+0x3d8>
				break;
 800235e:	bf00      	nop
 8002360:	e000      	b.n	8002364 <process_mac_commands+0x3d8>

				break;
 8002362:	bf00      	nop
	while (index < frame_payload_length) {
 8002364:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	429a      	cmp	r2, r3
 800236c:	f63f ae1c 	bhi.w	8001fa8 <process_mac_commands+0x1c>
				break;
			}
		}
	}

	*answer_buffer_length = answer_index;
 8002370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002372:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8002376:	701a      	strb	r2, [r3, #0]
	return true;
 8002378:	2301      	movs	r3, #1
}
 800237a:	4618      	mov	r0, r3
 800237c:	3730      	adds	r7, #48	@ 0x30
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop

08002384 <receive_at_scheduled_time>:

static bool receive_at_scheduled_time(rfm95_handle_t *handle, uint32_t scheduled_time)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
	// Sleep until 1ms before the scheduled time.
	handle->precision_sleep_until(scheduled_time - handle->precision_tick_frequency / 1000);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002396:	492b      	ldr	r1, [pc, #172]	@ (8002444 <receive_at_scheduled_time+0xc0>)
 8002398:	fba1 1202 	umull	r1, r2, r1, r2
 800239c:	0992      	lsrs	r2, r2, #6
 800239e:	6839      	ldr	r1, [r7, #0]
 80023a0:	1a8a      	subs	r2, r1, r2
 80023a2:	4610      	mov	r0, r2
 80023a4:	4798      	blx	r3

	// Clear flags and previous interrupt time, configure mapping for RX done.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 80023a6:	2200      	movs	r2, #0
 80023a8:	2140      	movs	r1, #64	@ 0x40
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff facf 	bl	800194e <write_register>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f083 0301 	eor.w	r3, r3, #1
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <receive_at_scheduled_time+0x3c>
 80023bc:	2300      	movs	r3, #0
 80023be:	e03c      	b.n	800243a <receive_at_scheduled_time+0xb6>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80023c0:	22ff      	movs	r2, #255	@ 0xff
 80023c2:	2112      	movs	r1, #18
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff fac2 	bl	800194e <write_register>
 80023ca:	4603      	mov	r3, r0
 80023cc:	f083 0301 	eor.w	r3, r3, #1
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <receive_at_scheduled_time+0x56>
 80023d6:	2300      	movs	r3, #0
 80023d8:	e02f      	b.n	800243a <receive_at_scheduled_time+0xb6>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 80023f2:	2281      	movs	r2, #129	@ 0x81
 80023f4:	2101      	movs	r1, #1
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff faa9 	bl	800194e <write_register>
 80023fc:	4603      	mov	r3, r0
 80023fe:	f083 0301 	eor.w	r3, r3, #1
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <receive_at_scheduled_time+0x88>
 8002408:	2300      	movs	r3, #0
 800240a:	e016      	b.n	800243a <receive_at_scheduled_time+0xb6>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 800240c:	220a      	movs	r2, #10
 800240e:	2102      	movs	r1, #2
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff fbd3 	bl	8001bbc <wait_for_irq>

	// Now sleep until the real scheduled time.
	handle->precision_sleep_until(scheduled_time);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800241a:	6838      	ldr	r0, [r7, #0]
 800241c:	4798      	blx	r3

	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_RX_SINGLE)) return false;
 800241e:	2286      	movs	r2, #134	@ 0x86
 8002420:	2101      	movs	r1, #1
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff fa93 	bl	800194e <write_register>
 8002428:	4603      	mov	r3, r0
 800242a:	f083 0301 	eor.w	r3, r3, #1
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <receive_at_scheduled_time+0xb4>
 8002434:	2300      	movs	r3, #0
 8002436:	e000      	b.n	800243a <receive_at_scheduled_time+0xb6>

	return true;
 8002438:	2301      	movs	r3, #1
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	10624dd3 	.word	0x10624dd3

08002448 <calculate_rx_timings>:

static void calculate_rx_timings(rfm95_handle_t *handle, uint32_t bw, uint8_t sf, uint32_t tx_ticks,
                                 uint32_t *rx_target, uint32_t *rx_window_symbols)
{
 8002448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800244c:	b08a      	sub	sp, #40	@ 0x28
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	603b      	str	r3, [r7, #0]
 8002456:	4613      	mov	r3, r2
 8002458:	71fb      	strb	r3, [r7, #7]
	volatile int32_t symbol_rate_ns = (int32_t)(((2 << (sf - 1)) * 1000000) / bw);
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	3b01      	subs	r3, #1
 800245e:	2202      	movs	r2, #2
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	4a29      	ldr	r2, [pc, #164]	@ (800250c <calculate_rx_timings+0xc4>)
 8002466:	fb02 f303 	mul.w	r3, r2, r3
 800246a:	461a      	mov	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002472:	627b      	str	r3, [r7, #36]	@ 0x24

	volatile int32_t rx_timing_error_ns = (int32_t)(handle->precision_tick_drift_ns_per_s * handle->config.rx1_delay);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 800247e:	fb02 f303 	mul.w	r3, r2, r3
 8002482:	623b      	str	r3, [r7, #32]
	volatile int32_t rx_window_ns = 2 * symbol_rate_ns + 2 * rx_timing_error_ns;
 8002484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002486:	6a3b      	ldr	r3, [r7, #32]
 8002488:	4413      	add	r3, r2
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	61fb      	str	r3, [r7, #28]
	volatile int32_t rx_offset_ns = 4 * symbol_rate_ns - (rx_timing_error_ns / 2);
 800248e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002490:	009a      	lsls	r2, r3, #2
 8002492:	6a3b      	ldr	r3, [r7, #32]
 8002494:	0fd9      	lsrs	r1, r3, #31
 8002496:	440b      	add	r3, r1
 8002498:	105b      	asrs	r3, r3, #1
 800249a:	425b      	negs	r3, r3
 800249c:	4413      	add	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
	volatile int32_t rx_offset_ticks = (int32_t)(((int64_t)rx_offset_ns * (int64_t)handle->precision_tick_frequency) / 1000000);
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	17da      	asrs	r2, r3, #31
 80024a4:	469a      	mov	sl, r3
 80024a6:	4693      	mov	fp, r2
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ac:	2200      	movs	r2, #0
 80024ae:	4698      	mov	r8, r3
 80024b0:	4691      	mov	r9, r2
 80024b2:	fb08 f20b 	mul.w	r2, r8, fp
 80024b6:	fb0a f309 	mul.w	r3, sl, r9
 80024ba:	4413      	add	r3, r2
 80024bc:	fbaa 4508 	umull	r4, r5, sl, r8
 80024c0:	442b      	add	r3, r5
 80024c2:	461d      	mov	r5, r3
 80024c4:	4a11      	ldr	r2, [pc, #68]	@ (800250c <calculate_rx_timings+0xc4>)
 80024c6:	f04f 0300 	mov.w	r3, #0
 80024ca:	4620      	mov	r0, r4
 80024cc:	4629      	mov	r1, r5
 80024ce:	f7fd fecf 	bl	8000270 <__aeabi_ldivmod>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4613      	mov	r3, r2
 80024d8:	617b      	str	r3, [r7, #20]
	*rx_target = tx_ticks + handle->precision_tick_frequency * handle->config.rx1_delay + rx_offset_ticks;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024de:	68fa      	ldr	r2, [r7, #12]
 80024e0:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 80024e4:	fb03 f202 	mul.w	r2, r3, r2
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	4413      	add	r3, r2
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	441a      	add	r2, r3
 80024f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024f2:	601a      	str	r2, [r3, #0]
	*rx_window_symbols = rx_window_ns / symbol_rate_ns;
 80024f4:	69fa      	ldr	r2, [r7, #28]
 80024f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f8:	fb92 f3f3 	sdiv	r3, r2, r3
 80024fc:	461a      	mov	r2, r3
 80024fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002500:	601a      	str	r2, [r3, #0]
}
 8002502:	bf00      	nop
 8002504:	3728      	adds	r7, #40	@ 0x28
 8002506:	46bd      	mov	sp, r7
 8002508:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800250c:	000f4240 	.word	0x000f4240

08002510 <receive_package>:

static bool receive_package(rfm95_handle_t *handle, uint32_t tx_ticks, uint8_t *payload_buf, size_t *payload_len,
                            int8_t *snr)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b08c      	sub	sp, #48	@ 0x30
 8002514:	af02      	add	r7, sp, #8
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
 800251c:	603b      	str	r3, [r7, #0]
	*payload_len = 0;
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]

	uint32_t rx1_target, rx1_window_symbols;
	calculate_rx_timings(handle, 125000, 7, tx_ticks, &rx1_target, &rx1_window_symbols);
 8002524:	f107 0320 	add.w	r3, r7, #32
 8002528:	9301      	str	r3, [sp, #4]
 800252a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	2207      	movs	r2, #7
 8002534:	49ab      	ldr	r1, [pc, #684]	@ (80027e4 <receive_package+0x2d4>)
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f7ff ff86 	bl	8002448 <calculate_rx_timings>

	assert(rx1_window_symbols <= 0x3ff);
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002542:	d306      	bcc.n	8002552 <receive_package+0x42>
 8002544:	4ba8      	ldr	r3, [pc, #672]	@ (80027e8 <receive_package+0x2d8>)
 8002546:	4aa9      	ldr	r2, [pc, #676]	@ (80027ec <receive_package+0x2dc>)
 8002548:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 800254c:	48a8      	ldr	r0, [pc, #672]	@ (80027f0 <receive_package+0x2e0>)
 800254e:	f003 fd3b 	bl	8005fc8 <__assert_func>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8002552:	2272      	movs	r2, #114	@ 0x72
 8002554:	211d      	movs	r1, #29
 8002556:	68f8      	ldr	r0, [r7, #12]
 8002558:	f7ff f9f9 	bl	800194e <write_register>
 800255c:	4603      	mov	r3, r0
 800255e:	f083 0301 	eor.w	r3, r3, #1
 8002562:	b2db      	uxtb	r3, r3
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <receive_package+0x5c>
 8002568:	2300      	movs	r3, #0
 800256a:	e136      	b.n	80027da <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx1_window_symbols >> 8) & 0x3))) return false;
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	0a1b      	lsrs	r3, r3, #8
 8002570:	b2db      	uxtb	r3, r3
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	b2db      	uxtb	r3, r3
 8002578:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 800257c:	b2db      	uxtb	r3, r3
 800257e:	461a      	mov	r2, r3
 8002580:	211e      	movs	r1, #30
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f7ff f9e3 	bl	800194e <write_register>
 8002588:	4603      	mov	r3, r0
 800258a:	f083 0301 	eor.w	r3, r3, #1
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <receive_package+0x88>
 8002594:	2300      	movs	r3, #0
 8002596:	e120      	b.n	80027da <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8002598:	2204      	movs	r2, #4
 800259a:	2126      	movs	r1, #38	@ 0x26
 800259c:	68f8      	ldr	r0, [r7, #12]
 800259e:	f7ff f9d6 	bl	800194e <write_register>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f083 0301 	eor.w	r3, r3, #1
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <receive_package+0xa2>
 80025ae:	2300      	movs	r3, #0
 80025b0:	e113      	b.n	80027da <receive_package+0x2ca>

	// Set maximum symbol timeout.
	if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx1_window_symbols)) return false;
 80025b2:	6a3b      	ldr	r3, [r7, #32]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	461a      	mov	r2, r3
 80025b8:	211f      	movs	r1, #31
 80025ba:	68f8      	ldr	r0, [r7, #12]
 80025bc:	f7ff f9c7 	bl	800194e <write_register>
 80025c0:	4603      	mov	r3, r0
 80025c2:	f083 0301 	eor.w	r3, r3, #1
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <receive_package+0xc0>
 80025cc:	2300      	movs	r3, #0
 80025ce:	e104      	b.n	80027da <receive_package+0x2ca>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_RX)) return false;
 80025d0:	2267      	movs	r2, #103	@ 0x67
 80025d2:	2133      	movs	r1, #51	@ 0x33
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7ff f9ba 	bl	800194e <write_register>
 80025da:	4603      	mov	r3, r0
 80025dc:	f083 0301 	eor.w	r3, r3, #1
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <receive_package+0xda>
 80025e6:	2300      	movs	r3, #0
 80025e8:	e0f7      	b.n	80027da <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_RX)) return false;
 80025ea:	2219      	movs	r2, #25
 80025ec:	213b      	movs	r1, #59	@ 0x3b
 80025ee:	68f8      	ldr	r0, [r7, #12]
 80025f0:	f7ff f9ad 	bl	800194e <write_register>
 80025f4:	4603      	mov	r3, r0
 80025f6:	f083 0301 	eor.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <receive_package+0xf4>
 8002600:	2300      	movs	r3, #0
 8002602:	e0ea      	b.n	80027da <receive_package+0x2ca>

	receive_at_scheduled_time(handle, rx1_target);
 8002604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002606:	4619      	mov	r1, r3
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f7ff febb 	bl	8002384 <receive_at_scheduled_time>

	// If there was nothing received during RX1, try RX2.
	if (!wait_for_rx_irqs(handle)) {
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f7ff fb04 	bl	8001c1c <wait_for_rx_irqs>
 8002614:	4603      	mov	r3, r0
 8002616:	f083 0301 	eor.w	r3, r3, #1
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b00      	cmp	r3, #0
 800261e:	d07a      	beq.n	8002716 <receive_package+0x206>

		// Return modem to sleep.
		if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8002620:	2280      	movs	r2, #128	@ 0x80
 8002622:	2101      	movs	r1, #1
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f7ff f992 	bl	800194e <write_register>
 800262a:	4603      	mov	r3, r0
 800262c:	f083 0301 	eor.w	r3, r3, #1
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <receive_package+0x12a>
 8002636:	2300      	movs	r3, #0
 8002638:	e0cf      	b.n	80027da <receive_package+0x2ca>

		if (handle->receive_mode == RFM95_RECEIVE_MODE_RX12) {
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002640:	2b02      	cmp	r3, #2
 8002642:	d166      	bne.n	8002712 <receive_package+0x202>

			uint32_t rx2_target, rx2_window_symbols;
			calculate_rx_timings(handle, 125000, 12, tx_ticks, &rx2_target, &rx2_window_symbols);
 8002644:	f107 0314 	add.w	r3, r7, #20
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	f107 0318 	add.w	r3, r7, #24
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	220c      	movs	r2, #12
 8002654:	4963      	ldr	r1, [pc, #396]	@ (80027e4 <receive_package+0x2d4>)
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f7ff fef6 	bl	8002448 <calculate_rx_timings>

			// Configure 869.525 MHz
			if (!configure_frequency(handle, 869525000)) return false;
 800265c:	4965      	ldr	r1, [pc, #404]	@ (80027f4 <receive_package+0x2e4>)
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f7ff fa26 	bl	8001ab0 <configure_frequency>
 8002664:	4603      	mov	r3, r0
 8002666:	f083 0301 	eor.w	r3, r3, #1
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <receive_package+0x164>
 8002670:	2300      	movs	r3, #0
 8002672:	e0b2      	b.n	80027da <receive_package+0x2ca>

			// Configure modem SF12
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0xc2)) return false;
 8002674:	22c2      	movs	r2, #194	@ 0xc2
 8002676:	211d      	movs	r1, #29
 8002678:	68f8      	ldr	r0, [r7, #12]
 800267a:	f7ff f968 	bl	800194e <write_register>
 800267e:	4603      	mov	r3, r0
 8002680:	f083 0301 	eor.w	r3, r3, #1
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <receive_package+0x17e>
 800268a:	2300      	movs	r3, #0
 800268c:	e0a5      	b.n	80027da <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx2_window_symbols >> 8) & 0x3))) return false;
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	0a1b      	lsrs	r3, r3, #8
 8002692:	b2db      	uxtb	r3, r3
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	461a      	mov	r2, r3
 80026a2:	211e      	movs	r1, #30
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f7ff f952 	bl	800194e <write_register>
 80026aa:	4603      	mov	r3, r0
 80026ac:	f083 0301 	eor.w	r3, r3, #1
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <receive_package+0x1aa>
 80026b6:	2300      	movs	r3, #0
 80026b8:	e08f      	b.n	80027da <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 80026ba:	2204      	movs	r2, #4
 80026bc:	2126      	movs	r1, #38	@ 0x26
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f7ff f945 	bl	800194e <write_register>
 80026c4:	4603      	mov	r3, r0
 80026c6:	f083 0301 	eor.w	r3, r3, #1
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <receive_package+0x1c4>
 80026d0:	2300      	movs	r3, #0
 80026d2:	e082      	b.n	80027da <receive_package+0x2ca>

			// Set maximum symbol timeout.
			if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx2_window_symbols)) return false;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	461a      	mov	r2, r3
 80026da:	211f      	movs	r1, #31
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f7ff f936 	bl	800194e <write_register>
 80026e2:	4603      	mov	r3, r0
 80026e4:	f083 0301 	eor.w	r3, r3, #1
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <receive_package+0x1e2>
 80026ee:	2300      	movs	r3, #0
 80026f0:	e073      	b.n	80027da <receive_package+0x2ca>

			receive_at_scheduled_time(handle, rx2_target);
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	4619      	mov	r1, r3
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f7ff fe44 	bl	8002384 <receive_at_scheduled_time>

			if (!wait_for_rx_irqs(handle)) {
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f7ff fa8d 	bl	8001c1c <wait_for_rx_irqs>
 8002702:	4603      	mov	r3, r0
 8002704:	f083 0301 	eor.w	r3, r3, #1
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <receive_package+0x202>
				// No payload during in RX1 and RX2
				return true;
 800270e:	2301      	movs	r3, #1
 8002710:	e063      	b.n	80027da <receive_package+0x2ca>
			}
		}

		return true;
 8002712:	2301      	movs	r3, #1
 8002714:	e061      	b.n	80027da <receive_package+0x2ca>
	}

	uint8_t irq_flags;
	read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 8002716:	f107 021f 	add.w	r2, r7, #31
 800271a:	2301      	movs	r3, #1
 800271c:	2112      	movs	r1, #18
 800271e:	68f8      	ldr	r0, [r7, #12]
 8002720:	f7ff f8dc 	bl	80018dc <read_register>

	// Check if there was a CRC error.
	if (irq_flags & 0x20) {
 8002724:	7ffb      	ldrb	r3, [r7, #31]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <receive_package+0x222>
		return true;
 800272e:	2301      	movs	r3, #1
 8002730:	e053      	b.n	80027da <receive_package+0x2ca>
	}

	int8_t packet_snr;
	if (!read_register(handle, RFM95_REGISTER_PACKET_SNR, (uint8_t *)&packet_snr, 1)) return false;
 8002732:	f107 021e 	add.w	r2, r7, #30
 8002736:	2301      	movs	r3, #1
 8002738:	2119      	movs	r1, #25
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f7ff f8ce 	bl	80018dc <read_register>
 8002740:	4603      	mov	r3, r0
 8002742:	f083 0301 	eor.w	r3, r3, #1
 8002746:	b2db      	uxtb	r3, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <receive_package+0x240>
 800274c:	2300      	movs	r3, #0
 800274e:	e044      	b.n	80027da <receive_package+0x2ca>
	*snr = (int8_t)(packet_snr / 4);
 8002750:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002754:	2b00      	cmp	r3, #0
 8002756:	da00      	bge.n	800275a <receive_package+0x24a>
 8002758:	3303      	adds	r3, #3
 800275a:	109b      	asrs	r3, r3, #2
 800275c:	b25a      	sxtb	r2, r3
 800275e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002760:	701a      	strb	r2, [r3, #0]

	// Read received payload length.
	uint8_t payload_len_internal;
	if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &payload_len_internal, 1)) return false;
 8002762:	f107 021d 	add.w	r2, r7, #29
 8002766:	2301      	movs	r3, #1
 8002768:	2113      	movs	r1, #19
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f7ff f8b6 	bl	80018dc <read_register>
 8002770:	4603      	mov	r3, r0
 8002772:	f083 0301 	eor.w	r3, r3, #1
 8002776:	b2db      	uxtb	r3, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <receive_package+0x270>
 800277c:	2300      	movs	r3, #0
 800277e:	e02c      	b.n	80027da <receive_package+0x2ca>

	// Read received payload itself.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0)) return false;
 8002780:	2200      	movs	r2, #0
 8002782:	210d      	movs	r1, #13
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f7ff f8e2 	bl	800194e <write_register>
 800278a:	4603      	mov	r3, r0
 800278c:	f083 0301 	eor.w	r3, r3, #1
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <receive_package+0x28a>
 8002796:	2300      	movs	r3, #0
 8002798:	e01f      	b.n	80027da <receive_package+0x2ca>
	if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf, payload_len_internal)) return false;
 800279a:	7f7b      	ldrb	r3, [r7, #29]
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	2100      	movs	r1, #0
 80027a0:	68f8      	ldr	r0, [r7, #12]
 80027a2:	f7ff f89b 	bl	80018dc <read_register>
 80027a6:	4603      	mov	r3, r0
 80027a8:	f083 0301 	eor.w	r3, r3, #1
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <receive_package+0x2a6>
 80027b2:	2300      	movs	r3, #0
 80027b4:	e011      	b.n	80027da <receive_package+0x2ca>

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80027b6:	2280      	movs	r2, #128	@ 0x80
 80027b8:	2101      	movs	r1, #1
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f7ff f8c7 	bl	800194e <write_register>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f083 0301 	eor.w	r3, r3, #1
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <receive_package+0x2c0>
 80027cc:	2300      	movs	r3, #0
 80027ce:	e004      	b.n	80027da <receive_package+0x2ca>

	// Successful payload receive, set payload length to tell caller.
	*payload_len = payload_len_internal;
 80027d0:	7f7b      	ldrb	r3, [r7, #29]
 80027d2:	461a      	mov	r2, r3
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	601a      	str	r2, [r3, #0]
	return true;
 80027d8:	2301      	movs	r3, #1
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3728      	adds	r7, #40	@ 0x28
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	0001e848 	.word	0x0001e848
 80027e8:	08007220 	.word	0x08007220
 80027ec:	080072ec 	.word	0x080072ec
 80027f0:	0800707c 	.word	0x0800707c
 80027f4:	33d3e608 	.word	0x33d3e608

080027f8 <send_package>:

static bool send_package(rfm95_handle_t *handle, uint8_t *payload_buf, size_t payload_len, uint8_t channel,
                         uint32_t *tx_ticks)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
 8002804:	70fb      	strb	r3, [r7, #3]
	// Configure channel for transmission.
	if (!configure_channel(handle, channel)) return false;
 8002806:	78fb      	ldrb	r3, [r7, #3]
 8002808:	4619      	mov	r1, r3
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f7ff f9ac 	bl	8001b68 <configure_channel>
 8002810:	4603      	mov	r3, r0
 8002812:	f083 0301 	eor.w	r3, r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <send_package+0x28>
 800281c:	2300      	movs	r3, #0
 800281e:	e0d8      	b.n	80029d2 <send_package+0x1da>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 8002820:	2272      	movs	r2, #114	@ 0x72
 8002822:	211d      	movs	r1, #29
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f7ff f892 	bl	800194e <write_register>
 800282a:	4603      	mov	r3, r0
 800282c:	f083 0301 	eor.w	r3, r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <send_package+0x42>
 8002836:	2300      	movs	r3, #0
 8002838:	e0cb      	b.n	80029d2 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74)) return false;
 800283a:	2274      	movs	r2, #116	@ 0x74
 800283c:	211e      	movs	r1, #30
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f7ff f885 	bl	800194e <write_register>
 8002844:	4603      	mov	r3, r0
 8002846:	f083 0301 	eor.w	r3, r3, #1
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <send_package+0x5c>
 8002850:	2300      	movs	r3, #0
 8002852:	e0be      	b.n	80029d2 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8002854:	2204      	movs	r2, #4
 8002856:	2126      	movs	r1, #38	@ 0x26
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f7ff f878 	bl	800194e <write_register>
 800285e:	4603      	mov	r3, r0
 8002860:	f083 0301 	eor.w	r3, r3, #1
 8002864:	b2db      	uxtb	r3, r3
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <send_package+0x76>
 800286a:	2300      	movs	r3, #0
 800286c:	e0b1      	b.n	80029d2 <send_package+0x1da>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_TX)) return false;
 800286e:	2227      	movs	r2, #39	@ 0x27
 8002870:	2133      	movs	r1, #51	@ 0x33
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f7ff f86b 	bl	800194e <write_register>
 8002878:	4603      	mov	r3, r0
 800287a:	f083 0301 	eor.w	r3, r3, #1
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <send_package+0x90>
 8002884:	2300      	movs	r3, #0
 8002886:	e0a4      	b.n	80029d2 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_TX)) return false;
 8002888:	221d      	movs	r2, #29
 800288a:	213b      	movs	r1, #59	@ 0x3b
 800288c:	68f8      	ldr	r0, [r7, #12]
 800288e:	f7ff f85e 	bl	800194e <write_register>
 8002892:	4603      	mov	r3, r0
 8002894:	f083 0301 	eor.w	r3, r3, #1
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <send_package+0xaa>
 800289e:	2300      	movs	r3, #0
 80028a0:	e097      	b.n	80029d2 <send_package+0x1da>

	// Set the payload length.
	if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, payload_len)) return false;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	461a      	mov	r2, r3
 80028a8:	2122      	movs	r1, #34	@ 0x22
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f7ff f84f 	bl	800194e <write_register>
 80028b0:	4603      	mov	r3, r0
 80028b2:	f083 0301 	eor.w	r3, r3, #1
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <send_package+0xc8>
 80028bc:	2300      	movs	r3, #0
 80028be:	e088      	b.n	80029d2 <send_package+0x1da>

	// Enable tx-done interrupt, clear flags and previous interrupt time.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 80028c0:	2240      	movs	r2, #64	@ 0x40
 80028c2:	2140      	movs	r1, #64	@ 0x40
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f7ff f842 	bl	800194e <write_register>
 80028ca:	4603      	mov	r3, r0
 80028cc:	f083 0301 	eor.w	r3, r3, #1
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <send_package+0xe2>
 80028d6:	2300      	movs	r3, #0
 80028d8:	e07b      	b.n	80029d2 <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80028da:	22ff      	movs	r2, #255	@ 0xff
 80028dc:	2112      	movs	r1, #18
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f7ff f835 	bl	800194e <write_register>
 80028e4:	4603      	mov	r3, r0
 80028e6:	f083 0301 	eor.w	r3, r3, #1
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <send_package+0xfc>
 80028f0:	2300      	movs	r3, #0
 80028f2:	e06e      	b.n	80029d2 <send_package+0x1da>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8002904:	2281      	movs	r2, #129	@ 0x81
 8002906:	2101      	movs	r1, #1
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f7ff f820 	bl	800194e <write_register>
 800290e:	4603      	mov	r3, r0
 8002910:	f083 0301 	eor.w	r3, r3, #1
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <send_package+0x126>
 800291a:	2300      	movs	r3, #0
 800291c:	e059      	b.n	80029d2 <send_package+0x1da>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 800291e:	220a      	movs	r2, #10
 8002920:	2102      	movs	r1, #2
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f7ff f94a 	bl	8001bbc <wait_for_irq>

	// Set pointer to start of TX section in FIFO.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0x80)) return false;
 8002928:	2280      	movs	r2, #128	@ 0x80
 800292a:	210d      	movs	r1, #13
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7ff f80e 	bl	800194e <write_register>
 8002932:	4603      	mov	r3, r0
 8002934:	f083 0301 	eor.w	r3, r3, #1
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <send_package+0x14a>
 800293e:	2300      	movs	r3, #0
 8002940:	e047      	b.n	80029d2 <send_package+0x1da>

	// Write payload to FIFO.
	for (size_t i = 0; i < payload_len; i++) {
 8002942:	2300      	movs	r3, #0
 8002944:	617b      	str	r3, [r7, #20]
 8002946:	e00b      	b.n	8002960 <send_package+0x168>
		write_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf[i]);
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	4413      	add	r3, r2
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	2100      	movs	r1, #0
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f7fe fffa 	bl	800194e <write_register>
	for (size_t i = 0; i < payload_len; i++) {
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	3301      	adds	r3, #1
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	429a      	cmp	r2, r3
 8002966:	d3ef      	bcc.n	8002948 <send_package+0x150>
	}

	// Set modem to tx mode.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_TX)) return false;
 8002968:	2283      	movs	r2, #131	@ 0x83
 800296a:	2101      	movs	r1, #1
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f7fe ffee 	bl	800194e <write_register>
 8002972:	4603      	mov	r3, r0
 8002974:	f083 0301 	eor.w	r3, r3, #1
 8002978:	b2db      	uxtb	r3, r3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <send_package+0x18a>
 800297e:	2300      	movs	r3, #0
 8002980:	e027      	b.n	80029d2 <send_package+0x1da>

	// Wait for the transfer complete interrupt.
	if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 8002982:	2264      	movs	r2, #100	@ 0x64
 8002984:	2100      	movs	r1, #0
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f7ff f918 	bl	8001bbc <wait_for_irq>
 800298c:	4603      	mov	r3, r0
 800298e:	f083 0301 	eor.w	r3, r3, #1
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <send_package+0x1a4>
 8002998:	2300      	movs	r3, #0
 800299a:	e01a      	b.n	80029d2 <send_package+0x1da>

	// Set real tx time in ticks.
	*tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80029a2:	6a3b      	ldr	r3, [r7, #32]
 80029a4:	601a      	str	r2, [r3, #0]

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80029a6:	2280      	movs	r2, #128	@ 0x80
 80029a8:	2101      	movs	r1, #1
 80029aa:	68f8      	ldr	r0, [r7, #12]
 80029ac:	f7fe ffcf 	bl	800194e <write_register>
 80029b0:	4603      	mov	r3, r0
 80029b2:	f083 0301 	eor.w	r3, r3, #1
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <send_package+0x1c8>
 80029bc:	2300      	movs	r3, #0
 80029be:	e008      	b.n	80029d2 <send_package+0x1da>

	// Increment tx frame counter.
	handle->config.tx_frame_count++;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80029c6:	3301      	adds	r3, #1
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

	return true;
 80029d0:	2301      	movs	r3, #1
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
	...

080029dc <encode_phy_payload>:

static size_t encode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t port)
{
 80029dc:	b590      	push	{r4, r7, lr}
 80029de:	b08d      	sub	sp, #52	@ 0x34
 80029e0:	af04      	add	r7, sp, #16
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
 80029e8:	603b      	str	r3, [r7, #0]
	size_t payload_len = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]

	// 64 bytes is maximum size of FIFO
	assert(frame_payload_length + 4 + 9 <= 64);
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	330d      	adds	r3, #13
 80029f2:	2b40      	cmp	r3, #64	@ 0x40
 80029f4:	d906      	bls.n	8002a04 <encode_phy_payload+0x28>
 80029f6:	4b51      	ldr	r3, [pc, #324]	@ (8002b3c <encode_phy_payload+0x160>)
 80029f8:	4a51      	ldr	r2, [pc, #324]	@ (8002b40 <encode_phy_payload+0x164>)
 80029fa:	f240 214f 	movw	r1, #591	@ 0x24f
 80029fe:	4851      	ldr	r0, [pc, #324]	@ (8002b44 <encode_phy_payload+0x168>)
 8002a00:	f003 fae2 	bl	8005fc8 <__assert_func>

	payload_buf[0] = 0x40; // MAC Header
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2240      	movs	r2, #64	@ 0x40
 8002a08:	701a      	strb	r2, [r3, #0]
	payload_buf[1] = handle->device_address[3];
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	7d52      	ldrb	r2, [r2, #21]
 8002a12:	701a      	strb	r2, [r3, #0]
	payload_buf[2] = handle->device_address[2];
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	3302      	adds	r3, #2
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	7d12      	ldrb	r2, [r2, #20]
 8002a1c:	701a      	strb	r2, [r3, #0]
	payload_buf[3] = handle->device_address[1];
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	3303      	adds	r3, #3
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	7cd2      	ldrb	r2, [r2, #19]
 8002a26:	701a      	strb	r2, [r3, #0]
	payload_buf[4] = handle->device_address[0];
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	7c92      	ldrb	r2, [r2, #18]
 8002a30:	701a      	strb	r2, [r3, #0]
	payload_buf[5] = 0x00; // Frame Control
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	3305      	adds	r3, #5
 8002a36:	2200      	movs	r2, #0
 8002a38:	701a      	strb	r2, [r3, #0]
	payload_buf[6] = (handle->config.tx_frame_count & 0x00ffu);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	3306      	adds	r3, #6
 8002a44:	b2d2      	uxtb	r2, r2
 8002a46:	701a      	strb	r2, [r3, #0]
	payload_buf[7] = ((uint16_t)(handle->config.tx_frame_count >> 8u) & 0x00ffu);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002a4e:	0a1b      	lsrs	r3, r3, #8
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	3307      	adds	r3, #7
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	701a      	strb	r2, [r3, #0]
	payload_buf[8] = port; // Frame Port
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	3308      	adds	r3, #8
 8002a5e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002a62:	701a      	strb	r2, [r3, #0]
	payload_len += 9;
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	3309      	adds	r3, #9
 8002a68:	61bb      	str	r3, [r7, #24]

	// Encrypt payload in place in payload_buf.
	memcpy(payload_buf + payload_len, frame_payload, frame_payload_length);
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	4413      	add	r3, r2
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f003 fd5a 	bl	800652e <memcpy>
	if (port == 0) {
 8002a7a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d113      	bne.n	8002aaa <encode_phy_payload+0xce>
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	18d0      	adds	r0, r2, r3
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	b2d9      	uxtb	r1, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002a92:	461c      	mov	r4, r3
		                0, handle->network_session_key, handle->device_address);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	3316      	adds	r3, #22
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8002a9c:	9201      	str	r2, [sp, #4]
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	4622      	mov	r2, r4
 8002aa4:	f7fe fc39 	bl	800131a <Encrypt_Payload>
 8002aa8:	e012      	b.n	8002ad0 <encode_phy_payload+0xf4>
	} else {
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	18d0      	adds	r0, r2, r3
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	b2d9      	uxtb	r1, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002aba:	461c      	mov	r4, r3
		                0, handle->application_session_key, handle->device_address);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	3326      	adds	r3, #38	@ 0x26
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8002ac4:	9201      	str	r2, [sp, #4]
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2300      	movs	r3, #0
 8002aca:	4622      	mov	r2, r4
 8002acc:	f7fe fc25 	bl	800131a <Encrypt_Payload>
	}
	payload_len += frame_payload_length;
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]

	// Calculate MIC and copy to last 4 bytes of the payload_buf.
	uint8_t mic[4];
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	b2d8      	uxtb	r0, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002ae2:	461c      	mov	r4, r3
	              handle->network_session_key, handle->device_address);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3316      	adds	r3, #22
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 8002aec:	f107 0114 	add.w	r1, r7, #20
 8002af0:	9202      	str	r2, [sp, #8]
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	2300      	movs	r3, #0
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	4623      	mov	r3, r4
 8002afa:	4602      	mov	r2, r0
 8002afc:	68b8      	ldr	r0, [r7, #8]
 8002afe:	f7fe fcc1 	bl	8001484 <Calculate_MIC>
	for (uint8_t i = 0; i < 4; i++) {
 8002b02:	2300      	movs	r3, #0
 8002b04:	77fb      	strb	r3, [r7, #31]
 8002b06:	e00d      	b.n	8002b24 <encode_phy_payload+0x148>
		payload_buf[payload_len + i] = mic[i];
 8002b08:	7ffa      	ldrb	r2, [r7, #31]
 8002b0a:	7ff9      	ldrb	r1, [r7, #31]
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	440b      	add	r3, r1
 8002b10:	68b9      	ldr	r1, [r7, #8]
 8002b12:	440b      	add	r3, r1
 8002b14:	3220      	adds	r2, #32
 8002b16:	443a      	add	r2, r7
 8002b18:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8002b1c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 8002b1e:	7ffb      	ldrb	r3, [r7, #31]
 8002b20:	3301      	adds	r3, #1
 8002b22:	77fb      	strb	r3, [r7, #31]
 8002b24:	7ffb      	ldrb	r3, [r7, #31]
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	d9ee      	bls.n	8002b08 <encode_phy_payload+0x12c>
	}
	payload_len += 4;
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	3304      	adds	r3, #4
 8002b2e:	61bb      	str	r3, [r7, #24]

	return payload_len;
 8002b30:	69bb      	ldr	r3, [r7, #24]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3724      	adds	r7, #36	@ 0x24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd90      	pop	{r4, r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	0800723c 	.word	0x0800723c
 8002b40:	080072fc 	.word	0x080072fc
 8002b44:	0800707c 	.word	0x0800707c

08002b48 <decode_phy_payload>:

static bool decode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], uint8_t payload_length,
                               uint8_t **decoded_frame_payload_ptr, uint8_t *decoded_frame_payload_length, uint8_t *frame_port)
{
 8002b48:	b590      	push	{r4, r7, lr}
 8002b4a:	b08d      	sub	sp, #52	@ 0x34
 8002b4c:	af04      	add	r7, sp, #16
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	603b      	str	r3, [r7, #0]
 8002b54:	4613      	mov	r3, r2
 8002b56:	71fb      	strb	r3, [r7, #7]
	// Only unconfirmed down-links are supported for now.
	if (payload_buf[0] != 0x60) {
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b60      	cmp	r3, #96	@ 0x60
 8002b5e:	d001      	beq.n	8002b64 <decode_phy_payload+0x1c>
		return false;
 8002b60:	2300      	movs	r3, #0
 8002b62:	e0aa      	b.n	8002cba <decode_phy_payload+0x172>
	}

	// Does the device address match?
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	3301      	adds	r3, #1
 8002b68:	781a      	ldrb	r2, [r3, #0]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	7d5b      	ldrb	r3, [r3, #21]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d114      	bne.n	8002b9c <decode_phy_payload+0x54>
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	3302      	adds	r3, #2
 8002b76:	781a      	ldrb	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	7d1b      	ldrb	r3, [r3, #20]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d10d      	bne.n	8002b9c <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	3303      	adds	r3, #3
 8002b84:	781a      	ldrb	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	7cdb      	ldrb	r3, [r3, #19]
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d106      	bne.n	8002b9c <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	3304      	adds	r3, #4
 8002b92:	781a      	ldrb	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	7c9b      	ldrb	r3, [r3, #18]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d001      	beq.n	8002ba0 <decode_phy_payload+0x58>
		return false;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	e08c      	b.n	8002cba <decode_phy_payload+0x172>
	}

	uint8_t frame_control = payload_buf[5];
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	795b      	ldrb	r3, [r3, #5]
 8002ba4:	77fb      	strb	r3, [r7, #31]
	uint8_t frame_opts_length = frame_control & 0x0f;
 8002ba6:	7ffb      	ldrb	r3, [r7, #31]
 8002ba8:	f003 030f 	and.w	r3, r3, #15
 8002bac:	77bb      	strb	r3, [r7, #30]
	uint16_t rx_frame_count = (payload_buf[7] << 8) | payload_buf[6];
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	3307      	adds	r3, #7
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	021b      	lsls	r3, r3, #8
 8002bb6:	b21a      	sxth	r2, r3
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	3306      	adds	r3, #6
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	b21b      	sxth	r3, r3
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	83bb      	strh	r3, [r7, #28]

	// Check if rx frame count is valid and if so, update accordingly.
	if (rx_frame_count < handle->config.rx_frame_count) {
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8002bcc:	8bba      	ldrh	r2, [r7, #28]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d201      	bcs.n	8002bd6 <decode_phy_payload+0x8e>
		return false;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	e071      	b.n	8002cba <decode_phy_payload+0x172>
	}
	handle->config.rx_frame_count = rx_frame_count;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8bba      	ldrh	r2, [r7, #28]
 8002bda:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

	uint8_t check_mic[4];
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	3b04      	subs	r3, #4
 8002be2:	b2d8      	uxtb	r0, r3
 8002be4:	8bbc      	ldrh	r4, [r7, #28]
	              handle->network_session_key, handle->device_address);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3316      	adds	r3, #22
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 8002bee:	f107 0114 	add.w	r1, r7, #20
 8002bf2:	9202      	str	r2, [sp, #8]
 8002bf4:	9301      	str	r3, [sp, #4]
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	4623      	mov	r3, r4
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68b8      	ldr	r0, [r7, #8]
 8002c00:	f7fe fc40 	bl	8001484 <Calculate_MIC>
	if (memcmp(check_mic, &payload_buf[payload_length - 4], 4) != 0) {
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	3b04      	subs	r3, #4
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	18d1      	adds	r1, r2, r3
 8002c0c:	f107 0314 	add.w	r3, r7, #20
 8002c10:	2204      	movs	r2, #4
 8002c12:	4618      	mov	r0, r3
 8002c14:	f003 fc00 	bl	8006418 <memcmp>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <decode_phy_payload+0xda>
		return false;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	e04b      	b.n	8002cba <decode_phy_payload+0x172>
	}

	if (payload_length - 12 - frame_opts_length == 0) {
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	f1a3 020c 	sub.w	r2, r3, #12
 8002c28:	7fbb      	ldrb	r3, [r7, #30]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d10b      	bne.n	8002c46 <decode_phy_payload+0xfe>
		*frame_port = 0;
 8002c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]
		*decoded_frame_payload_ptr = &payload_buf[8];
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f103 0208 	add.w	r2, r3, #8
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_opts_length;
 8002c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c40:	7fba      	ldrb	r2, [r7, #30]
 8002c42:	701a      	strb	r2, [r3, #0]
 8002c44:	e038      	b.n	8002cb8 <decode_phy_payload+0x170>

	} else {
		*frame_port = payload_buf[8];
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	7a1a      	ldrb	r2, [r3, #8]
 8002c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c4c:	701a      	strb	r2, [r3, #0]

		uint8_t frame_payload_start = 9 + frame_opts_length;
 8002c4e:	7fbb      	ldrb	r3, [r7, #30]
 8002c50:	3309      	adds	r3, #9
 8002c52:	76fb      	strb	r3, [r7, #27]
		uint8_t frame_payload_end = payload_length - 4;
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	3b04      	subs	r3, #4
 8002c58:	76bb      	strb	r3, [r7, #26]
		uint8_t frame_payload_length = frame_payload_end - frame_payload_start;
 8002c5a:	7eba      	ldrb	r2, [r7, #26]
 8002c5c:	7efb      	ldrb	r3, [r7, #27]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	767b      	strb	r3, [r7, #25]

		if (*frame_port == 0) {
 8002c62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d10f      	bne.n	8002c8a <decode_phy_payload+0x142>
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8002c6a:	7efb      	ldrb	r3, [r7, #27]
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	18d0      	adds	r0, r2, r3
 8002c70:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->network_session_key, handle->device_address);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	3316      	adds	r3, #22
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8002c7a:	7e79      	ldrb	r1, [r7, #25]
 8002c7c:	9201      	str	r2, [sp, #4]
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	2301      	movs	r3, #1
 8002c82:	4622      	mov	r2, r4
 8002c84:	f7fe fb49 	bl	800131a <Encrypt_Payload>
 8002c88:	e00e      	b.n	8002ca8 <decode_phy_payload+0x160>
		} else {
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8002c8a:	7efb      	ldrb	r3, [r7, #27]
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	18d0      	adds	r0, r2, r3
 8002c90:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->application_session_key, handle->device_address);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	3326      	adds	r3, #38	@ 0x26
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8002c9a:	7e79      	ldrb	r1, [r7, #25]
 8002c9c:	9201      	str	r2, [sp, #4]
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	4622      	mov	r2, r4
 8002ca4:	f7fe fb39 	bl	800131a <Encrypt_Payload>
		}

		*decoded_frame_payload_ptr = &payload_buf[frame_payload_start];
 8002ca8:	7efb      	ldrb	r3, [r7, #27]
 8002caa:	68ba      	ldr	r2, [r7, #8]
 8002cac:	441a      	add	r2, r3
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_payload_length;
 8002cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb4:	7e7a      	ldrb	r2, [r7, #25]
 8002cb6:	701a      	strb	r2, [r3, #0]
	}

	return true;
 8002cb8:	2301      	movs	r3, #1
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3724      	adds	r7, #36	@ 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd90      	pop	{r4, r7, pc}

08002cc2 <select_random_channel>:

static uint8_t select_random_channel(rfm95_handle_t *handle)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
	uint8_t channel_count = 0;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++) {
 8002cce:	2300      	movs	r3, #0
 8002cd0:	73bb      	strb	r3, [r7, #14]
 8002cd2:	e010      	b.n	8002cf6 <select_random_channel+0x34>
		if (handle->config.channel_mask & (1 << i)) {
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8002cda:	461a      	mov	r2, r3
 8002cdc:	7bbb      	ldrb	r3, [r7, #14]
 8002cde:	fa42 f303 	asr.w	r3, r2, r3
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d002      	beq.n	8002cf0 <select_random_channel+0x2e>
			channel_count++;
 8002cea:	7bfb      	ldrb	r3, [r7, #15]
 8002cec:	3301      	adds	r3, #1
 8002cee:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 16; i++) {
 8002cf0:	7bbb      	ldrb	r3, [r7, #14]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	73bb      	strb	r3, [r7, #14]
 8002cf6:	7bbb      	ldrb	r3, [r7, #14]
 8002cf8:	2b0f      	cmp	r3, #15
 8002cfa:	d9eb      	bls.n	8002cd4 <select_random_channel+0x12>
		}
	}

	uint8_t random_channel = 1;//handle->random_int(channel_count);
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	737b      	strb	r3, [r7, #13]

	for (uint8_t i = 0; i < 16; i++) {
 8002d00:	2300      	movs	r3, #0
 8002d02:	733b      	strb	r3, [r7, #12]
 8002d04:	e015      	b.n	8002d32 <select_random_channel+0x70>
		if (handle->config.channel_mask & (1 << i)) {
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	7b3b      	ldrb	r3, [r7, #12]
 8002d10:	fa42 f303 	asr.w	r3, r2, r3
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d007      	beq.n	8002d2c <select_random_channel+0x6a>
			if (random_channel == 0) {
 8002d1c:	7b7b      	ldrb	r3, [r7, #13]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <select_random_channel+0x64>
				return i;
 8002d22:	7b3b      	ldrb	r3, [r7, #12]
 8002d24:	e009      	b.n	8002d3a <select_random_channel+0x78>
			} else {
				random_channel--;
 8002d26:	7b7b      	ldrb	r3, [r7, #13]
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < 16; i++) {
 8002d2c:	7b3b      	ldrb	r3, [r7, #12]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	733b      	strb	r3, [r7, #12]
 8002d32:	7b3b      	ldrb	r3, [r7, #12]
 8002d34:	2b0f      	cmp	r3, #15
 8002d36:	d9e6      	bls.n	8002d06 <select_random_channel+0x44>
			}
		}
	}

	return 0;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3714      	adds	r7, #20
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <rfm95_send_receive_cycle>:

bool rfm95_send_receive_cycle(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b0aa      	sub	sp, #168	@ 0xa8
 8002d4a:	af02      	add	r7, sp, #8
 8002d4c:	60f8      	str	r0, [r7, #12]
 8002d4e:	60b9      	str	r1, [r7, #8]
 8002d50:	607a      	str	r2, [r7, #4]
	uint8_t phy_payload_buf[64] = { 0 };
 8002d52:	2300      	movs	r3, #0
 8002d54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d56:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002d5a:	223c      	movs	r2, #60	@ 0x3c
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f003 fb6a 	bl	8006438 <memset>

	// Build the up-link phy payload.
	size_t phy_payload_len = encode_phy_payload(handle, phy_payload_buf, send_data, send_data_length, 1);
 8002d64:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002d68:	2301      	movs	r3, #1
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f7ff fe33 	bl	80029dc <encode_phy_payload>
 8002d76:	4603      	mov	r3, r0
 8002d78:	65bb      	str	r3, [r7, #88]	@ 0x58

	uint8_t random_channel = select_random_channel(handle);
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f7ff ffa1 	bl	8002cc2 <select_random_channel>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

	uint32_t tx_ticks;

	// Send the requested up-link.
	if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks)) {
 8002d86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d88:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8002d8c:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002d90:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	4603      	mov	r3, r0
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f7ff fd2d 	bl	80027f8 <send_package>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f083 0301 	eor.w	r3, r3, #1
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d006      	beq.n	8002db8 <rfm95_send_receive_cycle+0x72>
		write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8002daa:	2280      	movs	r2, #128	@ 0x80
 8002dac:	2101      	movs	r1, #1
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7fe fdcd 	bl	800194e <write_register>
		return false;
 8002db4:	2300      	movs	r3, #0
 8002db6:	e0af      	b.n	8002f18 <rfm95_send_receive_cycle+0x1d2>
	}

	// Clear phy payload buffer to reuse for the down-link message.
	memset(phy_payload_buf, 0x00, sizeof(phy_payload_buf));
 8002db8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002dbc:	2240      	movs	r2, #64	@ 0x40
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f003 fb39 	bl	8006438 <memset>
	phy_payload_len = 0;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	65bb      	str	r3, [r7, #88]	@ 0x58

	// Only receive if configured to do so.
	if (handle->receive_mode != RFM95_RECEIVE_MODE_NONE) {
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8096 	beq.w	8002f02 <rfm95_send_receive_cycle+0x1bc>

		int8_t snr;

		// Try receiving a down-link.
		if (!receive_package(handle, tx_ticks, phy_payload_buf, &phy_payload_len, &snr)) {
 8002dd6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002dd8:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8002ddc:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8002de0:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	4603      	mov	r3, r0
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f7ff fb91 	bl	8002510 <receive_package>
 8002dee:	4603      	mov	r3, r0
 8002df0:	f083 0301 	eor.w	r3, r3, #1
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d010      	beq.n	8002e1c <rfm95_send_receive_cycle+0xd6>
			write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8002dfa:	2280      	movs	r2, #128	@ 0x80
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f7fe fda5 	bl	800194e <write_register>
			if (handle->save_config) {
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <rfm95_send_receive_cycle+0xd2>
				handle->save_config(&(handle->config));
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	3260      	adds	r2, #96	@ 0x60
 8002e14:	4610      	mov	r0, r2
 8002e16:	4798      	blx	r3
			}
			return false;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	e07d      	b.n	8002f18 <rfm95_send_receive_cycle+0x1d2>
		}

		// Any RX payload was received.
		if (phy_payload_len != 0) {
 8002e1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d06f      	beq.n	8002f02 <rfm95_send_receive_cycle+0x1bc>

			uint8_t *frame_payload;
			uint8_t frame_payload_len = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			uint8_t frame_port;

			// Try decoding the frame payload.
			if (decode_phy_payload(handle, phy_payload_buf, phy_payload_len, &frame_payload, &frame_payload_len,
 8002e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8002e30:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002e34:	f107 034a 	add.w	r3, r7, #74	@ 0x4a
 8002e38:	9301      	str	r3, [sp, #4]
 8002e3a:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	4603      	mov	r3, r0
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7ff fe80 	bl	8002b48 <decode_phy_payload>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d059      	beq.n	8002f02 <rfm95_send_receive_cycle+0x1bc>
			                       &frame_port)) {

				// Process Mac Commands
				if (frame_port == 0) {
 8002e4e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d155      	bne.n	8002f02 <rfm95_send_receive_cycle+0x1bc>

					uint8_t mac_response_data[51] = {0};
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
 8002e5a:	f107 0318 	add.w	r3, r7, #24
 8002e5e:	222f      	movs	r2, #47	@ 0x2f
 8002e60:	2100      	movs	r1, #0
 8002e62:	4618      	mov	r0, r3
 8002e64:	f003 fae8 	bl	8006438 <memset>
					uint8_t mac_response_len = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

					if (process_mac_commands(handle, frame_payload, frame_payload_len, mac_response_data,
 8002e6e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8002e70:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002e74:	4618      	mov	r0, r3
 8002e76:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8002e7a:	f107 0214 	add.w	r2, r7, #20
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	f107 0349 	add.w	r3, r7, #73	@ 0x49
 8002e84:	9300      	str	r3, [sp, #0]
 8002e86:	4613      	mov	r3, r2
 8002e88:	4602      	mov	r2, r0
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f7ff f87e 	bl	8001f8c <process_mac_commands>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d035      	beq.n	8002f02 <rfm95_send_receive_cycle+0x1bc>
					                         &mac_response_len, snr) && mac_response_len != 0) {
 8002e96:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d031      	beq.n	8002f02 <rfm95_send_receive_cycle+0x1bc>

						// Build the up-link phy payload.
						phy_payload_len = encode_phy_payload(handle, phy_payload_buf, mac_response_data,
 8002e9e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f107 0214 	add.w	r2, r7, #20
 8002ea8:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002eac:	2300      	movs	r3, #0
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f7ff fd92 	bl	80029dc <encode_phy_payload>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	65bb      	str	r3, [r7, #88]	@ 0x58
						                                     mac_response_len, 0);

						if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel,
 8002ebc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ebe:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8002ec2:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8002ec6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	4603      	mov	r3, r0
 8002ece:	68f8      	ldr	r0, [r7, #12]
 8002ed0:	f7ff fc92 	bl	80027f8 <send_package>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f083 0301 	eor.w	r3, r3, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d010      	beq.n	8002f02 <rfm95_send_receive_cycle+0x1bc>
						                  &tx_ticks)) {
							write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8002ee0:	2280      	movs	r2, #128	@ 0x80
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f7fe fd32 	bl	800194e <write_register>
							if (handle->save_config) {
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d005      	beq.n	8002efe <rfm95_send_receive_cycle+0x1b8>
								handle->save_config(&(handle->config));
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	3260      	adds	r2, #96	@ 0x60
 8002efa:	4610      	mov	r0, r2
 8002efc:	4798      	blx	r3
							}
							return false;
 8002efe:	2300      	movs	r3, #0
			return false;
 8002f00:	e00a      	b.n	8002f18 <rfm95_send_receive_cycle+0x1d2>
				}
			}
		}
	}

	if (handle->save_config) {
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d005      	beq.n	8002f16 <rfm95_send_receive_cycle+0x1d0>
		handle->save_config(&(handle->config));
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	3260      	adds	r2, #96	@ 0x60
 8002f12:	4610      	mov	r0, r2
 8002f14:	4798      	blx	r3
	}

	return true;
 8002f16:	2301      	movs	r3, #1
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	37a0      	adds	r7, #160	@ 0xa0
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <rfm95_on_interrupt>:

void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt)
{
 8002f20:	b590      	push	{r4, r7, lr}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	460b      	mov	r3, r1
 8002f2a:	70fb      	strb	r3, [r7, #3]
	handle->interrupt_times[interrupt] = handle->get_precision_tick();
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f30:	78fc      	ldrb	r4, [r7, #3]
 8002f32:	4798      	blx	r3
 8002f34:	4601      	mov	r1, r0
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	f104 032a 	add.w	r3, r4, #42	@ 0x2a
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	6059      	str	r1, [r3, #4]
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd90      	pop	{r4, r7, pc}

08002f4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b082      	sub	sp, #8
 8002f4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f50:	2300      	movs	r3, #0
 8002f52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f54:	2003      	movs	r0, #3
 8002f56:	f000 f961 	bl	800321c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	f000 f80e 	bl	8002f7c <HAL_InitTick>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d002      	beq.n	8002f6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	71fb      	strb	r3, [r7, #7]
 8002f6a:	e001      	b.n	8002f70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f6c:	f7fd fd3c 	bl	80009e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f70:	79fb      	ldrb	r3, [r7, #7]
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f88:	4b17      	ldr	r3, [pc, #92]	@ (8002fe8 <HAL_InitTick+0x6c>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d023      	beq.n	8002fd8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f90:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <HAL_InitTick+0x70>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	4b14      	ldr	r3, [pc, #80]	@ (8002fe8 <HAL_InitTick+0x6c>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	4619      	mov	r1, r3
 8002f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 f96d 	bl	8003286 <HAL_SYSTICK_Config>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d10f      	bne.n	8002fd2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b0f      	cmp	r3, #15
 8002fb6:	d809      	bhi.n	8002fcc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc0:	f000 f937 	bl	8003232 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ff0 <HAL_InitTick+0x74>)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6013      	str	r3, [r2, #0]
 8002fca:	e007      	b.n	8002fdc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	73fb      	strb	r3, [r7, #15]
 8002fd0:	e004      	b.n	8002fdc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	73fb      	strb	r3, [r7, #15]
 8002fd6:	e001      	b.n	8002fdc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	200001c0 	.word	0x200001c0
 8002fec:	200000b8 	.word	0x200000b8
 8002ff0:	200001bc 	.word	0x200001bc

08002ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ff8:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <HAL_IncTick+0x20>)
 8002ffa:	781b      	ldrb	r3, [r3, #0]
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <HAL_IncTick+0x24>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4413      	add	r3, r2
 8003004:	4a04      	ldr	r2, [pc, #16]	@ (8003018 <HAL_IncTick+0x24>)
 8003006:	6013      	str	r3, [r2, #0]
}
 8003008:	bf00      	nop
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	200001c0 	.word	0x200001c0
 8003018:	2000033c 	.word	0x2000033c

0800301c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  return uwTick;
 8003020:	4b03      	ldr	r3, [pc, #12]	@ (8003030 <HAL_GetTick+0x14>)
 8003022:	681b      	ldr	r3, [r3, #0]
}
 8003024:	4618      	mov	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	2000033c 	.word	0x2000033c

08003034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800303c:	f7ff ffee 	bl	800301c <HAL_GetTick>
 8003040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800304c:	d005      	beq.n	800305a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800304e:	4b0a      	ldr	r3, [pc, #40]	@ (8003078 <HAL_Delay+0x44>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	461a      	mov	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	4413      	add	r3, r2
 8003058:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800305a:	bf00      	nop
 800305c:	f7ff ffde 	bl	800301c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	429a      	cmp	r2, r3
 800306a:	d8f7      	bhi.n	800305c <HAL_Delay+0x28>
  {
  }
}
 800306c:	bf00      	nop
 800306e:	bf00      	nop
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	200001c0 	.word	0x200001c0

0800307c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800308c:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003098:	4013      	ands	r3, r2
 800309a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ae:	4a04      	ldr	r2, [pc, #16]	@ (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	60d3      	str	r3, [r2, #12]
}
 80030b4:	bf00      	nop
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c8:	4b04      	ldr	r3, [pc, #16]	@ (80030dc <__NVIC_GetPriorityGrouping+0x18>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	f003 0307 	and.w	r3, r3, #7
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	db0b      	blt.n	800310a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030f2:	79fb      	ldrb	r3, [r7, #7]
 80030f4:	f003 021f 	and.w	r2, r3, #31
 80030f8:	4907      	ldr	r1, [pc, #28]	@ (8003118 <__NVIC_EnableIRQ+0x38>)
 80030fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	2001      	movs	r0, #1
 8003102:	fa00 f202 	lsl.w	r2, r0, r2
 8003106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	e000e100 	.word	0xe000e100

0800311c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	6039      	str	r1, [r7, #0]
 8003126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312c:	2b00      	cmp	r3, #0
 800312e:	db0a      	blt.n	8003146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	b2da      	uxtb	r2, r3
 8003134:	490c      	ldr	r1, [pc, #48]	@ (8003168 <__NVIC_SetPriority+0x4c>)
 8003136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313a:	0112      	lsls	r2, r2, #4
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	440b      	add	r3, r1
 8003140:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003144:	e00a      	b.n	800315c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	b2da      	uxtb	r2, r3
 800314a:	4908      	ldr	r1, [pc, #32]	@ (800316c <__NVIC_SetPriority+0x50>)
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	3b04      	subs	r3, #4
 8003154:	0112      	lsls	r2, r2, #4
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	440b      	add	r3, r1
 800315a:	761a      	strb	r2, [r3, #24]
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	e000e100 	.word	0xe000e100
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003170:	b480      	push	{r7}
 8003172:	b089      	sub	sp, #36	@ 0x24
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f1c3 0307 	rsb	r3, r3, #7
 800318a:	2b04      	cmp	r3, #4
 800318c:	bf28      	it	cs
 800318e:	2304      	movcs	r3, #4
 8003190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	3304      	adds	r3, #4
 8003196:	2b06      	cmp	r3, #6
 8003198:	d902      	bls.n	80031a0 <NVIC_EncodePriority+0x30>
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	3b03      	subs	r3, #3
 800319e:	e000      	b.n	80031a2 <NVIC_EncodePriority+0x32>
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a4:	f04f 32ff 	mov.w	r2, #4294967295
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43da      	mvns	r2, r3
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	401a      	ands	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b8:	f04f 31ff 	mov.w	r1, #4294967295
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	fa01 f303 	lsl.w	r3, r1, r3
 80031c2:	43d9      	mvns	r1, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c8:	4313      	orrs	r3, r2
         );
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3724      	adds	r7, #36	@ 0x24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031e8:	d301      	bcc.n	80031ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031ea:	2301      	movs	r3, #1
 80031ec:	e00f      	b.n	800320e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003218 <SysTick_Config+0x40>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031f6:	210f      	movs	r1, #15
 80031f8:	f04f 30ff 	mov.w	r0, #4294967295
 80031fc:	f7ff ff8e 	bl	800311c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003200:	4b05      	ldr	r3, [pc, #20]	@ (8003218 <SysTick_Config+0x40>)
 8003202:	2200      	movs	r2, #0
 8003204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003206:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <SysTick_Config+0x40>)
 8003208:	2207      	movs	r2, #7
 800320a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	e000e010 	.word	0xe000e010

0800321c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f7ff ff29 	bl	800307c <__NVIC_SetPriorityGrouping>
}
 800322a:	bf00      	nop
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b086      	sub	sp, #24
 8003236:	af00      	add	r7, sp, #0
 8003238:	4603      	mov	r3, r0
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	607a      	str	r2, [r7, #4]
 800323e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003244:	f7ff ff3e 	bl	80030c4 <__NVIC_GetPriorityGrouping>
 8003248:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	6978      	ldr	r0, [r7, #20]
 8003250:	f7ff ff8e 	bl	8003170 <NVIC_EncodePriority>
 8003254:	4602      	mov	r2, r0
 8003256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800325a:	4611      	mov	r1, r2
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff ff5d 	bl	800311c <__NVIC_SetPriority>
}
 8003262:	bf00      	nop
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b082      	sub	sp, #8
 800326e:	af00      	add	r7, sp, #0
 8003270:	4603      	mov	r3, r0
 8003272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff ff31 	bl	80030e0 <__NVIC_EnableIRQ>
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b082      	sub	sp, #8
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7ff ffa2 	bl	80031d8 <SysTick_Config>
 8003294:	4603      	mov	r3, r0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032ae:	e14e      	b.n	800354e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	2101      	movs	r1, #1
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	fa01 f303 	lsl.w	r3, r1, r3
 80032bc:	4013      	ands	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 8140 	beq.w	8003548 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f003 0303 	and.w	r3, r3, #3
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d005      	beq.n	80032e0 <HAL_GPIO_Init+0x40>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f003 0303 	and.w	r3, r3, #3
 80032dc:	2b02      	cmp	r3, #2
 80032de:	d130      	bne.n	8003342 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	2203      	movs	r2, #3
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	43db      	mvns	r3, r3
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	4013      	ands	r3, r2
 80032f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4313      	orrs	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003316:	2201      	movs	r2, #1
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	43db      	mvns	r3, r3
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	4013      	ands	r3, r2
 8003324:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f003 0201 	and.w	r2, r3, #1
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	4313      	orrs	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 0303 	and.w	r3, r3, #3
 800334a:	2b03      	cmp	r3, #3
 800334c:	d017      	beq.n	800337e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	2203      	movs	r2, #3
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	4013      	ands	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	4313      	orrs	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d123      	bne.n	80033d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	08da      	lsrs	r2, r3, #3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	3208      	adds	r2, #8
 8003392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003396:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	220f      	movs	r2, #15
 80033a2:	fa02 f303 	lsl.w	r3, r2, r3
 80033a6:	43db      	mvns	r3, r3
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	4013      	ands	r3, r2
 80033ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	691a      	ldr	r2, [r3, #16]
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	08da      	lsrs	r2, r3, #3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3208      	adds	r2, #8
 80033cc:	6939      	ldr	r1, [r7, #16]
 80033ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	2203      	movs	r2, #3
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4013      	ands	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f003 0203 	and.w	r2, r3, #3
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800340e:	2b00      	cmp	r3, #0
 8003410:	f000 809a 	beq.w	8003548 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003414:	4b55      	ldr	r3, [pc, #340]	@ (800356c <HAL_GPIO_Init+0x2cc>)
 8003416:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003418:	4a54      	ldr	r2, [pc, #336]	@ (800356c <HAL_GPIO_Init+0x2cc>)
 800341a:	f043 0301 	orr.w	r3, r3, #1
 800341e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003420:	4b52      	ldr	r3, [pc, #328]	@ (800356c <HAL_GPIO_Init+0x2cc>)
 8003422:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	60bb      	str	r3, [r7, #8]
 800342a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800342c:	4a50      	ldr	r2, [pc, #320]	@ (8003570 <HAL_GPIO_Init+0x2d0>)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	089b      	lsrs	r3, r3, #2
 8003432:	3302      	adds	r3, #2
 8003434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003438:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f003 0303 	and.w	r3, r3, #3
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	220f      	movs	r2, #15
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	43db      	mvns	r3, r3
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	4013      	ands	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003456:	d013      	beq.n	8003480 <HAL_GPIO_Init+0x1e0>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	4a46      	ldr	r2, [pc, #280]	@ (8003574 <HAL_GPIO_Init+0x2d4>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d00d      	beq.n	800347c <HAL_GPIO_Init+0x1dc>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	4a45      	ldr	r2, [pc, #276]	@ (8003578 <HAL_GPIO_Init+0x2d8>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d007      	beq.n	8003478 <HAL_GPIO_Init+0x1d8>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a44      	ldr	r2, [pc, #272]	@ (800357c <HAL_GPIO_Init+0x2dc>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d101      	bne.n	8003474 <HAL_GPIO_Init+0x1d4>
 8003470:	2303      	movs	r3, #3
 8003472:	e006      	b.n	8003482 <HAL_GPIO_Init+0x1e2>
 8003474:	2307      	movs	r3, #7
 8003476:	e004      	b.n	8003482 <HAL_GPIO_Init+0x1e2>
 8003478:	2302      	movs	r3, #2
 800347a:	e002      	b.n	8003482 <HAL_GPIO_Init+0x1e2>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <HAL_GPIO_Init+0x1e2>
 8003480:	2300      	movs	r3, #0
 8003482:	697a      	ldr	r2, [r7, #20]
 8003484:	f002 0203 	and.w	r2, r2, #3
 8003488:	0092      	lsls	r2, r2, #2
 800348a:	4093      	lsls	r3, r2
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4313      	orrs	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003492:	4937      	ldr	r1, [pc, #220]	@ (8003570 <HAL_GPIO_Init+0x2d0>)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	089b      	lsrs	r3, r3, #2
 8003498:	3302      	adds	r3, #2
 800349a:	693a      	ldr	r2, [r7, #16]
 800349c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034a0:	4b37      	ldr	r3, [pc, #220]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	43db      	mvns	r3, r3
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	4013      	ands	r3, r2
 80034ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d003      	beq.n	80034c4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80034c4:	4a2e      	ldr	r2, [pc, #184]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80034ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	43db      	mvns	r3, r3
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4013      	ands	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80034e6:	693a      	ldr	r2, [r7, #16]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80034ee:	4a24      	ldr	r2, [pc, #144]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80034f4:	4b22      	ldr	r3, [pc, #136]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	43db      	mvns	r3, r3
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350c:	2b00      	cmp	r3, #0
 800350e:	d003      	beq.n	8003518 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	4313      	orrs	r3, r2
 8003516:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003518:	4a19      	ldr	r2, [pc, #100]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800351e:	4b18      	ldr	r3, [pc, #96]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	43db      	mvns	r3, r3
 8003528:	693a      	ldr	r2, [r7, #16]
 800352a:	4013      	ands	r3, r2
 800352c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	4313      	orrs	r3, r2
 8003540:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003542:	4a0f      	ldr	r2, [pc, #60]	@ (8003580 <HAL_GPIO_Init+0x2e0>)
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	3301      	adds	r3, #1
 800354c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	fa22 f303 	lsr.w	r3, r2, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	f47f aea9 	bne.w	80032b0 <HAL_GPIO_Init+0x10>
  }
}
 800355e:	bf00      	nop
 8003560:	bf00      	nop
 8003562:	371c      	adds	r7, #28
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr
 800356c:	40021000 	.word	0x40021000
 8003570:	40010000 	.word	0x40010000
 8003574:	48000400 	.word	0x48000400
 8003578:	48000800 	.word	0x48000800
 800357c:	48000c00 	.word	0x48000c00
 8003580:	40010400 	.word	0x40010400

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80035a0:	e002      	b.n	80035a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80035a2:	887a      	ldrh	r2, [r7, #2]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	4603      	mov	r3, r0
 80035bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80035be:	4b08      	ldr	r3, [pc, #32]	@ (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035c0:	695a      	ldr	r2, [r3, #20]
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d006      	beq.n	80035d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035ca:	4a05      	ldr	r2, [pc, #20]	@ (80035e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035d0:	88fb      	ldrh	r3, [r7, #6]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7fd f9de 	bl	8000994 <HAL_GPIO_EXTI_Callback>
  }
}
 80035d8:	bf00      	nop
 80035da:	3708      	adds	r7, #8
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40010400 	.word	0x40010400

080035e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80035e4:	b480      	push	{r7}
 80035e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80035e8:	4b04      	ldr	r3, [pc, #16]	@ (80035fc <HAL_PWREx_GetVoltageRange+0x18>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
 80035fa:	bf00      	nop
 80035fc:	40007000 	.word	0x40007000

08003600 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800360e:	d130      	bne.n	8003672 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003610:	4b23      	ldr	r3, [pc, #140]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003618:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800361c:	d038      	beq.n	8003690 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800361e:	4b20      	ldr	r3, [pc, #128]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003626:	4a1e      	ldr	r2, [pc, #120]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003628:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800362c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800362e:	4b1d      	ldr	r3, [pc, #116]	@ (80036a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2232      	movs	r2, #50	@ 0x32
 8003634:	fb02 f303 	mul.w	r3, r2, r3
 8003638:	4a1b      	ldr	r2, [pc, #108]	@ (80036a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800363a:	fba2 2303 	umull	r2, r3, r2, r3
 800363e:	0c9b      	lsrs	r3, r3, #18
 8003640:	3301      	adds	r3, #1
 8003642:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003644:	e002      	b.n	800364c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	3b01      	subs	r3, #1
 800364a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800364c:	4b14      	ldr	r3, [pc, #80]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003658:	d102      	bne.n	8003660 <HAL_PWREx_ControlVoltageScaling+0x60>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f2      	bne.n	8003646 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003660:	4b0f      	ldr	r3, [pc, #60]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003668:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800366c:	d110      	bne.n	8003690 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e00f      	b.n	8003692 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003672:	4b0b      	ldr	r3, [pc, #44]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800367a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800367e:	d007      	beq.n	8003690 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003680:	4b07      	ldr	r3, [pc, #28]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003688:	4a05      	ldr	r2, [pc, #20]	@ (80036a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800368a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800368e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	40007000 	.word	0x40007000
 80036a4:	200000b8 	.word	0x200000b8
 80036a8:	431bde83 	.word	0x431bde83

080036ac <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b08a      	sub	sp, #40	@ 0x28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d102      	bne.n	80036c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	f000 bc4f 	b.w	8003f5e <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036c0:	4b97      	ldr	r3, [pc, #604]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f003 030c 	and.w	r3, r3, #12
 80036c8:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036ca:	4b95      	ldr	r3, [pc, #596]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	f003 0303 	and.w	r3, r3, #3
 80036d2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0310 	and.w	r3, r3, #16
 80036dc:	2b00      	cmp	r3, #0
 80036de:	f000 80e6 	beq.w	80038ae <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036e2:	6a3b      	ldr	r3, [r7, #32]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <HAL_RCC_OscConfig+0x4c>
 80036e8:	6a3b      	ldr	r3, [r7, #32]
 80036ea:	2b0c      	cmp	r3, #12
 80036ec:	f040 808d 	bne.w	800380a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	f040 8089 	bne.w	800380a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036f8:	4b89      	ldr	r3, [pc, #548]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d006      	beq.n	8003712 <HAL_RCC_OscConfig+0x66>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d102      	bne.n	8003712 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	f000 bc26 	b.w	8003f5e <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003716:	4b82      	ldr	r3, [pc, #520]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0308 	and.w	r3, r3, #8
 800371e:	2b00      	cmp	r3, #0
 8003720:	d004      	beq.n	800372c <HAL_RCC_OscConfig+0x80>
 8003722:	4b7f      	ldr	r3, [pc, #508]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800372a:	e005      	b.n	8003738 <HAL_RCC_OscConfig+0x8c>
 800372c:	4b7c      	ldr	r3, [pc, #496]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800372e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003732:	091b      	lsrs	r3, r3, #4
 8003734:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003738:	4293      	cmp	r3, r2
 800373a:	d224      	bcs.n	8003786 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	4618      	mov	r0, r3
 8003742:	f000 fdd9 	bl	80042f8 <RCC_SetFlashLatencyFromMSIRange>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d002      	beq.n	8003752 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	f000 bc06 	b.w	8003f5e <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003752:	4b73      	ldr	r3, [pc, #460]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a72      	ldr	r2, [pc, #456]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003758:	f043 0308 	orr.w	r3, r3, #8
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	4b70      	ldr	r3, [pc, #448]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376a:	496d      	ldr	r1, [pc, #436]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800376c:	4313      	orrs	r3, r2
 800376e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003770:	4b6b      	ldr	r3, [pc, #428]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	021b      	lsls	r3, r3, #8
 800377e:	4968      	ldr	r1, [pc, #416]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]
 8003784:	e025      	b.n	80037d2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003786:	4b66      	ldr	r3, [pc, #408]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a65      	ldr	r2, [pc, #404]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800378c:	f043 0308 	orr.w	r3, r3, #8
 8003790:	6013      	str	r3, [r2, #0]
 8003792:	4b63      	ldr	r3, [pc, #396]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	4960      	ldr	r1, [pc, #384]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a1b      	ldr	r3, [r3, #32]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	495b      	ldr	r1, [pc, #364]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 fd98 	bl	80042f8 <RCC_SetFlashLatencyFromMSIRange>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e3c5      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037d2:	f000 fccd 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 80037d6:	4602      	mov	r2, r0
 80037d8:	4b51      	ldr	r3, [pc, #324]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	091b      	lsrs	r3, r3, #4
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	4950      	ldr	r1, [pc, #320]	@ (8003924 <HAL_RCC_OscConfig+0x278>)
 80037e4:	5ccb      	ldrb	r3, [r1, r3]
 80037e6:	f003 031f 	and.w	r3, r3, #31
 80037ea:	fa22 f303 	lsr.w	r3, r2, r3
 80037ee:	4a4e      	ldr	r2, [pc, #312]	@ (8003928 <HAL_RCC_OscConfig+0x27c>)
 80037f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037f2:	4b4e      	ldr	r3, [pc, #312]	@ (800392c <HAL_RCC_OscConfig+0x280>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff fbc0 	bl	8002f7c <HAL_InitTick>
 80037fc:	4603      	mov	r3, r0
 80037fe:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003800:	7dfb      	ldrb	r3, [r7, #23]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d052      	beq.n	80038ac <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003806:	7dfb      	ldrb	r3, [r7, #23]
 8003808:	e3a9      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d032      	beq.n	8003878 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003812:	4b43      	ldr	r3, [pc, #268]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a42      	ldr	r2, [pc, #264]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003818:	f043 0301 	orr.w	r3, r3, #1
 800381c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800381e:	f7ff fbfd 	bl	800301c <HAL_GetTick>
 8003822:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003824:	e008      	b.n	8003838 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003826:	f7ff fbf9 	bl	800301c <HAL_GetTick>
 800382a:	4602      	mov	r2, r0
 800382c:	69bb      	ldr	r3, [r7, #24]
 800382e:	1ad3      	subs	r3, r2, r3
 8003830:	2b02      	cmp	r3, #2
 8003832:	d901      	bls.n	8003838 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e392      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003838:	4b39      	ldr	r3, [pc, #228]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0f0      	beq.n	8003826 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003844:	4b36      	ldr	r3, [pc, #216]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a35      	ldr	r2, [pc, #212]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800384a:	f043 0308 	orr.w	r3, r3, #8
 800384e:	6013      	str	r3, [r2, #0]
 8003850:	4b33      	ldr	r3, [pc, #204]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385c:	4930      	ldr	r1, [pc, #192]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800385e:	4313      	orrs	r3, r2
 8003860:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003862:	4b2f      	ldr	r3, [pc, #188]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	021b      	lsls	r3, r3, #8
 8003870:	492b      	ldr	r1, [pc, #172]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003872:	4313      	orrs	r3, r2
 8003874:	604b      	str	r3, [r1, #4]
 8003876:	e01a      	b.n	80038ae <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003878:	4b29      	ldr	r3, [pc, #164]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a28      	ldr	r2, [pc, #160]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800387e:	f023 0301 	bic.w	r3, r3, #1
 8003882:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003884:	f7ff fbca 	bl	800301c <HAL_GetTick>
 8003888:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800388a:	e008      	b.n	800389e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800388c:	f7ff fbc6 	bl	800301c <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d901      	bls.n	800389e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e35f      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800389e:	4b20      	ldr	r3, [pc, #128]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d1f0      	bne.n	800388c <HAL_RCC_OscConfig+0x1e0>
 80038aa:	e000      	b.n	80038ae <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d073      	beq.n	80039a2 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80038ba:	6a3b      	ldr	r3, [r7, #32]
 80038bc:	2b08      	cmp	r3, #8
 80038be:	d005      	beq.n	80038cc <HAL_RCC_OscConfig+0x220>
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	2b0c      	cmp	r3, #12
 80038c4:	d10e      	bne.n	80038e4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d10b      	bne.n	80038e4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038cc:	4b14      	ldr	r3, [pc, #80]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d063      	beq.n	80039a0 <HAL_RCC_OscConfig+0x2f4>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d15f      	bne.n	80039a0 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e33c      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ec:	d106      	bne.n	80038fc <HAL_RCC_OscConfig+0x250>
 80038ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 80038f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	e025      	b.n	8003948 <HAL_RCC_OscConfig+0x29c>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003904:	d114      	bne.n	8003930 <HAL_RCC_OscConfig+0x284>
 8003906:	4b06      	ldr	r3, [pc, #24]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a05      	ldr	r2, [pc, #20]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 800390c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b03      	ldr	r3, [pc, #12]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a02      	ldr	r2, [pc, #8]	@ (8003920 <HAL_RCC_OscConfig+0x274>)
 8003918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e013      	b.n	8003948 <HAL_RCC_OscConfig+0x29c>
 8003920:	40021000 	.word	0x40021000
 8003924:	08007260 	.word	0x08007260
 8003928:	200000b8 	.word	0x200000b8
 800392c:	200001bc 	.word	0x200001bc
 8003930:	4b8f      	ldr	r3, [pc, #572]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a8e      	ldr	r2, [pc, #568]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b8c      	ldr	r3, [pc, #560]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a8b      	ldr	r2, [pc, #556]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d013      	beq.n	8003978 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7ff fb64 	bl	800301c <HAL_GetTick>
 8003954:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003958:	f7ff fb60 	bl	800301c <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	@ 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e2f9      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800396a:	4b81      	ldr	r3, [pc, #516]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0x2ac>
 8003976:	e014      	b.n	80039a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003978:	f7ff fb50 	bl	800301c <HAL_GetTick>
 800397c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7ff fb4c 	bl	800301c <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e2e5      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003992:	4b77      	ldr	r3, [pc, #476]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0x2d4>
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d060      	beq.n	8003a70 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80039ae:	6a3b      	ldr	r3, [r7, #32]
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d005      	beq.n	80039c0 <HAL_RCC_OscConfig+0x314>
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	2b0c      	cmp	r3, #12
 80039b8:	d119      	bne.n	80039ee <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d116      	bne.n	80039ee <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039c0:	4b6b      	ldr	r3, [pc, #428]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d005      	beq.n	80039d8 <HAL_RCC_OscConfig+0x32c>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e2c2      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d8:	4b65      	ldr	r3, [pc, #404]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	061b      	lsls	r3, r3, #24
 80039e6:	4962      	ldr	r1, [pc, #392]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039ec:	e040      	b.n	8003a70 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d023      	beq.n	8003a3e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039f6:	4b5e      	ldr	r3, [pc, #376]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a5d      	ldr	r2, [pc, #372]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a02:	f7ff fb0b 	bl	800301c <HAL_GetTick>
 8003a06:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a0a:	f7ff fb07 	bl	800301c <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e2a0      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a1c:	4b54      	ldr	r3, [pc, #336]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d0f0      	beq.n	8003a0a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a28:	4b51      	ldr	r3, [pc, #324]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	061b      	lsls	r3, r3, #24
 8003a36:	494e      	ldr	r1, [pc, #312]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	604b      	str	r3, [r1, #4]
 8003a3c:	e018      	b.n	8003a70 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a3e:	4b4c      	ldr	r3, [pc, #304]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a4b      	ldr	r2, [pc, #300]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4a:	f7ff fae7 	bl	800301c <HAL_GetTick>
 8003a4e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a52:	f7ff fae3 	bl	800301c <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e27c      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a64:	4b42      	ldr	r3, [pc, #264]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1f0      	bne.n	8003a52 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 8082 	beq.w	8003b82 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d05f      	beq.n	8003b46 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003a86:	4b3a      	ldr	r3, [pc, #232]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a8c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	699a      	ldr	r2, [r3, #24]
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d037      	beq.n	8003b0c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d006      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e254      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d01b      	beq.n	8003af6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8003abe:	4b2c      	ldr	r3, [pc, #176]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003ac0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ac4:	4a2a      	ldr	r2, [pc, #168]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003ac6:	f023 0301 	bic.w	r3, r3, #1
 8003aca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ace:	f7ff faa5 	bl	800301c <HAL_GetTick>
 8003ad2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ad4:	e008      	b.n	8003ae8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad6:	f7ff faa1 	bl	800301c <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	2b11      	cmp	r3, #17
 8003ae2:	d901      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e23a      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ae8:	4b21      	ldr	r3, [pc, #132]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1ef      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003af6:	4b1e      	ldr	r3, [pc, #120]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003afc:	f023 0210 	bic.w	r2, r3, #16
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	491a      	ldr	r1, [pc, #104]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b0c:	4b18      	ldr	r3, [pc, #96]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003b0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b12:	4a17      	ldr	r2, [pc, #92]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1c:	f7ff fa7e 	bl	800301c <HAL_GetTick>
 8003b20:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b24:	f7ff fa7a 	bl	800301c <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b11      	cmp	r3, #17
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e213      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b36:	4b0e      	ldr	r3, [pc, #56]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003b38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d0ef      	beq.n	8003b24 <HAL_RCC_OscConfig+0x478>
 8003b44:	e01d      	b.n	8003b82 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b46:	4b0a      	ldr	r3, [pc, #40]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003b48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b4c:	4a08      	ldr	r2, [pc, #32]	@ (8003b70 <HAL_RCC_OscConfig+0x4c4>)
 8003b4e:	f023 0301 	bic.w	r3, r3, #1
 8003b52:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b56:	f7ff fa61 	bl	800301c <HAL_GetTick>
 8003b5a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b5c:	e00a      	b.n	8003b74 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b5e:	f7ff fa5d 	bl	800301c <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b11      	cmp	r3, #17
 8003b6a:	d903      	bls.n	8003b74 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e1f6      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
 8003b70:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b74:	4ba9      	ldr	r3, [pc, #676]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b7a:	f003 0302 	and.w	r3, r3, #2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1ed      	bne.n	8003b5e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0304 	and.w	r3, r3, #4
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	f000 80bd 	beq.w	8003d0a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b90:	2300      	movs	r3, #0
 8003b92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003b96:	4ba1      	ldr	r3, [pc, #644]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10e      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba2:	4b9e      	ldr	r3, [pc, #632]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba6:	4a9d      	ldr	r2, [pc, #628]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bae:	4b9b      	ldr	r3, [pc, #620]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bc0:	4b97      	ldr	r3, [pc, #604]	@ (8003e20 <HAL_RCC_OscConfig+0x774>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d118      	bne.n	8003bfe <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bcc:	4b94      	ldr	r3, [pc, #592]	@ (8003e20 <HAL_RCC_OscConfig+0x774>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a93      	ldr	r2, [pc, #588]	@ (8003e20 <HAL_RCC_OscConfig+0x774>)
 8003bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bd6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bd8:	f7ff fa20 	bl	800301c <HAL_GetTick>
 8003bdc:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be0:	f7ff fa1c 	bl	800301c <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e1b5      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf2:	4b8b      	ldr	r3, [pc, #556]	@ (8003e20 <HAL_RCC_OscConfig+0x774>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d0f0      	beq.n	8003be0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d02c      	beq.n	8003c64 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003c0a:	4b84      	ldr	r3, [pc, #528]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c10:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c1c:	497f      	ldr	r1, [pc, #508]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f003 0304 	and.w	r3, r3, #4
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d010      	beq.n	8003c52 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003c30:	4b7a      	ldr	r3, [pc, #488]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c36:	4a79      	ldr	r2, [pc, #484]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c38:	f043 0304 	orr.w	r3, r3, #4
 8003c3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c40:	4b76      	ldr	r3, [pc, #472]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c46:	4a75      	ldr	r2, [pc, #468]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c50:	e018      	b.n	8003c84 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c52:	4b72      	ldr	r3, [pc, #456]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c58:	4a70      	ldr	r2, [pc, #448]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c5a:	f043 0301 	orr.w	r3, r3, #1
 8003c5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c62:	e00f      	b.n	8003c84 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c64:	4b6d      	ldr	r3, [pc, #436]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c6a:	4a6c      	ldr	r2, [pc, #432]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c6c:	f023 0301 	bic.w	r3, r3, #1
 8003c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003c74:	4b69      	ldr	r3, [pc, #420]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c7a:	4a68      	ldr	r2, [pc, #416]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003c7c:	f023 0304 	bic.w	r3, r3, #4
 8003c80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d016      	beq.n	8003cba <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8c:	f7ff f9c6 	bl	800301c <HAL_GetTick>
 8003c90:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c92:	e00a      	b.n	8003caa <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c94:	f7ff f9c2 	bl	800301c <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e159      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003caa:	4b5c      	ldr	r3, [pc, #368]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0ed      	beq.n	8003c94 <HAL_RCC_OscConfig+0x5e8>
 8003cb8:	e01d      	b.n	8003cf6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cba:	f7ff f9af 	bl	800301c <HAL_GetTick>
 8003cbe:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cc0:	e00a      	b.n	8003cd8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc2:	f7ff f9ab 	bl	800301c <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e142      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cd8:	4b50      	ldr	r3, [pc, #320]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1ed      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003ce6:	4b4d      	ldr	r3, [pc, #308]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cec:	4a4b      	ldr	r2, [pc, #300]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003cee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cf2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cf6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d105      	bne.n	8003d0a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cfe:	4b47      	ldr	r3, [pc, #284]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d02:	4a46      	ldr	r2, [pc, #280]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d08:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0320 	and.w	r3, r3, #32
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d03c      	beq.n	8003d90 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d01c      	beq.n	8003d58 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d1e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d20:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d24:	4a3d      	ldr	r2, [pc, #244]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d2e:	f7ff f975 	bl	800301c <HAL_GetTick>
 8003d32:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d34:	e008      	b.n	8003d48 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d36:	f7ff f971 	bl	800301c <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d901      	bls.n	8003d48 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e10a      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d48:	4b34      	ldr	r3, [pc, #208]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0ef      	beq.n	8003d36 <HAL_RCC_OscConfig+0x68a>
 8003d56:	e01b      	b.n	8003d90 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d58:	4b30      	ldr	r3, [pc, #192]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d5e:	4a2f      	ldr	r2, [pc, #188]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d60:	f023 0301 	bic.w	r3, r3, #1
 8003d64:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d68:	f7ff f958 	bl	800301c <HAL_GetTick>
 8003d6c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d70:	f7ff f954 	bl	800301c <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e0ed      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d82:	4b26      	ldr	r3, [pc, #152]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003d84:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d88:	f003 0302 	and.w	r3, r3, #2
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1ef      	bne.n	8003d70 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 80e1 	beq.w	8003f5c <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	f040 80b5 	bne.w	8003f0e <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003da4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	f003 0203 	and.w	r2, r3, #3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d124      	bne.n	8003e02 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d11b      	bne.n	8003e02 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d113      	bne.n	8003e02 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	3b01      	subs	r3, #1
 8003de8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d109      	bne.n	8003e02 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	085b      	lsrs	r3, r3, #1
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d05f      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	2b0c      	cmp	r3, #12
 8003e06:	d05a      	beq.n	8003ebe <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e08:	4b04      	ldr	r3, [pc, #16]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a03      	ldr	r2, [pc, #12]	@ (8003e1c <HAL_RCC_OscConfig+0x770>)
 8003e0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e12:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e14:	f7ff f902 	bl	800301c <HAL_GetTick>
 8003e18:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e1a:	e00c      	b.n	8003e36 <HAL_RCC_OscConfig+0x78a>
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e24:	f7ff f8fa 	bl	800301c <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e093      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e36:	4b4c      	ldr	r3, [pc, #304]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1f0      	bne.n	8003e24 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e42:	4b49      	ldr	r3, [pc, #292]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e44:	68da      	ldr	r2, [r3, #12]
 8003e46:	4b49      	ldr	r3, [pc, #292]	@ (8003f6c <HAL_RCC_OscConfig+0x8c0>)
 8003e48:	4013      	ands	r3, r2
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e52:	3a01      	subs	r2, #1
 8003e54:	0112      	lsls	r2, r2, #4
 8003e56:	4311      	orrs	r1, r2
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e5c:	0212      	lsls	r2, r2, #8
 8003e5e:	4311      	orrs	r1, r2
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e64:	0852      	lsrs	r2, r2, #1
 8003e66:	3a01      	subs	r2, #1
 8003e68:	0552      	lsls	r2, r2, #21
 8003e6a:	4311      	orrs	r1, r2
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e70:	0852      	lsrs	r2, r2, #1
 8003e72:	3a01      	subs	r2, #1
 8003e74:	0652      	lsls	r2, r2, #25
 8003e76:	430a      	orrs	r2, r1
 8003e78:	493b      	ldr	r1, [pc, #236]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a39      	ldr	r2, [pc, #228]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e88:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e8a:	4b37      	ldr	r3, [pc, #220]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	4a36      	ldr	r2, [pc, #216]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003e90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e94:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e96:	f7ff f8c1 	bl	800301c <HAL_GetTick>
 8003e9a:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9c:	e008      	b.n	8003eb0 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e9e:	f7ff f8bd 	bl	800301c <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	69bb      	ldr	r3, [r7, #24]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e056      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d0f0      	beq.n	8003e9e <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ebc:	e04e      	b.n	8003f5c <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e04d      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ec2:	4b29      	ldr	r3, [pc, #164]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d146      	bne.n	8003f5c <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ece:	4b26      	ldr	r3, [pc, #152]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a25      	ldr	r2, [pc, #148]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003ed4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ed8:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003eda:	4b23      	ldr	r3, [pc, #140]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	4a22      	ldr	r2, [pc, #136]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003ee0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ee4:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ee6:	f7ff f899 	bl	800301c <HAL_GetTick>
 8003eea:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eee:	f7ff f895 	bl	800301c <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e02e      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f00:	4b19      	ldr	r3, [pc, #100]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0f0      	beq.n	8003eee <HAL_RCC_OscConfig+0x842>
 8003f0c:	e026      	b.n	8003f5c <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f0e:	6a3b      	ldr	r3, [r7, #32]
 8003f10:	2b0c      	cmp	r3, #12
 8003f12:	d021      	beq.n	8003f58 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f14:	4b14      	ldr	r3, [pc, #80]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a13      	ldr	r2, [pc, #76]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f20:	f7ff f87c 	bl	800301c <HAL_GetTick>
 8003f24:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f28:	f7ff f878 	bl	800301c <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e011      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8003f46:	4b08      	ldr	r3, [pc, #32]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	4a07      	ldr	r2, [pc, #28]	@ (8003f68 <HAL_RCC_OscConfig+0x8bc>)
 8003f4c:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8003f50:	f023 0303 	bic.w	r3, r3, #3
 8003f54:	60d3      	str	r3, [r2, #12]
 8003f56:	e001      	b.n	8003f5c <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3728      	adds	r7, #40	@ 0x28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	f99f808c 	.word	0xf99f808c

08003f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e0e7      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f84:	4b75      	ldr	r3, [pc, #468]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d910      	bls.n	8003fb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b72      	ldr	r3, [pc, #456]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f023 0207 	bic.w	r2, r3, #7
 8003f9a:	4970      	ldr	r1, [pc, #448]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fa2:	4b6e      	ldr	r3, [pc, #440]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0307 	and.w	r3, r3, #7
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e0cf      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d010      	beq.n	8003fe2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	4b66      	ldr	r3, [pc, #408]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d908      	bls.n	8003fe2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fd0:	4b63      	ldr	r3, [pc, #396]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	4960      	ldr	r1, [pc, #384]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d04c      	beq.n	8004088 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d107      	bne.n	8004006 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ff6:	4b5a      	ldr	r3, [pc, #360]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d121      	bne.n	8004046 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e0a6      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b02      	cmp	r3, #2
 800400c:	d107      	bne.n	800401e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800400e:	4b54      	ldr	r3, [pc, #336]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d115      	bne.n	8004046 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e09a      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d107      	bne.n	8004036 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004026:	4b4e      	ldr	r3, [pc, #312]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d109      	bne.n	8004046 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e08e      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004036:	4b4a      	ldr	r3, [pc, #296]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e086      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004046:	4b46      	ldr	r3, [pc, #280]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f023 0203 	bic.w	r2, r3, #3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	4943      	ldr	r1, [pc, #268]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004054:	4313      	orrs	r3, r2
 8004056:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004058:	f7fe ffe0 	bl	800301c <HAL_GetTick>
 800405c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800405e:	e00a      	b.n	8004076 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004060:	f7fe ffdc 	bl	800301c <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800406e:	4293      	cmp	r3, r2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e06e      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004076:	4b3a      	ldr	r3, [pc, #232]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 020c 	and.w	r2, r3, #12
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	429a      	cmp	r2, r3
 8004086:	d1eb      	bne.n	8004060 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d010      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	4b31      	ldr	r3, [pc, #196]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d208      	bcs.n	80040b6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040a4:	4b2e      	ldr	r3, [pc, #184]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	492b      	ldr	r1, [pc, #172]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040b6:	4b29      	ldr	r3, [pc, #164]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0307 	and.w	r3, r3, #7
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d210      	bcs.n	80040e6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040c4:	4b25      	ldr	r3, [pc, #148]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f023 0207 	bic.w	r2, r3, #7
 80040cc:	4923      	ldr	r1, [pc, #140]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d4:	4b21      	ldr	r3, [pc, #132]	@ (800415c <HAL_RCC_ClockConfig+0x1ec>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	683a      	ldr	r2, [r7, #0]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d001      	beq.n	80040e6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e036      	b.n	8004154 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0304 	and.w	r3, r3, #4
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d008      	beq.n	8004104 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	4918      	ldr	r1, [pc, #96]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004100:	4313      	orrs	r3, r2
 8004102:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b00      	cmp	r3, #0
 800410e:	d009      	beq.n	8004124 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004110:	4b13      	ldr	r3, [pc, #76]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	691b      	ldr	r3, [r3, #16]
 800411c:	00db      	lsls	r3, r3, #3
 800411e:	4910      	ldr	r1, [pc, #64]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 8004120:	4313      	orrs	r3, r2
 8004122:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004124:	f000 f824 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8004128:	4602      	mov	r2, r0
 800412a:	4b0d      	ldr	r3, [pc, #52]	@ (8004160 <HAL_RCC_ClockConfig+0x1f0>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	091b      	lsrs	r3, r3, #4
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	490b      	ldr	r1, [pc, #44]	@ (8004164 <HAL_RCC_ClockConfig+0x1f4>)
 8004136:	5ccb      	ldrb	r3, [r1, r3]
 8004138:	f003 031f 	and.w	r3, r3, #31
 800413c:	fa22 f303 	lsr.w	r3, r2, r3
 8004140:	4a09      	ldr	r2, [pc, #36]	@ (8004168 <HAL_RCC_ClockConfig+0x1f8>)
 8004142:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004144:	4b09      	ldr	r3, [pc, #36]	@ (800416c <HAL_RCC_ClockConfig+0x1fc>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f7fe ff17 	bl	8002f7c <HAL_InitTick>
 800414e:	4603      	mov	r3, r0
 8004150:	72fb      	strb	r3, [r7, #11]

  return status;
 8004152:	7afb      	ldrb	r3, [r7, #11]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3710      	adds	r7, #16
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40022000 	.word	0x40022000
 8004160:	40021000 	.word	0x40021000
 8004164:	08007260 	.word	0x08007260
 8004168:	200000b8 	.word	0x200000b8
 800416c:	200001bc 	.word	0x200001bc

08004170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004170:	b480      	push	{r7}
 8004172:	b089      	sub	sp, #36	@ 0x24
 8004174:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004176:	2300      	movs	r3, #0
 8004178:	61fb      	str	r3, [r7, #28]
 800417a:	2300      	movs	r3, #0
 800417c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800417e:	4b3e      	ldr	r3, [pc, #248]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f003 030c 	and.w	r3, r3, #12
 8004186:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004188:	4b3b      	ldr	r3, [pc, #236]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f003 0303 	and.w	r3, r3, #3
 8004190:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d005      	beq.n	80041a4 <HAL_RCC_GetSysClockFreq+0x34>
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	2b0c      	cmp	r3, #12
 800419c:	d121      	bne.n	80041e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d11e      	bne.n	80041e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041a4:	4b34      	ldr	r3, [pc, #208]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0308 	and.w	r3, r3, #8
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d107      	bne.n	80041c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041b0:	4b31      	ldr	r3, [pc, #196]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 80041b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041b6:	0a1b      	lsrs	r3, r3, #8
 80041b8:	f003 030f 	and.w	r3, r3, #15
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	e005      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	091b      	lsrs	r3, r3, #4
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041cc:	4a2b      	ldr	r2, [pc, #172]	@ (800427c <HAL_RCC_GetSysClockFreq+0x10c>)
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10d      	bne.n	80041f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041e0:	e00a      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b04      	cmp	r3, #4
 80041e6:	d102      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041e8:	4b25      	ldr	r3, [pc, #148]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x110>)
 80041ea:	61bb      	str	r3, [r7, #24]
 80041ec:	e004      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d101      	bne.n	80041f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80041f4:	4b23      	ldr	r3, [pc, #140]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x114>)
 80041f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	2b0c      	cmp	r3, #12
 80041fc:	d134      	bne.n	8004268 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f003 0303 	and.w	r3, r3, #3
 8004206:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d003      	beq.n	8004216 <HAL_RCC_GetSysClockFreq+0xa6>
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b03      	cmp	r3, #3
 8004212:	d003      	beq.n	800421c <HAL_RCC_GetSysClockFreq+0xac>
 8004214:	e005      	b.n	8004222 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004216:	4b1a      	ldr	r3, [pc, #104]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x110>)
 8004218:	617b      	str	r3, [r7, #20]
      break;
 800421a:	e005      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800421c:	4b19      	ldr	r3, [pc, #100]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x114>)
 800421e:	617b      	str	r3, [r7, #20]
      break;
 8004220:	e002      	b.n	8004228 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	617b      	str	r3, [r7, #20]
      break;
 8004226:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004228:	4b13      	ldr	r3, [pc, #76]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	091b      	lsrs	r3, r3, #4
 800422e:	f003 0307 	and.w	r3, r3, #7
 8004232:	3301      	adds	r3, #1
 8004234:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004236:	4b10      	ldr	r3, [pc, #64]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	0a1b      	lsrs	r3, r3, #8
 800423c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	fb03 f202 	mul.w	r2, r3, r2
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	fbb2 f3f3 	udiv	r3, r2, r3
 800424c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800424e:	4b0a      	ldr	r3, [pc, #40]	@ (8004278 <HAL_RCC_GetSysClockFreq+0x108>)
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	0e5b      	lsrs	r3, r3, #25
 8004254:	f003 0303 	and.w	r3, r3, #3
 8004258:	3301      	adds	r3, #1
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	fbb2 f3f3 	udiv	r3, r2, r3
 8004266:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004268:	69bb      	ldr	r3, [r7, #24]
}
 800426a:	4618      	mov	r0, r3
 800426c:	3724      	adds	r7, #36	@ 0x24
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	40021000 	.word	0x40021000
 800427c:	08007278 	.word	0x08007278
 8004280:	00f42400 	.word	0x00f42400
 8004284:	007a1200 	.word	0x007a1200

08004288 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800428c:	4b03      	ldr	r3, [pc, #12]	@ (800429c <HAL_RCC_GetHCLKFreq+0x14>)
 800428e:	681b      	ldr	r3, [r3, #0]
}
 8004290:	4618      	mov	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	200000b8 	.word	0x200000b8

080042a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042a4:	f7ff fff0 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 80042a8:	4602      	mov	r2, r0
 80042aa:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	0a1b      	lsrs	r3, r3, #8
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	4904      	ldr	r1, [pc, #16]	@ (80042c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042b6:	5ccb      	ldrb	r3, [r1, r3]
 80042b8:	f003 031f 	and.w	r3, r3, #31
 80042bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000
 80042c8:	08007270 	.word	0x08007270

080042cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042d0:	f7ff ffda 	bl	8004288 <HAL_RCC_GetHCLKFreq>
 80042d4:	4602      	mov	r2, r0
 80042d6:	4b06      	ldr	r3, [pc, #24]	@ (80042f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	0adb      	lsrs	r3, r3, #11
 80042dc:	f003 0307 	and.w	r3, r3, #7
 80042e0:	4904      	ldr	r1, [pc, #16]	@ (80042f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042e2:	5ccb      	ldrb	r3, [r1, r3]
 80042e4:	f003 031f 	and.w	r3, r3, #31
 80042e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	40021000 	.word	0x40021000
 80042f4:	08007270 	.word	0x08007270

080042f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004300:	2300      	movs	r3, #0
 8004302:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004304:	4b2a      	ldr	r3, [pc, #168]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004310:	f7ff f968 	bl	80035e4 <HAL_PWREx_GetVoltageRange>
 8004314:	6178      	str	r0, [r7, #20]
 8004316:	e014      	b.n	8004342 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004318:	4b25      	ldr	r3, [pc, #148]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800431a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431c:	4a24      	ldr	r2, [pc, #144]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800431e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004322:	6593      	str	r3, [r2, #88]	@ 0x58
 8004324:	4b22      	ldr	r3, [pc, #136]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004330:	f7ff f958 	bl	80035e4 <HAL_PWREx_GetVoltageRange>
 8004334:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004336:	4b1e      	ldr	r3, [pc, #120]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433a:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004340:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004348:	d10b      	bne.n	8004362 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b80      	cmp	r3, #128	@ 0x80
 800434e:	d919      	bls.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2ba0      	cmp	r3, #160	@ 0xa0
 8004354:	d902      	bls.n	800435c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004356:	2302      	movs	r3, #2
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	e013      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800435c:	2301      	movs	r3, #1
 800435e:	613b      	str	r3, [r7, #16]
 8004360:	e010      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b80      	cmp	r3, #128	@ 0x80
 8004366:	d902      	bls.n	800436e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004368:	2303      	movs	r3, #3
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	e00a      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b80      	cmp	r3, #128	@ 0x80
 8004372:	d102      	bne.n	800437a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004374:	2302      	movs	r3, #2
 8004376:	613b      	str	r3, [r7, #16]
 8004378:	e004      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b70      	cmp	r3, #112	@ 0x70
 800437e:	d101      	bne.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004380:	2301      	movs	r3, #1
 8004382:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004384:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 0207 	bic.w	r2, r3, #7
 800438c:	4909      	ldr	r1, [pc, #36]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004394:	4b07      	ldr	r3, [pc, #28]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d001      	beq.n	80043a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3718      	adds	r7, #24
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40021000 	.word	0x40021000
 80043b4:	40022000 	.word	0x40022000

080043b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043c0:	2300      	movs	r3, #0
 80043c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043c4:	2300      	movs	r3, #0
 80043c6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 809e 	beq.w	8004512 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043d6:	2300      	movs	r3, #0
 80043d8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043da:	4b46      	ldr	r3, [pc, #280]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80043dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d101      	bne.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x32>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e000      	b.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x34>
 80043ea:	2300      	movs	r3, #0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00d      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043f0:	4b40      	ldr	r3, [pc, #256]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80043f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f4:	4a3f      	ldr	r2, [pc, #252]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80043f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80043fc:	4b3d      	ldr	r3, [pc, #244]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80043fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004400:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004404:	60bb      	str	r3, [r7, #8]
 8004406:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004408:	2301      	movs	r3, #1
 800440a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800440c:	4b3a      	ldr	r3, [pc, #232]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a39      	ldr	r2, [pc, #228]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8004412:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004416:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004418:	f7fe fe00 	bl	800301c <HAL_GetTick>
 800441c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800441e:	e009      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004420:	f7fe fdfc 	bl	800301c <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d902      	bls.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	74fb      	strb	r3, [r7, #19]
        break;
 8004432:	e005      	b.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004434:	4b30      	ldr	r3, [pc, #192]	@ (80044f8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0ef      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8004440:	7cfb      	ldrb	r3, [r7, #19]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d15a      	bne.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004446:	4b2b      	ldr	r3, [pc, #172]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800444c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004450:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d01e      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	429a      	cmp	r2, r3
 8004460:	d019      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004462:	4b24      	ldr	r3, [pc, #144]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004464:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004468:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800446c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800446e:	4b21      	ldr	r3, [pc, #132]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004474:	4a1f      	ldr	r2, [pc, #124]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004476:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800447a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800447e:	4b1d      	ldr	r3, [pc, #116]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004484:	4a1b      	ldr	r2, [pc, #108]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004486:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800448a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800448e:	4a19      	ldr	r2, [pc, #100]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f003 0301 	and.w	r3, r3, #1
 800449c:	2b00      	cmp	r3, #0
 800449e:	d016      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a0:	f7fe fdbc 	bl	800301c <HAL_GetTick>
 80044a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044a6:	e00b      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a8:	f7fe fdb8 	bl	800301c <HAL_GetTick>
 80044ac:	4602      	mov	r2, r0
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d902      	bls.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	74fb      	strb	r3, [r7, #19]
            break;
 80044be:	e006      	b.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044c0:	4b0c      	ldr	r3, [pc, #48]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d0ec      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80044ce:	7cfb      	ldrb	r3, [r7, #19]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d10b      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044d4:	4b07      	ldr	r3, [pc, #28]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e2:	4904      	ldr	r1, [pc, #16]	@ (80044f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80044ea:	e009      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044ec:	7cfb      	ldrb	r3, [r7, #19]
 80044ee:	74bb      	strb	r3, [r7, #18]
 80044f0:	e006      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80044f2:	bf00      	nop
 80044f4:	40021000 	.word	0x40021000
 80044f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044fc:	7cfb      	ldrb	r3, [r7, #19]
 80044fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004500:	7c7b      	ldrb	r3, [r7, #17]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d105      	bne.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004506:	4b6e      	ldr	r3, [pc, #440]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800450a:	4a6d      	ldr	r2, [pc, #436]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800450c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004510:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00a      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800451e:	4b68      	ldr	r3, [pc, #416]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004524:	f023 0203 	bic.w	r2, r3, #3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	4964      	ldr	r1, [pc, #400]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800452e:	4313      	orrs	r3, r2
 8004530:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004540:	4b5f      	ldr	r3, [pc, #380]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004546:	f023 020c 	bic.w	r2, r3, #12
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	495c      	ldr	r1, [pc, #368]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004550:	4313      	orrs	r3, r2
 8004552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0304 	and.w	r3, r3, #4
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004562:	4b57      	ldr	r3, [pc, #348]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004568:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	4953      	ldr	r1, [pc, #332]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004572:	4313      	orrs	r3, r2
 8004574:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0320 	and.w	r3, r3, #32
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004584:	4b4e      	ldr	r3, [pc, #312]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800458a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	494b      	ldr	r1, [pc, #300]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004594:	4313      	orrs	r3, r2
 8004596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80045a6:	4b46      	ldr	r3, [pc, #280]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	4942      	ldr	r1, [pc, #264]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d00a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80045c8:	4b3d      	ldr	r3, [pc, #244]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d6:	493a      	ldr	r1, [pc, #232]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045ea:	4b35      	ldr	r3, [pc, #212]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	4931      	ldr	r1, [pc, #196]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00a      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800460c:	4b2c      	ldr	r3, [pc, #176]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004612:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	4929      	ldr	r1, [pc, #164]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00a      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800462e:	4b24      	ldr	r3, [pc, #144]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004634:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4920      	ldr	r1, [pc, #128]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800463e:	4313      	orrs	r3, r2
 8004640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d015      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004650:	4b1b      	ldr	r3, [pc, #108]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004656:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465e:	4918      	ldr	r1, [pc, #96]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800466e:	d105      	bne.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004670:	4b13      	ldr	r3, [pc, #76]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	4a12      	ldr	r2, [pc, #72]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800467a:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d015      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004688:	4b0d      	ldr	r3, [pc, #52]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800468a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004696:	490a      	ldr	r1, [pc, #40]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046a6:	d105      	bne.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046a8:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	4a04      	ldr	r2, [pc, #16]	@ (80046c0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80046ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046b2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80046b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40021000 	.word	0x40021000

080046c4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e095      	b.n	8004802 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d108      	bne.n	80046f0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046e6:	d009      	beq.n	80046fc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	61da      	str	r2, [r3, #28]
 80046ee:	e005      	b.n	80046fc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2200      	movs	r2, #0
 80046f4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b00      	cmp	r3, #0
 800470c:	d106      	bne.n	800471c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7fc f98a 	bl	8000a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2202      	movs	r2, #2
 8004720:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004732:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800473c:	d902      	bls.n	8004744 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800473e:	2300      	movs	r3, #0
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	e002      	b.n	800474a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004748:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004752:	d007      	beq.n	8004764 <HAL_SPI_Init+0xa0>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800475c:	d002      	beq.n	8004764 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	431a      	orrs	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	431a      	orrs	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004792:	431a      	orrs	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800479c:	431a      	orrs	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047a6:	ea42 0103 	orr.w	r1, r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	0c1b      	lsrs	r3, r3, #16
 80047c0:	f003 0204 	and.w	r2, r3, #4
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c8:	f003 0310 	and.w	r3, r3, #16
 80047cc:	431a      	orrs	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d2:	f003 0308 	and.w	r3, r3, #8
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80047e0:	ea42 0103 	orr.w	r1, r2, r3
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b088      	sub	sp, #32
 800480e:	af00      	add	r7, sp, #0
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	603b      	str	r3, [r7, #0]
 8004816:	4613      	mov	r3, r2
 8004818:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800481a:	f7fe fbff 	bl	800301c <HAL_GetTick>
 800481e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004820:	88fb      	ldrh	r3, [r7, #6]
 8004822:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b01      	cmp	r3, #1
 800482e:	d001      	beq.n	8004834 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004830:	2302      	movs	r3, #2
 8004832:	e15c      	b.n	8004aee <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <HAL_SPI_Transmit+0x36>
 800483a:	88fb      	ldrh	r3, [r7, #6]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e154      	b.n	8004aee <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800484a:	2b01      	cmp	r3, #1
 800484c:	d101      	bne.n	8004852 <HAL_SPI_Transmit+0x48>
 800484e:	2302      	movs	r3, #2
 8004850:	e14d      	b.n	8004aee <HAL_SPI_Transmit+0x2e4>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2203      	movs	r2, #3
 800485e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	88fa      	ldrh	r2, [r7, #6]
 8004872:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	88fa      	ldrh	r2, [r7, #6]
 8004878:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048a4:	d10f      	bne.n	80048c6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048d0:	2b40      	cmp	r3, #64	@ 0x40
 80048d2:	d007      	beq.n	80048e4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048ec:	d952      	bls.n	8004994 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d002      	beq.n	80048fc <HAL_SPI_Transmit+0xf2>
 80048f6:	8b7b      	ldrh	r3, [r7, #26]
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d145      	bne.n	8004988 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004900:	881a      	ldrh	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	1c9a      	adds	r2, r3, #2
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004920:	e032      	b.n	8004988 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b02      	cmp	r3, #2
 800492e:	d112      	bne.n	8004956 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004934:	881a      	ldrh	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004940:	1c9a      	adds	r2, r3, #2
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800494a:	b29b      	uxth	r3, r3
 800494c:	3b01      	subs	r3, #1
 800494e:	b29a      	uxth	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004954:	e018      	b.n	8004988 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004956:	f7fe fb61 	bl	800301c <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d803      	bhi.n	800496e <HAL_SPI_Transmit+0x164>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496c:	d102      	bne.n	8004974 <HAL_SPI_Transmit+0x16a>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d109      	bne.n	8004988 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e0b2      	b.n	8004aee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800498c:	b29b      	uxth	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1c7      	bne.n	8004922 <HAL_SPI_Transmit+0x118>
 8004992:	e083      	b.n	8004a9c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d002      	beq.n	80049a2 <HAL_SPI_Transmit+0x198>
 800499c:	8b7b      	ldrh	r3, [r7, #26]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d177      	bne.n	8004a92 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d912      	bls.n	80049d2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b0:	881a      	ldrh	r2, [r3, #0]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049bc:	1c9a      	adds	r2, r3, #2
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b02      	subs	r3, #2
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049d0:	e05f      	b.n	8004a92 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	330c      	adds	r3, #12
 80049dc:	7812      	ldrb	r2, [r2, #0]
 80049de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e4:	1c5a      	adds	r2, r3, #1
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	3b01      	subs	r3, #1
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80049f8:	e04b      	b.n	8004a92 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d12b      	bne.n	8004a60 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d912      	bls.n	8004a38 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a16:	881a      	ldrh	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a22:	1c9a      	adds	r2, r3, #2
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	3b02      	subs	r3, #2
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a36:	e02c      	b.n	8004a92 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	7812      	ldrb	r2, [r2, #0]
 8004a44:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4a:	1c5a      	adds	r2, r3, #1
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	3b01      	subs	r3, #1
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a5e:	e018      	b.n	8004a92 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a60:	f7fe fadc 	bl	800301c <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d803      	bhi.n	8004a78 <HAL_SPI_Transmit+0x26e>
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a76:	d102      	bne.n	8004a7e <HAL_SPI_Transmit+0x274>
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2201      	movs	r2, #1
 8004a82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e02d      	b.n	8004aee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1ae      	bne.n	80049fa <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a9c:	69fa      	ldr	r2, [r7, #28]
 8004a9e:	6839      	ldr	r1, [r7, #0]
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f000 fcf5 	bl	8005490 <SPI_EndRxTxTransaction>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d002      	beq.n	8004ab2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d10a      	bne.n	8004ad0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004aba:	2300      	movs	r3, #0
 8004abc:	617b      	str	r3, [r7, #20]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	617b      	str	r3, [r7, #20]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e000      	b.n	8004aee <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004aec:	2300      	movs	r3, #0
  }
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3720      	adds	r7, #32
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b088      	sub	sp, #32
 8004afa:	af02      	add	r7, sp, #8
 8004afc:	60f8      	str	r0, [r7, #12]
 8004afe:	60b9      	str	r1, [r7, #8]
 8004b00:	603b      	str	r3, [r7, #0]
 8004b02:	4613      	mov	r3, r2
 8004b04:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d001      	beq.n	8004b16 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004b12:	2302      	movs	r3, #2
 8004b14:	e123      	b.n	8004d5e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b1e:	d112      	bne.n	8004b46 <HAL_SPI_Receive+0x50>
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10e      	bne.n	8004b46 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2204      	movs	r2, #4
 8004b2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b30:	88fa      	ldrh	r2, [r7, #6]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	4613      	mov	r3, r2
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	68b9      	ldr	r1, [r7, #8]
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f912 	bl	8004d66 <HAL_SPI_TransmitReceive>
 8004b42:	4603      	mov	r3, r0
 8004b44:	e10b      	b.n	8004d5e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b46:	f7fe fa69 	bl	800301c <HAL_GetTick>
 8004b4a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d002      	beq.n	8004b58 <HAL_SPI_Receive+0x62>
 8004b52:	88fb      	ldrh	r3, [r7, #6]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e100      	b.n	8004d5e <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_SPI_Receive+0x74>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e0f9      	b.n	8004d5e <HAL_SPI_Receive+0x268>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2204      	movs	r2, #4
 8004b76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	88fa      	ldrh	r2, [r7, #6]
 8004b8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	88fa      	ldrh	r2, [r7, #6]
 8004b92:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bbc:	d908      	bls.n	8004bd0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004bcc:	605a      	str	r2, [r3, #4]
 8004bce:	e007      	b.n	8004be0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004bde:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004be8:	d10f      	bne.n	8004c0a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bf8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c08:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c14:	2b40      	cmp	r3, #64	@ 0x40
 8004c16:	d007      	beq.n	8004c28 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c26:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c30:	d875      	bhi.n	8004d1e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004c32:	e037      	b.n	8004ca4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	f003 0301 	and.w	r3, r3, #1
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d117      	bne.n	8004c72 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f103 020c 	add.w	r2, r3, #12
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c4e:	7812      	ldrb	r2, [r2, #0]
 8004c50:	b2d2      	uxtb	r2, r2
 8004c52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004c70:	e018      	b.n	8004ca4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c72:	f7fe f9d3 	bl	800301c <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	683a      	ldr	r2, [r7, #0]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d803      	bhi.n	8004c8a <HAL_SPI_Receive+0x194>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c88:	d102      	bne.n	8004c90 <HAL_SPI_Receive+0x19a>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d109      	bne.n	8004ca4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e05c      	b.n	8004d5e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1c1      	bne.n	8004c34 <HAL_SPI_Receive+0x13e>
 8004cb0:	e03b      	b.n	8004d2a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d115      	bne.n	8004cec <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cca:	b292      	uxth	r2, r2
 8004ccc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd2:	1c9a      	adds	r2, r3, #2
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	3b01      	subs	r3, #1
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004cea:	e018      	b.n	8004d1e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cec:	f7fe f996 	bl	800301c <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d803      	bhi.n	8004d04 <HAL_SPI_Receive+0x20e>
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d102      	bne.n	8004d0a <HAL_SPI_Receive+0x214>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d109      	bne.n	8004d1e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	e01f      	b.n	8004d5e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d1c3      	bne.n	8004cb2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	6839      	ldr	r1, [r7, #0]
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 fb56 	bl	80053e0 <SPI_EndRxTransaction>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d002      	beq.n	8004d40 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e000      	b.n	8004d5e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
  }
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3718      	adds	r7, #24
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b08a      	sub	sp, #40	@ 0x28
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d74:	2301      	movs	r3, #1
 8004d76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d78:	f7fe f950 	bl	800301c <HAL_GetTick>
 8004d7c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d84:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d8c:	887b      	ldrh	r3, [r7, #2]
 8004d8e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004d90:	887b      	ldrh	r3, [r7, #2]
 8004d92:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d94:	7ffb      	ldrb	r3, [r7, #31]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d00c      	beq.n	8004db4 <HAL_SPI_TransmitReceive+0x4e>
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004da0:	d106      	bne.n	8004db0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d102      	bne.n	8004db0 <HAL_SPI_TransmitReceive+0x4a>
 8004daa:	7ffb      	ldrb	r3, [r7, #31]
 8004dac:	2b04      	cmp	r3, #4
 8004dae:	d001      	beq.n	8004db4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004db0:	2302      	movs	r3, #2
 8004db2:	e1f3      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d005      	beq.n	8004dc6 <HAL_SPI_TransmitReceive+0x60>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <HAL_SPI_TransmitReceive+0x60>
 8004dc0:	887b      	ldrh	r3, [r7, #2]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e1e8      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d101      	bne.n	8004dd8 <HAL_SPI_TransmitReceive+0x72>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	e1e1      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2b04      	cmp	r3, #4
 8004dea:	d003      	beq.n	8004df4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2205      	movs	r2, #5
 8004df0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	887a      	ldrh	r2, [r7, #2]
 8004e04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	887a      	ldrh	r2, [r7, #2]
 8004e0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	887a      	ldrh	r2, [r7, #2]
 8004e1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	887a      	ldrh	r2, [r7, #2]
 8004e20:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e36:	d802      	bhi.n	8004e3e <HAL_SPI_TransmitReceive+0xd8>
 8004e38:	8abb      	ldrh	r3, [r7, #20]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d908      	bls.n	8004e50 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e4c:	605a      	str	r2, [r3, #4]
 8004e4e:	e007      	b.n	8004e60 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e5e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6a:	2b40      	cmp	r3, #64	@ 0x40
 8004e6c:	d007      	beq.n	8004e7e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e86:	f240 8083 	bls.w	8004f90 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <HAL_SPI_TransmitReceive+0x132>
 8004e92:	8afb      	ldrh	r3, [r7, #22]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d16f      	bne.n	8004f78 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9c:	881a      	ldrh	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea8:	1c9a      	adds	r2, r3, #2
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ebc:	e05c      	b.n	8004f78 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f003 0302 	and.w	r3, r3, #2
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d11b      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x19e>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d016      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x19e>
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d113      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee0:	881a      	ldrh	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	1c9a      	adds	r2, r3, #2
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d11c      	bne.n	8004f4c <HAL_SPI_TransmitReceive+0x1e6>
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d016      	beq.n	8004f4c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f28:	b292      	uxth	r2, r2
 8004f2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f30:	1c9a      	adds	r2, r3, #2
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f4c:	f7fe f866 	bl	800301c <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d80d      	bhi.n	8004f78 <HAL_SPI_TransmitReceive+0x212>
 8004f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f62:	d009      	beq.n	8004f78 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	e111      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d19d      	bne.n	8004ebe <HAL_SPI_TransmitReceive+0x158>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d197      	bne.n	8004ebe <HAL_SPI_TransmitReceive+0x158>
 8004f8e:	e0e5      	b.n	800515c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d003      	beq.n	8004fa0 <HAL_SPI_TransmitReceive+0x23a>
 8004f98:	8afb      	ldrh	r3, [r7, #22]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	f040 80d1 	bne.w	8005142 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d912      	bls.n	8004fd0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fae:	881a      	ldrh	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fba:	1c9a      	adds	r2, r3, #2
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	3b02      	subs	r3, #2
 8004fc8:	b29a      	uxth	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004fce:	e0b8      	b.n	8005142 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	330c      	adds	r3, #12
 8004fda:	7812      	ldrb	r2, [r2, #0]
 8004fdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe2:	1c5a      	adds	r2, r3, #1
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ff6:	e0a4      	b.n	8005142 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b02      	cmp	r3, #2
 8005004:	d134      	bne.n	8005070 <HAL_SPI_TransmitReceive+0x30a>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800500a:	b29b      	uxth	r3, r3
 800500c:	2b00      	cmp	r3, #0
 800500e:	d02f      	beq.n	8005070 <HAL_SPI_TransmitReceive+0x30a>
 8005010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005012:	2b01      	cmp	r3, #1
 8005014:	d12c      	bne.n	8005070 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b01      	cmp	r3, #1
 800501e:	d912      	bls.n	8005046 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005024:	881a      	ldrh	r2, [r3, #0]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005030:	1c9a      	adds	r2, r3, #2
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800503a:	b29b      	uxth	r3, r3
 800503c:	3b02      	subs	r3, #2
 800503e:	b29a      	uxth	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005044:	e012      	b.n	800506c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	330c      	adds	r3, #12
 8005050:	7812      	ldrb	r2, [r2, #0]
 8005052:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005062:	b29b      	uxth	r3, r3
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800506c:	2300      	movs	r3, #0
 800506e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b01      	cmp	r3, #1
 800507c:	d148      	bne.n	8005110 <HAL_SPI_TransmitReceive+0x3aa>
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005084:	b29b      	uxth	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d042      	beq.n	8005110 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005090:	b29b      	uxth	r3, r3
 8005092:	2b01      	cmp	r3, #1
 8005094:	d923      	bls.n	80050de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68da      	ldr	r2, [r3, #12]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a0:	b292      	uxth	r2, r2
 80050a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a8:	1c9a      	adds	r2, r3, #2
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b02      	subs	r3, #2
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d81f      	bhi.n	800510c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80050da:	605a      	str	r2, [r3, #4]
 80050dc:	e016      	b.n	800510c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f103 020c 	add.w	r2, r3, #12
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ea:	7812      	ldrb	r2, [r2, #0]
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005100:	b29b      	uxth	r3, r3
 8005102:	3b01      	subs	r3, #1
 8005104:	b29a      	uxth	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800510c:	2301      	movs	r3, #1
 800510e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005110:	f7fd ff84 	bl	800301c <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800511c:	429a      	cmp	r2, r3
 800511e:	d803      	bhi.n	8005128 <HAL_SPI_TransmitReceive+0x3c2>
 8005120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005126:	d102      	bne.n	800512e <HAL_SPI_TransmitReceive+0x3c8>
 8005128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800512a:	2b00      	cmp	r3, #0
 800512c:	d109      	bne.n	8005142 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e02c      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005146:	b29b      	uxth	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	f47f af55 	bne.w	8004ff8 <HAL_SPI_TransmitReceive+0x292>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	f47f af4e 	bne.w	8004ff8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800515c:	6a3a      	ldr	r2, [r7, #32]
 800515e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 f995 	bl	8005490 <SPI_EndRxTxTransaction>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d008      	beq.n	800517e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2220      	movs	r2, #32
 8005170:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e00e      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2201      	movs	r2, #1
 8005182:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800519a:	2300      	movs	r3, #0
  }
}
 800519c:	4618      	mov	r0, r3
 800519e:	3728      	adds	r7, #40	@ 0x28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	4613      	mov	r3, r2
 80051b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051b4:	f7fd ff32 	bl	800301c <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	4413      	add	r3, r2
 80051c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051c4:	f7fd ff2a 	bl	800301c <HAL_GetTick>
 80051c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051ca:	4b39      	ldr	r3, [pc, #228]	@ (80052b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	015b      	lsls	r3, r3, #5
 80051d0:	0d1b      	lsrs	r3, r3, #20
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	fb02 f303 	mul.w	r3, r2, r3
 80051d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051da:	e054      	b.n	8005286 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e2:	d050      	beq.n	8005286 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051e4:	f7fd ff1a 	bl	800301c <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	69fa      	ldr	r2, [r7, #28]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d902      	bls.n	80051fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d13d      	bne.n	8005276 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005208:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005212:	d111      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800521c:	d004      	beq.n	8005228 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005226:	d107      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005236:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005240:	d10f      	bne.n	8005262 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005260:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e017      	b.n	80052a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	3b01      	subs	r3, #1
 8005284:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	4013      	ands	r3, r2
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	429a      	cmp	r2, r3
 8005294:	bf0c      	ite	eq
 8005296:	2301      	moveq	r3, #1
 8005298:	2300      	movne	r3, #0
 800529a:	b2db      	uxtb	r3, r3
 800529c:	461a      	mov	r2, r3
 800529e:	79fb      	ldrb	r3, [r7, #7]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d19b      	bne.n	80051dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3720      	adds	r7, #32
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	200000b8 	.word	0x200000b8

080052b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08a      	sub	sp, #40	@ 0x28
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
 80052c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80052c2:	2300      	movs	r3, #0
 80052c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052c6:	f7fd fea9 	bl	800301c <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	4413      	add	r3, r2
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80052d6:	f7fd fea1 	bl	800301c <HAL_GetTick>
 80052da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052e4:	4b3d      	ldr	r3, [pc, #244]	@ (80053dc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	4613      	mov	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	00da      	lsls	r2, r3, #3
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	0d1b      	lsrs	r3, r3, #20
 80052f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052f6:	fb02 f303 	mul.w	r3, r2, r3
 80052fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052fc:	e060      	b.n	80053c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005304:	d107      	bne.n	8005316 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d104      	bne.n	8005316 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	b2db      	uxtb	r3, r3
 8005312:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005314:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d050      	beq.n	80053c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800531e:	f7fd fe7d 	bl	800301c <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	6a3b      	ldr	r3, [r7, #32]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800532a:	429a      	cmp	r2, r3
 800532c:	d902      	bls.n	8005334 <SPI_WaitFifoStateUntilTimeout+0x80>
 800532e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005330:	2b00      	cmp	r3, #0
 8005332:	d13d      	bne.n	80053b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005342:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800534c:	d111      	bne.n	8005372 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005356:	d004      	beq.n	8005362 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005360:	d107      	bne.n	8005372 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005370:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005376:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800537a:	d10f      	bne.n	800539c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800539a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e010      	b.n	80053d2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	3b01      	subs	r3, #1
 80053be:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689a      	ldr	r2, [r3, #8]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	4013      	ands	r3, r2
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d196      	bne.n	80052fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3728      	adds	r7, #40	@ 0x28
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	200000b8 	.word	0x200000b8

080053e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af02      	add	r7, sp, #8
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053f4:	d111      	bne.n	800541a <SPI_EndRxTransaction+0x3a>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053fe:	d004      	beq.n	800540a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005408:	d107      	bne.n	800541a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005418:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	2200      	movs	r2, #0
 8005422:	2180      	movs	r1, #128	@ 0x80
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f7ff febd 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d007      	beq.n	8005440 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005434:	f043 0220 	orr.w	r2, r3, #32
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800543c:	2303      	movs	r3, #3
 800543e:	e023      	b.n	8005488 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005448:	d11d      	bne.n	8005486 <SPI_EndRxTransaction+0xa6>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005452:	d004      	beq.n	800545e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800545c:	d113      	bne.n	8005486 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2200      	movs	r2, #0
 8005466:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f7ff ff22 	bl	80052b4 <SPI_WaitFifoStateUntilTimeout>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d007      	beq.n	8005486 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800547a:	f043 0220 	orr.w	r2, r3, #32
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e000      	b.n	8005488 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af02      	add	r7, sp, #8
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	9300      	str	r3, [sp, #0]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff ff03 	bl	80052b4 <SPI_WaitFifoStateUntilTimeout>
 80054ae:	4603      	mov	r3, r0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d007      	beq.n	80054c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054b8:	f043 0220 	orr.w	r2, r3, #32
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e027      	b.n	8005514 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	2200      	movs	r2, #0
 80054cc:	2180      	movs	r1, #128	@ 0x80
 80054ce:	68f8      	ldr	r0, [r7, #12]
 80054d0:	f7ff fe68 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d007      	beq.n	80054ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054de:	f043 0220 	orr.w	r2, r3, #32
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e014      	b.n	8005514 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f7ff fedc 	bl	80052b4 <SPI_WaitFifoStateUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d007      	beq.n	8005512 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005506:	f043 0220 	orr.w	r2, r3, #32
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e000      	b.n	8005514 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e048      	b.n	80055c0 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005532:	2b00      	cmp	r3, #0
 8005534:	d106      	bne.n	8005544 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7fb faba 	bl	8000ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2224      	movs	r2, #36	@ 0x24
 8005548:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 0201 	bic.w	r2, r2, #1
 8005558:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555e:	2b00      	cmp	r3, #0
 8005560:	d002      	beq.n	8005568 <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 fb14 	bl	8005b90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f8b7 	bl	80056dc <UART_SetConfig>
 800556e:	4603      	mov	r3, r0
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e023      	b.n	80055c0 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005586:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689a      	ldr	r2, [r3, #8]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8005596:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689a      	ldr	r2, [r3, #8]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0208 	orr.w	r2, r2, #8
 80055a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f000 fb8b 	bl	8005cd4 <UART_CheckIdleState>
 80055be:	4603      	mov	r3, r0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08a      	sub	sp, #40	@ 0x28
 80055cc:	af02      	add	r7, sp, #8
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	603b      	str	r3, [r7, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d177      	bne.n	80056d0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d002      	beq.n	80055ec <HAL_UART_Transmit+0x24>
 80055e6:	88fb      	ldrh	r3, [r7, #6]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e070      	b.n	80056d2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2221      	movs	r2, #33	@ 0x21
 80055fc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055fe:	f7fd fd0d 	bl	800301c <HAL_GetTick>
 8005602:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	88fa      	ldrh	r2, [r7, #6]
 8005608:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	88fa      	ldrh	r2, [r7, #6]
 8005610:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800561c:	d108      	bne.n	8005630 <HAL_UART_Transmit+0x68>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d104      	bne.n	8005630 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005626:	2300      	movs	r3, #0
 8005628:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	61bb      	str	r3, [r7, #24]
 800562e:	e003      	b.n	8005638 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005634:	2300      	movs	r3, #0
 8005636:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005638:	e02f      	b.n	800569a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	9300      	str	r3, [sp, #0]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	2200      	movs	r2, #0
 8005642:	2180      	movs	r1, #128	@ 0x80
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 fbed 	bl	8005e24 <UART_WaitOnFlagUntilTimeout>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d004      	beq.n	800565a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2220      	movs	r2, #32
 8005654:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e03b      	b.n	80056d2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10b      	bne.n	8005678 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	881a      	ldrh	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800566c:	b292      	uxth	r2, r2
 800566e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	3302      	adds	r3, #2
 8005674:	61bb      	str	r3, [r7, #24]
 8005676:	e007      	b.n	8005688 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	781a      	ldrb	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005682:	69fb      	ldr	r3, [r7, #28]
 8005684:	3301      	adds	r3, #1
 8005686:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800568e:	b29b      	uxth	r3, r3
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1c9      	bne.n	800563a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	9300      	str	r3, [sp, #0]
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	2200      	movs	r2, #0
 80056ae:	2140      	movs	r1, #64	@ 0x40
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 fbb7 	bl	8005e24 <UART_WaitOnFlagUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d004      	beq.n	80056c6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	2220      	movs	r2, #32
 80056c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e005      	b.n	80056d2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2220      	movs	r2, #32
 80056ca:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80056cc:	2300      	movs	r3, #0
 80056ce:	e000      	b.n	80056d2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80056d0:	2302      	movs	r3, #2
  }
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3720      	adds	r7, #32
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
	...

080056dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056e0:	b08a      	sub	sp, #40	@ 0x28
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056e6:	2300      	movs	r3, #0
 80056e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	689a      	ldr	r2, [r3, #8]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	431a      	orrs	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	431a      	orrs	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	4313      	orrs	r3, r2
 8005702:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	4b9e      	ldr	r3, [pc, #632]	@ (8005984 <UART_SetConfig+0x2a8>)
 800570c:	4013      	ands	r3, r2
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005714:	430b      	orrs	r3, r1
 8005716:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	699b      	ldr	r3, [r3, #24]
 8005732:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a93      	ldr	r2, [pc, #588]	@ (8005988 <UART_SetConfig+0x2ac>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d004      	beq.n	8005748 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005744:	4313      	orrs	r3, r2
 8005746:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005758:	430a      	orrs	r2, r1
 800575a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a8a      	ldr	r2, [pc, #552]	@ (800598c <UART_SetConfig+0x2b0>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d126      	bne.n	80057b4 <UART_SetConfig+0xd8>
 8005766:	4b8a      	ldr	r3, [pc, #552]	@ (8005990 <UART_SetConfig+0x2b4>)
 8005768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800576c:	f003 0303 	and.w	r3, r3, #3
 8005770:	2b03      	cmp	r3, #3
 8005772:	d81b      	bhi.n	80057ac <UART_SetConfig+0xd0>
 8005774:	a201      	add	r2, pc, #4	@ (adr r2, 800577c <UART_SetConfig+0xa0>)
 8005776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577a:	bf00      	nop
 800577c:	0800578d 	.word	0x0800578d
 8005780:	0800579d 	.word	0x0800579d
 8005784:	08005795 	.word	0x08005795
 8005788:	080057a5 	.word	0x080057a5
 800578c:	2301      	movs	r3, #1
 800578e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005792:	e0ab      	b.n	80058ec <UART_SetConfig+0x210>
 8005794:	2302      	movs	r3, #2
 8005796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800579a:	e0a7      	b.n	80058ec <UART_SetConfig+0x210>
 800579c:	2304      	movs	r3, #4
 800579e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057a2:	e0a3      	b.n	80058ec <UART_SetConfig+0x210>
 80057a4:	2308      	movs	r3, #8
 80057a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057aa:	e09f      	b.n	80058ec <UART_SetConfig+0x210>
 80057ac:	2310      	movs	r3, #16
 80057ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057b2:	e09b      	b.n	80058ec <UART_SetConfig+0x210>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a76      	ldr	r2, [pc, #472]	@ (8005994 <UART_SetConfig+0x2b8>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d138      	bne.n	8005830 <UART_SetConfig+0x154>
 80057be:	4b74      	ldr	r3, [pc, #464]	@ (8005990 <UART_SetConfig+0x2b4>)
 80057c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c4:	f003 030c 	and.w	r3, r3, #12
 80057c8:	2b0c      	cmp	r3, #12
 80057ca:	d82d      	bhi.n	8005828 <UART_SetConfig+0x14c>
 80057cc:	a201      	add	r2, pc, #4	@ (adr r2, 80057d4 <UART_SetConfig+0xf8>)
 80057ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057d2:	bf00      	nop
 80057d4:	08005809 	.word	0x08005809
 80057d8:	08005829 	.word	0x08005829
 80057dc:	08005829 	.word	0x08005829
 80057e0:	08005829 	.word	0x08005829
 80057e4:	08005819 	.word	0x08005819
 80057e8:	08005829 	.word	0x08005829
 80057ec:	08005829 	.word	0x08005829
 80057f0:	08005829 	.word	0x08005829
 80057f4:	08005811 	.word	0x08005811
 80057f8:	08005829 	.word	0x08005829
 80057fc:	08005829 	.word	0x08005829
 8005800:	08005829 	.word	0x08005829
 8005804:	08005821 	.word	0x08005821
 8005808:	2300      	movs	r3, #0
 800580a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800580e:	e06d      	b.n	80058ec <UART_SetConfig+0x210>
 8005810:	2302      	movs	r3, #2
 8005812:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005816:	e069      	b.n	80058ec <UART_SetConfig+0x210>
 8005818:	2304      	movs	r3, #4
 800581a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800581e:	e065      	b.n	80058ec <UART_SetConfig+0x210>
 8005820:	2308      	movs	r3, #8
 8005822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005826:	e061      	b.n	80058ec <UART_SetConfig+0x210>
 8005828:	2310      	movs	r3, #16
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800582e:	e05d      	b.n	80058ec <UART_SetConfig+0x210>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a58      	ldr	r2, [pc, #352]	@ (8005998 <UART_SetConfig+0x2bc>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d125      	bne.n	8005886 <UART_SetConfig+0x1aa>
 800583a:	4b55      	ldr	r3, [pc, #340]	@ (8005990 <UART_SetConfig+0x2b4>)
 800583c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005840:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005844:	2b30      	cmp	r3, #48	@ 0x30
 8005846:	d016      	beq.n	8005876 <UART_SetConfig+0x19a>
 8005848:	2b30      	cmp	r3, #48	@ 0x30
 800584a:	d818      	bhi.n	800587e <UART_SetConfig+0x1a2>
 800584c:	2b20      	cmp	r3, #32
 800584e:	d00a      	beq.n	8005866 <UART_SetConfig+0x18a>
 8005850:	2b20      	cmp	r3, #32
 8005852:	d814      	bhi.n	800587e <UART_SetConfig+0x1a2>
 8005854:	2b00      	cmp	r3, #0
 8005856:	d002      	beq.n	800585e <UART_SetConfig+0x182>
 8005858:	2b10      	cmp	r3, #16
 800585a:	d008      	beq.n	800586e <UART_SetConfig+0x192>
 800585c:	e00f      	b.n	800587e <UART_SetConfig+0x1a2>
 800585e:	2300      	movs	r3, #0
 8005860:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005864:	e042      	b.n	80058ec <UART_SetConfig+0x210>
 8005866:	2302      	movs	r3, #2
 8005868:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800586c:	e03e      	b.n	80058ec <UART_SetConfig+0x210>
 800586e:	2304      	movs	r3, #4
 8005870:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005874:	e03a      	b.n	80058ec <UART_SetConfig+0x210>
 8005876:	2308      	movs	r3, #8
 8005878:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800587c:	e036      	b.n	80058ec <UART_SetConfig+0x210>
 800587e:	2310      	movs	r3, #16
 8005880:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005884:	e032      	b.n	80058ec <UART_SetConfig+0x210>
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a3f      	ldr	r2, [pc, #252]	@ (8005988 <UART_SetConfig+0x2ac>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d12a      	bne.n	80058e6 <UART_SetConfig+0x20a>
 8005890:	4b3f      	ldr	r3, [pc, #252]	@ (8005990 <UART_SetConfig+0x2b4>)
 8005892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005896:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800589a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800589e:	d01a      	beq.n	80058d6 <UART_SetConfig+0x1fa>
 80058a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80058a4:	d81b      	bhi.n	80058de <UART_SetConfig+0x202>
 80058a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058aa:	d00c      	beq.n	80058c6 <UART_SetConfig+0x1ea>
 80058ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058b0:	d815      	bhi.n	80058de <UART_SetConfig+0x202>
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d003      	beq.n	80058be <UART_SetConfig+0x1e2>
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ba:	d008      	beq.n	80058ce <UART_SetConfig+0x1f2>
 80058bc:	e00f      	b.n	80058de <UART_SetConfig+0x202>
 80058be:	2300      	movs	r3, #0
 80058c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058c4:	e012      	b.n	80058ec <UART_SetConfig+0x210>
 80058c6:	2302      	movs	r3, #2
 80058c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058cc:	e00e      	b.n	80058ec <UART_SetConfig+0x210>
 80058ce:	2304      	movs	r3, #4
 80058d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058d4:	e00a      	b.n	80058ec <UART_SetConfig+0x210>
 80058d6:	2308      	movs	r3, #8
 80058d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058dc:	e006      	b.n	80058ec <UART_SetConfig+0x210>
 80058de:	2310      	movs	r3, #16
 80058e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058e4:	e002      	b.n	80058ec <UART_SetConfig+0x210>
 80058e6:	2310      	movs	r3, #16
 80058e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a25      	ldr	r2, [pc, #148]	@ (8005988 <UART_SetConfig+0x2ac>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	f040 808a 	bne.w	8005a0c <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d824      	bhi.n	800594a <UART_SetConfig+0x26e>
 8005900:	a201      	add	r2, pc, #4	@ (adr r2, 8005908 <UART_SetConfig+0x22c>)
 8005902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005906:	bf00      	nop
 8005908:	0800592d 	.word	0x0800592d
 800590c:	0800594b 	.word	0x0800594b
 8005910:	08005935 	.word	0x08005935
 8005914:	0800594b 	.word	0x0800594b
 8005918:	0800593b 	.word	0x0800593b
 800591c:	0800594b 	.word	0x0800594b
 8005920:	0800594b 	.word	0x0800594b
 8005924:	0800594b 	.word	0x0800594b
 8005928:	08005943 	.word	0x08005943
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800592c:	f7fe fcb8 	bl	80042a0 <HAL_RCC_GetPCLK1Freq>
 8005930:	61f8      	str	r0, [r7, #28]
        break;
 8005932:	e010      	b.n	8005956 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005934:	4b19      	ldr	r3, [pc, #100]	@ (800599c <UART_SetConfig+0x2c0>)
 8005936:	61fb      	str	r3, [r7, #28]
        break;
 8005938:	e00d      	b.n	8005956 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800593a:	f7fe fc19 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 800593e:	61f8      	str	r0, [r7, #28]
        break;
 8005940:	e009      	b.n	8005956 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005946:	61fb      	str	r3, [r7, #28]
        break;
 8005948:	e005      	b.n	8005956 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800594a:	2300      	movs	r3, #0
 800594c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005954:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8109 	beq.w	8005b70 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	685a      	ldr	r2, [r3, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	4413      	add	r3, r2
 8005968:	69fa      	ldr	r2, [r7, #28]
 800596a:	429a      	cmp	r2, r3
 800596c:	d305      	bcc.n	800597a <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005974:	69fa      	ldr	r2, [r7, #28]
 8005976:	429a      	cmp	r2, r3
 8005978:	d912      	bls.n	80059a0 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005980:	e0f6      	b.n	8005b70 <UART_SetConfig+0x494>
 8005982:	bf00      	nop
 8005984:	efff69f3 	.word	0xefff69f3
 8005988:	40008000 	.word	0x40008000
 800598c:	40013800 	.word	0x40013800
 8005990:	40021000 	.word	0x40021000
 8005994:	40004400 	.word	0x40004400
 8005998:	40004800 	.word	0x40004800
 800599c:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	2200      	movs	r2, #0
 80059a4:	461c      	mov	r4, r3
 80059a6:	4615      	mov	r5, r2
 80059a8:	f04f 0200 	mov.w	r2, #0
 80059ac:	f04f 0300 	mov.w	r3, #0
 80059b0:	022b      	lsls	r3, r5, #8
 80059b2:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80059b6:	0222      	lsls	r2, r4, #8
 80059b8:	68f9      	ldr	r1, [r7, #12]
 80059ba:	6849      	ldr	r1, [r1, #4]
 80059bc:	0849      	lsrs	r1, r1, #1
 80059be:	2000      	movs	r0, #0
 80059c0:	4688      	mov	r8, r1
 80059c2:	4681      	mov	r9, r0
 80059c4:	eb12 0a08 	adds.w	sl, r2, r8
 80059c8:	eb43 0b09 	adc.w	fp, r3, r9
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	603b      	str	r3, [r7, #0]
 80059d4:	607a      	str	r2, [r7, #4]
 80059d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059da:	4650      	mov	r0, sl
 80059dc:	4659      	mov	r1, fp
 80059de:	f7fa fc97 	bl	8000310 <__aeabi_uldivmod>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	4613      	mov	r3, r2
 80059e8:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059f0:	d308      	bcc.n	8005a04 <UART_SetConfig+0x328>
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059f8:	d204      	bcs.n	8005a04 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69ba      	ldr	r2, [r7, #24]
 8005a00:	60da      	str	r2, [r3, #12]
 8005a02:	e0b5      	b.n	8005b70 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a0a:	e0b1      	b.n	8005b70 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	69db      	ldr	r3, [r3, #28]
 8005a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a14:	d15d      	bne.n	8005ad2 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8005a16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d827      	bhi.n	8005a6e <UART_SetConfig+0x392>
 8005a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a24 <UART_SetConfig+0x348>)
 8005a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a24:	08005a49 	.word	0x08005a49
 8005a28:	08005a51 	.word	0x08005a51
 8005a2c:	08005a59 	.word	0x08005a59
 8005a30:	08005a6f 	.word	0x08005a6f
 8005a34:	08005a5f 	.word	0x08005a5f
 8005a38:	08005a6f 	.word	0x08005a6f
 8005a3c:	08005a6f 	.word	0x08005a6f
 8005a40:	08005a6f 	.word	0x08005a6f
 8005a44:	08005a67 	.word	0x08005a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a48:	f7fe fc2a 	bl	80042a0 <HAL_RCC_GetPCLK1Freq>
 8005a4c:	61f8      	str	r0, [r7, #28]
        break;
 8005a4e:	e014      	b.n	8005a7a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a50:	f7fe fc3c 	bl	80042cc <HAL_RCC_GetPCLK2Freq>
 8005a54:	61f8      	str	r0, [r7, #28]
        break;
 8005a56:	e010      	b.n	8005a7a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a58:	4b4c      	ldr	r3, [pc, #304]	@ (8005b8c <UART_SetConfig+0x4b0>)
 8005a5a:	61fb      	str	r3, [r7, #28]
        break;
 8005a5c:	e00d      	b.n	8005a7a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a5e:	f7fe fb87 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8005a62:	61f8      	str	r0, [r7, #28]
        break;
 8005a64:	e009      	b.n	8005a7a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a6a:	61fb      	str	r3, [r7, #28]
        break;
 8005a6c:	e005      	b.n	8005a7a <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005a78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d077      	beq.n	8005b70 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	005a      	lsls	r2, r3, #1
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	085b      	lsrs	r3, r3, #1
 8005a8a:	441a      	add	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a94:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a96:	69bb      	ldr	r3, [r7, #24]
 8005a98:	2b0f      	cmp	r3, #15
 8005a9a:	d916      	bls.n	8005aca <UART_SetConfig+0x3ee>
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aa2:	d212      	bcs.n	8005aca <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	f023 030f 	bic.w	r3, r3, #15
 8005aac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	085b      	lsrs	r3, r3, #1
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	f003 0307 	and.w	r3, r3, #7
 8005ab8:	b29a      	uxth	r2, r3
 8005aba:	8afb      	ldrh	r3, [r7, #22]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	8afa      	ldrh	r2, [r7, #22]
 8005ac6:	60da      	str	r2, [r3, #12]
 8005ac8:	e052      	b.n	8005b70 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ad0:	e04e      	b.n	8005b70 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ad2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ad6:	2b08      	cmp	r3, #8
 8005ad8:	d827      	bhi.n	8005b2a <UART_SetConfig+0x44e>
 8005ada:	a201      	add	r2, pc, #4	@ (adr r2, 8005ae0 <UART_SetConfig+0x404>)
 8005adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ae0:	08005b05 	.word	0x08005b05
 8005ae4:	08005b0d 	.word	0x08005b0d
 8005ae8:	08005b15 	.word	0x08005b15
 8005aec:	08005b2b 	.word	0x08005b2b
 8005af0:	08005b1b 	.word	0x08005b1b
 8005af4:	08005b2b 	.word	0x08005b2b
 8005af8:	08005b2b 	.word	0x08005b2b
 8005afc:	08005b2b 	.word	0x08005b2b
 8005b00:	08005b23 	.word	0x08005b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b04:	f7fe fbcc 	bl	80042a0 <HAL_RCC_GetPCLK1Freq>
 8005b08:	61f8      	str	r0, [r7, #28]
        break;
 8005b0a:	e014      	b.n	8005b36 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b0c:	f7fe fbde 	bl	80042cc <HAL_RCC_GetPCLK2Freq>
 8005b10:	61f8      	str	r0, [r7, #28]
        break;
 8005b12:	e010      	b.n	8005b36 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b14:	4b1d      	ldr	r3, [pc, #116]	@ (8005b8c <UART_SetConfig+0x4b0>)
 8005b16:	61fb      	str	r3, [r7, #28]
        break;
 8005b18:	e00d      	b.n	8005b36 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b1a:	f7fe fb29 	bl	8004170 <HAL_RCC_GetSysClockFreq>
 8005b1e:	61f8      	str	r0, [r7, #28]
        break;
 8005b20:	e009      	b.n	8005b36 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b26:	61fb      	str	r3, [r7, #28]
        break;
 8005b28:	e005      	b.n	8005b36 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b34:	bf00      	nop
    }

    if (pclk != 0U)
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d019      	beq.n	8005b70 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	085a      	lsrs	r2, r3, #1
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	441a      	add	r2, r3
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b4e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	2b0f      	cmp	r3, #15
 8005b54:	d909      	bls.n	8005b6a <UART_SetConfig+0x48e>
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b5c:	d205      	bcs.n	8005b6a <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	60da      	str	r2, [r3, #12]
 8005b68:	e002      	b.n	8005b70 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005b7c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3728      	adds	r7, #40	@ 0x28
 8005b84:	46bd      	mov	sp, r7
 8005b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b8a:	bf00      	nop
 8005b8c:	00f42400 	.word	0x00f42400

08005b90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9c:	f003 0308 	and.w	r3, r3, #8
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00a      	beq.n	8005bba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00a      	beq.n	8005c20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00a      	beq.n	8005c42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c46:	f003 0320 	and.w	r3, r3, #32
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00a      	beq.n	8005c64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d01a      	beq.n	8005ca6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c8e:	d10a      	bne.n	8005ca6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00a      	beq.n	8005cc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	605a      	str	r2, [r3, #4]
  }
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b098      	sub	sp, #96	@ 0x60
 8005cd8:	af02      	add	r7, sp, #8
 8005cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ce4:	f7fd f99a 	bl	800301c <HAL_GetTick>
 8005ce8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d12e      	bne.n	8005d56 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cf8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cfc:	9300      	str	r3, [sp, #0]
 8005cfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d00:	2200      	movs	r2, #0
 8005d02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f88c 	bl	8005e24 <UART_WaitOnFlagUntilTimeout>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d021      	beq.n	8005d56 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1a:	e853 3f00 	ldrex	r3, [r3]
 8005d1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d26:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d30:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d32:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d38:	e841 2300 	strex	r3, r2, [r1]
 8005d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e6      	bne.n	8005d12 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2220      	movs	r2, #32
 8005d48:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e062      	b.n	8005e1c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0304 	and.w	r3, r3, #4
 8005d60:	2b04      	cmp	r3, #4
 8005d62:	d149      	bne.n	8005df8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d68:	9300      	str	r3, [sp, #0]
 8005d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f856 	bl	8005e24 <UART_WaitOnFlagUntilTimeout>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d03c      	beq.n	8005df8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	623b      	str	r3, [r7, #32]
   return(result);
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	461a      	mov	r2, r3
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005da2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e6      	bne.n	8005d7e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	e853 3f00 	ldrex	r3, [r3]
 8005dbe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f023 0301 	bic.w	r3, r3, #1
 8005dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	3308      	adds	r3, #8
 8005dce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dd0:	61fa      	str	r2, [r7, #28]
 8005dd2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd4:	69b9      	ldr	r1, [r7, #24]
 8005dd6:	69fa      	ldr	r2, [r7, #28]
 8005dd8:	e841 2300 	strex	r3, r2, [r1]
 8005ddc:	617b      	str	r3, [r7, #20]
   return(result);
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1e5      	bne.n	8005db0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2220      	movs	r2, #32
 8005de8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e011      	b.n	8005e1c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3758      	adds	r7, #88	@ 0x58
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	603b      	str	r3, [r7, #0]
 8005e30:	4613      	mov	r3, r2
 8005e32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e34:	e04f      	b.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3c:	d04b      	beq.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e3e:	f7fd f8ed 	bl	800301c <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	69ba      	ldr	r2, [r7, #24]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d302      	bcc.n	8005e54 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e04e      	b.n	8005ef6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0304 	and.w	r3, r3, #4
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d037      	beq.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2b80      	cmp	r3, #128	@ 0x80
 8005e6a:	d034      	beq.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	2b40      	cmp	r3, #64	@ 0x40
 8005e70:	d031      	beq.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	2b08      	cmp	r3, #8
 8005e7e:	d110      	bne.n	8005ea2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2208      	movs	r2, #8
 8005e86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f000 f838 	bl	8005efe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2208      	movs	r2, #8
 8005e92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e029      	b.n	8005ef6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	69db      	ldr	r3, [r3, #28]
 8005ea8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005eb0:	d111      	bne.n	8005ed6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005eba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f81e 	bl	8005efe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e00f      	b.n	8005ef6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	69da      	ldr	r2, [r3, #28]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	bf0c      	ite	eq
 8005ee6:	2301      	moveq	r3, #1
 8005ee8:	2300      	movne	r3, #0
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	461a      	mov	r2, r3
 8005eee:	79fb      	ldrb	r3, [r7, #7]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d0a0      	beq.n	8005e36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3710      	adds	r7, #16
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b095      	sub	sp, #84	@ 0x54
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f0e:	e853 3f00 	ldrex	r3, [r3]
 8005f12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	461a      	mov	r2, r3
 8005f22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f24:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f26:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f2c:	e841 2300 	strex	r3, r2, [r1]
 8005f30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1e6      	bne.n	8005f06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3308      	adds	r3, #8
 8005f3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f40:	6a3b      	ldr	r3, [r7, #32]
 8005f42:	e853 3f00 	ldrex	r3, [r3]
 8005f46:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	f023 0301 	bic.w	r3, r3, #1
 8005f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	3308      	adds	r3, #8
 8005f56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f60:	e841 2300 	strex	r3, r2, [r1]
 8005f64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1e5      	bne.n	8005f38 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d118      	bne.n	8005fa6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	e853 3f00 	ldrex	r3, [r3]
 8005f80:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	f023 0310 	bic.w	r3, r3, #16
 8005f88:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f92:	61bb      	str	r3, [r7, #24]
 8005f94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f96:	6979      	ldr	r1, [r7, #20]
 8005f98:	69ba      	ldr	r2, [r7, #24]
 8005f9a:	e841 2300 	strex	r3, r2, [r1]
 8005f9e:	613b      	str	r3, [r7, #16]
   return(result);
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1e6      	bne.n	8005f74 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2220      	movs	r2, #32
 8005faa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005fba:	bf00      	nop
 8005fbc:	3754      	adds	r7, #84	@ 0x54
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
	...

08005fc8 <__assert_func>:
 8005fc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005fca:	4614      	mov	r4, r2
 8005fcc:	461a      	mov	r2, r3
 8005fce:	4b09      	ldr	r3, [pc, #36]	@ (8005ff4 <__assert_func+0x2c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	68d8      	ldr	r0, [r3, #12]
 8005fd6:	b954      	cbnz	r4, 8005fee <__assert_func+0x26>
 8005fd8:	4b07      	ldr	r3, [pc, #28]	@ (8005ff8 <__assert_func+0x30>)
 8005fda:	461c      	mov	r4, r3
 8005fdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005fe0:	9100      	str	r1, [sp, #0]
 8005fe2:	462b      	mov	r3, r5
 8005fe4:	4905      	ldr	r1, [pc, #20]	@ (8005ffc <__assert_func+0x34>)
 8005fe6:	f000 f8b1 	bl	800614c <fiprintf>
 8005fea:	f000 faae 	bl	800654a <abort>
 8005fee:	4b04      	ldr	r3, [pc, #16]	@ (8006000 <__assert_func+0x38>)
 8005ff0:	e7f4      	b.n	8005fdc <__assert_func+0x14>
 8005ff2:	bf00      	nop
 8005ff4:	200001d0 	.word	0x200001d0
 8005ff8:	0800734a 	.word	0x0800734a
 8005ffc:	0800731c 	.word	0x0800731c
 8006000:	0800730f 	.word	0x0800730f

08006004 <std>:
 8006004:	2300      	movs	r3, #0
 8006006:	b510      	push	{r4, lr}
 8006008:	4604      	mov	r4, r0
 800600a:	e9c0 3300 	strd	r3, r3, [r0]
 800600e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006012:	6083      	str	r3, [r0, #8]
 8006014:	8181      	strh	r1, [r0, #12]
 8006016:	6643      	str	r3, [r0, #100]	@ 0x64
 8006018:	81c2      	strh	r2, [r0, #14]
 800601a:	6183      	str	r3, [r0, #24]
 800601c:	4619      	mov	r1, r3
 800601e:	2208      	movs	r2, #8
 8006020:	305c      	adds	r0, #92	@ 0x5c
 8006022:	f000 fa09 	bl	8006438 <memset>
 8006026:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <std+0x58>)
 8006028:	6263      	str	r3, [r4, #36]	@ 0x24
 800602a:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <std+0x5c>)
 800602c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <std+0x60>)
 8006030:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006032:	4b0d      	ldr	r3, [pc, #52]	@ (8006068 <std+0x64>)
 8006034:	6323      	str	r3, [r4, #48]	@ 0x30
 8006036:	4b0d      	ldr	r3, [pc, #52]	@ (800606c <std+0x68>)
 8006038:	6224      	str	r4, [r4, #32]
 800603a:	429c      	cmp	r4, r3
 800603c:	d006      	beq.n	800604c <std+0x48>
 800603e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006042:	4294      	cmp	r4, r2
 8006044:	d002      	beq.n	800604c <std+0x48>
 8006046:	33d0      	adds	r3, #208	@ 0xd0
 8006048:	429c      	cmp	r4, r3
 800604a:	d105      	bne.n	8006058 <std+0x54>
 800604c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006054:	f000 ba68 	b.w	8006528 <__retarget_lock_init_recursive>
 8006058:	bd10      	pop	{r4, pc}
 800605a:	bf00      	nop
 800605c:	08006269 	.word	0x08006269
 8006060:	0800628b 	.word	0x0800628b
 8006064:	080062c3 	.word	0x080062c3
 8006068:	080062e7 	.word	0x080062e7
 800606c:	20000340 	.word	0x20000340

08006070 <stdio_exit_handler>:
 8006070:	4a02      	ldr	r2, [pc, #8]	@ (800607c <stdio_exit_handler+0xc>)
 8006072:	4903      	ldr	r1, [pc, #12]	@ (8006080 <stdio_exit_handler+0x10>)
 8006074:	4803      	ldr	r0, [pc, #12]	@ (8006084 <stdio_exit_handler+0x14>)
 8006076:	f000 b87b 	b.w	8006170 <_fwalk_sglue>
 800607a:	bf00      	nop
 800607c:	200001c4 	.word	0x200001c4
 8006080:	08006df1 	.word	0x08006df1
 8006084:	200001d4 	.word	0x200001d4

08006088 <cleanup_stdio>:
 8006088:	6841      	ldr	r1, [r0, #4]
 800608a:	4b0c      	ldr	r3, [pc, #48]	@ (80060bc <cleanup_stdio+0x34>)
 800608c:	4299      	cmp	r1, r3
 800608e:	b510      	push	{r4, lr}
 8006090:	4604      	mov	r4, r0
 8006092:	d001      	beq.n	8006098 <cleanup_stdio+0x10>
 8006094:	f000 feac 	bl	8006df0 <_fflush_r>
 8006098:	68a1      	ldr	r1, [r4, #8]
 800609a:	4b09      	ldr	r3, [pc, #36]	@ (80060c0 <cleanup_stdio+0x38>)
 800609c:	4299      	cmp	r1, r3
 800609e:	d002      	beq.n	80060a6 <cleanup_stdio+0x1e>
 80060a0:	4620      	mov	r0, r4
 80060a2:	f000 fea5 	bl	8006df0 <_fflush_r>
 80060a6:	68e1      	ldr	r1, [r4, #12]
 80060a8:	4b06      	ldr	r3, [pc, #24]	@ (80060c4 <cleanup_stdio+0x3c>)
 80060aa:	4299      	cmp	r1, r3
 80060ac:	d004      	beq.n	80060b8 <cleanup_stdio+0x30>
 80060ae:	4620      	mov	r0, r4
 80060b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b4:	f000 be9c 	b.w	8006df0 <_fflush_r>
 80060b8:	bd10      	pop	{r4, pc}
 80060ba:	bf00      	nop
 80060bc:	20000340 	.word	0x20000340
 80060c0:	200003a8 	.word	0x200003a8
 80060c4:	20000410 	.word	0x20000410

080060c8 <global_stdio_init.part.0>:
 80060c8:	b510      	push	{r4, lr}
 80060ca:	4b0b      	ldr	r3, [pc, #44]	@ (80060f8 <global_stdio_init.part.0+0x30>)
 80060cc:	4c0b      	ldr	r4, [pc, #44]	@ (80060fc <global_stdio_init.part.0+0x34>)
 80060ce:	4a0c      	ldr	r2, [pc, #48]	@ (8006100 <global_stdio_init.part.0+0x38>)
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	4620      	mov	r0, r4
 80060d4:	2200      	movs	r2, #0
 80060d6:	2104      	movs	r1, #4
 80060d8:	f7ff ff94 	bl	8006004 <std>
 80060dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060e0:	2201      	movs	r2, #1
 80060e2:	2109      	movs	r1, #9
 80060e4:	f7ff ff8e 	bl	8006004 <std>
 80060e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80060ec:	2202      	movs	r2, #2
 80060ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f2:	2112      	movs	r1, #18
 80060f4:	f7ff bf86 	b.w	8006004 <std>
 80060f8:	20000478 	.word	0x20000478
 80060fc:	20000340 	.word	0x20000340
 8006100:	08006071 	.word	0x08006071

08006104 <__sfp_lock_acquire>:
 8006104:	4801      	ldr	r0, [pc, #4]	@ (800610c <__sfp_lock_acquire+0x8>)
 8006106:	f000 ba10 	b.w	800652a <__retarget_lock_acquire_recursive>
 800610a:	bf00      	nop
 800610c:	20000481 	.word	0x20000481

08006110 <__sfp_lock_release>:
 8006110:	4801      	ldr	r0, [pc, #4]	@ (8006118 <__sfp_lock_release+0x8>)
 8006112:	f000 ba0b 	b.w	800652c <__retarget_lock_release_recursive>
 8006116:	bf00      	nop
 8006118:	20000481 	.word	0x20000481

0800611c <__sinit>:
 800611c:	b510      	push	{r4, lr}
 800611e:	4604      	mov	r4, r0
 8006120:	f7ff fff0 	bl	8006104 <__sfp_lock_acquire>
 8006124:	6a23      	ldr	r3, [r4, #32]
 8006126:	b11b      	cbz	r3, 8006130 <__sinit+0x14>
 8006128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800612c:	f7ff bff0 	b.w	8006110 <__sfp_lock_release>
 8006130:	4b04      	ldr	r3, [pc, #16]	@ (8006144 <__sinit+0x28>)
 8006132:	6223      	str	r3, [r4, #32]
 8006134:	4b04      	ldr	r3, [pc, #16]	@ (8006148 <__sinit+0x2c>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1f5      	bne.n	8006128 <__sinit+0xc>
 800613c:	f7ff ffc4 	bl	80060c8 <global_stdio_init.part.0>
 8006140:	e7f2      	b.n	8006128 <__sinit+0xc>
 8006142:	bf00      	nop
 8006144:	08006089 	.word	0x08006089
 8006148:	20000478 	.word	0x20000478

0800614c <fiprintf>:
 800614c:	b40e      	push	{r1, r2, r3}
 800614e:	b503      	push	{r0, r1, lr}
 8006150:	4601      	mov	r1, r0
 8006152:	ab03      	add	r3, sp, #12
 8006154:	4805      	ldr	r0, [pc, #20]	@ (800616c <fiprintf+0x20>)
 8006156:	f853 2b04 	ldr.w	r2, [r3], #4
 800615a:	6800      	ldr	r0, [r0, #0]
 800615c:	9301      	str	r3, [sp, #4]
 800615e:	f000 fb1d 	bl	800679c <_vfiprintf_r>
 8006162:	b002      	add	sp, #8
 8006164:	f85d eb04 	ldr.w	lr, [sp], #4
 8006168:	b003      	add	sp, #12
 800616a:	4770      	bx	lr
 800616c:	200001d0 	.word	0x200001d0

08006170 <_fwalk_sglue>:
 8006170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006174:	4607      	mov	r7, r0
 8006176:	4688      	mov	r8, r1
 8006178:	4614      	mov	r4, r2
 800617a:	2600      	movs	r6, #0
 800617c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006180:	f1b9 0901 	subs.w	r9, r9, #1
 8006184:	d505      	bpl.n	8006192 <_fwalk_sglue+0x22>
 8006186:	6824      	ldr	r4, [r4, #0]
 8006188:	2c00      	cmp	r4, #0
 800618a:	d1f7      	bne.n	800617c <_fwalk_sglue+0xc>
 800618c:	4630      	mov	r0, r6
 800618e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006192:	89ab      	ldrh	r3, [r5, #12]
 8006194:	2b01      	cmp	r3, #1
 8006196:	d907      	bls.n	80061a8 <_fwalk_sglue+0x38>
 8006198:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800619c:	3301      	adds	r3, #1
 800619e:	d003      	beq.n	80061a8 <_fwalk_sglue+0x38>
 80061a0:	4629      	mov	r1, r5
 80061a2:	4638      	mov	r0, r7
 80061a4:	47c0      	blx	r8
 80061a6:	4306      	orrs	r6, r0
 80061a8:	3568      	adds	r5, #104	@ 0x68
 80061aa:	e7e9      	b.n	8006180 <_fwalk_sglue+0x10>

080061ac <_puts_r>:
 80061ac:	6a03      	ldr	r3, [r0, #32]
 80061ae:	b570      	push	{r4, r5, r6, lr}
 80061b0:	6884      	ldr	r4, [r0, #8]
 80061b2:	4605      	mov	r5, r0
 80061b4:	460e      	mov	r6, r1
 80061b6:	b90b      	cbnz	r3, 80061bc <_puts_r+0x10>
 80061b8:	f7ff ffb0 	bl	800611c <__sinit>
 80061bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061be:	07db      	lsls	r3, r3, #31
 80061c0:	d405      	bmi.n	80061ce <_puts_r+0x22>
 80061c2:	89a3      	ldrh	r3, [r4, #12]
 80061c4:	0598      	lsls	r0, r3, #22
 80061c6:	d402      	bmi.n	80061ce <_puts_r+0x22>
 80061c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061ca:	f000 f9ae 	bl	800652a <__retarget_lock_acquire_recursive>
 80061ce:	89a3      	ldrh	r3, [r4, #12]
 80061d0:	0719      	lsls	r1, r3, #28
 80061d2:	d502      	bpl.n	80061da <_puts_r+0x2e>
 80061d4:	6923      	ldr	r3, [r4, #16]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d135      	bne.n	8006246 <_puts_r+0x9a>
 80061da:	4621      	mov	r1, r4
 80061dc:	4628      	mov	r0, r5
 80061de:	f000 f8c5 	bl	800636c <__swsetup_r>
 80061e2:	b380      	cbz	r0, 8006246 <_puts_r+0x9a>
 80061e4:	f04f 35ff 	mov.w	r5, #4294967295
 80061e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061ea:	07da      	lsls	r2, r3, #31
 80061ec:	d405      	bmi.n	80061fa <_puts_r+0x4e>
 80061ee:	89a3      	ldrh	r3, [r4, #12]
 80061f0:	059b      	lsls	r3, r3, #22
 80061f2:	d402      	bmi.n	80061fa <_puts_r+0x4e>
 80061f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061f6:	f000 f999 	bl	800652c <__retarget_lock_release_recursive>
 80061fa:	4628      	mov	r0, r5
 80061fc:	bd70      	pop	{r4, r5, r6, pc}
 80061fe:	2b00      	cmp	r3, #0
 8006200:	da04      	bge.n	800620c <_puts_r+0x60>
 8006202:	69a2      	ldr	r2, [r4, #24]
 8006204:	429a      	cmp	r2, r3
 8006206:	dc17      	bgt.n	8006238 <_puts_r+0x8c>
 8006208:	290a      	cmp	r1, #10
 800620a:	d015      	beq.n	8006238 <_puts_r+0x8c>
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	6022      	str	r2, [r4, #0]
 8006212:	7019      	strb	r1, [r3, #0]
 8006214:	68a3      	ldr	r3, [r4, #8]
 8006216:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800621a:	3b01      	subs	r3, #1
 800621c:	60a3      	str	r3, [r4, #8]
 800621e:	2900      	cmp	r1, #0
 8006220:	d1ed      	bne.n	80061fe <_puts_r+0x52>
 8006222:	2b00      	cmp	r3, #0
 8006224:	da11      	bge.n	800624a <_puts_r+0x9e>
 8006226:	4622      	mov	r2, r4
 8006228:	210a      	movs	r1, #10
 800622a:	4628      	mov	r0, r5
 800622c:	f000 f85f 	bl	80062ee <__swbuf_r>
 8006230:	3001      	adds	r0, #1
 8006232:	d0d7      	beq.n	80061e4 <_puts_r+0x38>
 8006234:	250a      	movs	r5, #10
 8006236:	e7d7      	b.n	80061e8 <_puts_r+0x3c>
 8006238:	4622      	mov	r2, r4
 800623a:	4628      	mov	r0, r5
 800623c:	f000 f857 	bl	80062ee <__swbuf_r>
 8006240:	3001      	adds	r0, #1
 8006242:	d1e7      	bne.n	8006214 <_puts_r+0x68>
 8006244:	e7ce      	b.n	80061e4 <_puts_r+0x38>
 8006246:	3e01      	subs	r6, #1
 8006248:	e7e4      	b.n	8006214 <_puts_r+0x68>
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	1c5a      	adds	r2, r3, #1
 800624e:	6022      	str	r2, [r4, #0]
 8006250:	220a      	movs	r2, #10
 8006252:	701a      	strb	r2, [r3, #0]
 8006254:	e7ee      	b.n	8006234 <_puts_r+0x88>
	...

08006258 <puts>:
 8006258:	4b02      	ldr	r3, [pc, #8]	@ (8006264 <puts+0xc>)
 800625a:	4601      	mov	r1, r0
 800625c:	6818      	ldr	r0, [r3, #0]
 800625e:	f7ff bfa5 	b.w	80061ac <_puts_r>
 8006262:	bf00      	nop
 8006264:	200001d0 	.word	0x200001d0

08006268 <__sread>:
 8006268:	b510      	push	{r4, lr}
 800626a:	460c      	mov	r4, r1
 800626c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006270:	f000 f90c 	bl	800648c <_read_r>
 8006274:	2800      	cmp	r0, #0
 8006276:	bfab      	itete	ge
 8006278:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800627a:	89a3      	ldrhlt	r3, [r4, #12]
 800627c:	181b      	addge	r3, r3, r0
 800627e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006282:	bfac      	ite	ge
 8006284:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006286:	81a3      	strhlt	r3, [r4, #12]
 8006288:	bd10      	pop	{r4, pc}

0800628a <__swrite>:
 800628a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800628e:	461f      	mov	r7, r3
 8006290:	898b      	ldrh	r3, [r1, #12]
 8006292:	05db      	lsls	r3, r3, #23
 8006294:	4605      	mov	r5, r0
 8006296:	460c      	mov	r4, r1
 8006298:	4616      	mov	r6, r2
 800629a:	d505      	bpl.n	80062a8 <__swrite+0x1e>
 800629c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062a0:	2302      	movs	r3, #2
 80062a2:	2200      	movs	r2, #0
 80062a4:	f000 f8e0 	bl	8006468 <_lseek_r>
 80062a8:	89a3      	ldrh	r3, [r4, #12]
 80062aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062b2:	81a3      	strh	r3, [r4, #12]
 80062b4:	4632      	mov	r2, r6
 80062b6:	463b      	mov	r3, r7
 80062b8:	4628      	mov	r0, r5
 80062ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062be:	f000 b8f7 	b.w	80064b0 <_write_r>

080062c2 <__sseek>:
 80062c2:	b510      	push	{r4, lr}
 80062c4:	460c      	mov	r4, r1
 80062c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ca:	f000 f8cd 	bl	8006468 <_lseek_r>
 80062ce:	1c43      	adds	r3, r0, #1
 80062d0:	89a3      	ldrh	r3, [r4, #12]
 80062d2:	bf15      	itete	ne
 80062d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062de:	81a3      	strheq	r3, [r4, #12]
 80062e0:	bf18      	it	ne
 80062e2:	81a3      	strhne	r3, [r4, #12]
 80062e4:	bd10      	pop	{r4, pc}

080062e6 <__sclose>:
 80062e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062ea:	f000 b8ad 	b.w	8006448 <_close_r>

080062ee <__swbuf_r>:
 80062ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062f0:	460e      	mov	r6, r1
 80062f2:	4614      	mov	r4, r2
 80062f4:	4605      	mov	r5, r0
 80062f6:	b118      	cbz	r0, 8006300 <__swbuf_r+0x12>
 80062f8:	6a03      	ldr	r3, [r0, #32]
 80062fa:	b90b      	cbnz	r3, 8006300 <__swbuf_r+0x12>
 80062fc:	f7ff ff0e 	bl	800611c <__sinit>
 8006300:	69a3      	ldr	r3, [r4, #24]
 8006302:	60a3      	str	r3, [r4, #8]
 8006304:	89a3      	ldrh	r3, [r4, #12]
 8006306:	071a      	lsls	r2, r3, #28
 8006308:	d501      	bpl.n	800630e <__swbuf_r+0x20>
 800630a:	6923      	ldr	r3, [r4, #16]
 800630c:	b943      	cbnz	r3, 8006320 <__swbuf_r+0x32>
 800630e:	4621      	mov	r1, r4
 8006310:	4628      	mov	r0, r5
 8006312:	f000 f82b 	bl	800636c <__swsetup_r>
 8006316:	b118      	cbz	r0, 8006320 <__swbuf_r+0x32>
 8006318:	f04f 37ff 	mov.w	r7, #4294967295
 800631c:	4638      	mov	r0, r7
 800631e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006320:	6823      	ldr	r3, [r4, #0]
 8006322:	6922      	ldr	r2, [r4, #16]
 8006324:	1a98      	subs	r0, r3, r2
 8006326:	6963      	ldr	r3, [r4, #20]
 8006328:	b2f6      	uxtb	r6, r6
 800632a:	4283      	cmp	r3, r0
 800632c:	4637      	mov	r7, r6
 800632e:	dc05      	bgt.n	800633c <__swbuf_r+0x4e>
 8006330:	4621      	mov	r1, r4
 8006332:	4628      	mov	r0, r5
 8006334:	f000 fd5c 	bl	8006df0 <_fflush_r>
 8006338:	2800      	cmp	r0, #0
 800633a:	d1ed      	bne.n	8006318 <__swbuf_r+0x2a>
 800633c:	68a3      	ldr	r3, [r4, #8]
 800633e:	3b01      	subs	r3, #1
 8006340:	60a3      	str	r3, [r4, #8]
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	1c5a      	adds	r2, r3, #1
 8006346:	6022      	str	r2, [r4, #0]
 8006348:	701e      	strb	r6, [r3, #0]
 800634a:	6962      	ldr	r2, [r4, #20]
 800634c:	1c43      	adds	r3, r0, #1
 800634e:	429a      	cmp	r2, r3
 8006350:	d004      	beq.n	800635c <__swbuf_r+0x6e>
 8006352:	89a3      	ldrh	r3, [r4, #12]
 8006354:	07db      	lsls	r3, r3, #31
 8006356:	d5e1      	bpl.n	800631c <__swbuf_r+0x2e>
 8006358:	2e0a      	cmp	r6, #10
 800635a:	d1df      	bne.n	800631c <__swbuf_r+0x2e>
 800635c:	4621      	mov	r1, r4
 800635e:	4628      	mov	r0, r5
 8006360:	f000 fd46 	bl	8006df0 <_fflush_r>
 8006364:	2800      	cmp	r0, #0
 8006366:	d0d9      	beq.n	800631c <__swbuf_r+0x2e>
 8006368:	e7d6      	b.n	8006318 <__swbuf_r+0x2a>
	...

0800636c <__swsetup_r>:
 800636c:	b538      	push	{r3, r4, r5, lr}
 800636e:	4b29      	ldr	r3, [pc, #164]	@ (8006414 <__swsetup_r+0xa8>)
 8006370:	4605      	mov	r5, r0
 8006372:	6818      	ldr	r0, [r3, #0]
 8006374:	460c      	mov	r4, r1
 8006376:	b118      	cbz	r0, 8006380 <__swsetup_r+0x14>
 8006378:	6a03      	ldr	r3, [r0, #32]
 800637a:	b90b      	cbnz	r3, 8006380 <__swsetup_r+0x14>
 800637c:	f7ff fece 	bl	800611c <__sinit>
 8006380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006384:	0719      	lsls	r1, r3, #28
 8006386:	d422      	bmi.n	80063ce <__swsetup_r+0x62>
 8006388:	06da      	lsls	r2, r3, #27
 800638a:	d407      	bmi.n	800639c <__swsetup_r+0x30>
 800638c:	2209      	movs	r2, #9
 800638e:	602a      	str	r2, [r5, #0]
 8006390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006394:	81a3      	strh	r3, [r4, #12]
 8006396:	f04f 30ff 	mov.w	r0, #4294967295
 800639a:	e033      	b.n	8006404 <__swsetup_r+0x98>
 800639c:	0758      	lsls	r0, r3, #29
 800639e:	d512      	bpl.n	80063c6 <__swsetup_r+0x5a>
 80063a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063a2:	b141      	cbz	r1, 80063b6 <__swsetup_r+0x4a>
 80063a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063a8:	4299      	cmp	r1, r3
 80063aa:	d002      	beq.n	80063b2 <__swsetup_r+0x46>
 80063ac:	4628      	mov	r0, r5
 80063ae:	f000 f8d3 	bl	8006558 <_free_r>
 80063b2:	2300      	movs	r3, #0
 80063b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80063b6:	89a3      	ldrh	r3, [r4, #12]
 80063b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063bc:	81a3      	strh	r3, [r4, #12]
 80063be:	2300      	movs	r3, #0
 80063c0:	6063      	str	r3, [r4, #4]
 80063c2:	6923      	ldr	r3, [r4, #16]
 80063c4:	6023      	str	r3, [r4, #0]
 80063c6:	89a3      	ldrh	r3, [r4, #12]
 80063c8:	f043 0308 	orr.w	r3, r3, #8
 80063cc:	81a3      	strh	r3, [r4, #12]
 80063ce:	6923      	ldr	r3, [r4, #16]
 80063d0:	b94b      	cbnz	r3, 80063e6 <__swsetup_r+0x7a>
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80063d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063dc:	d003      	beq.n	80063e6 <__swsetup_r+0x7a>
 80063de:	4621      	mov	r1, r4
 80063e0:	4628      	mov	r0, r5
 80063e2:	f000 fd53 	bl	8006e8c <__smakebuf_r>
 80063e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063ea:	f013 0201 	ands.w	r2, r3, #1
 80063ee:	d00a      	beq.n	8006406 <__swsetup_r+0x9a>
 80063f0:	2200      	movs	r2, #0
 80063f2:	60a2      	str	r2, [r4, #8]
 80063f4:	6962      	ldr	r2, [r4, #20]
 80063f6:	4252      	negs	r2, r2
 80063f8:	61a2      	str	r2, [r4, #24]
 80063fa:	6922      	ldr	r2, [r4, #16]
 80063fc:	b942      	cbnz	r2, 8006410 <__swsetup_r+0xa4>
 80063fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006402:	d1c5      	bne.n	8006390 <__swsetup_r+0x24>
 8006404:	bd38      	pop	{r3, r4, r5, pc}
 8006406:	0799      	lsls	r1, r3, #30
 8006408:	bf58      	it	pl
 800640a:	6962      	ldrpl	r2, [r4, #20]
 800640c:	60a2      	str	r2, [r4, #8]
 800640e:	e7f4      	b.n	80063fa <__swsetup_r+0x8e>
 8006410:	2000      	movs	r0, #0
 8006412:	e7f7      	b.n	8006404 <__swsetup_r+0x98>
 8006414:	200001d0 	.word	0x200001d0

08006418 <memcmp>:
 8006418:	b510      	push	{r4, lr}
 800641a:	3901      	subs	r1, #1
 800641c:	4402      	add	r2, r0
 800641e:	4290      	cmp	r0, r2
 8006420:	d101      	bne.n	8006426 <memcmp+0xe>
 8006422:	2000      	movs	r0, #0
 8006424:	e005      	b.n	8006432 <memcmp+0x1a>
 8006426:	7803      	ldrb	r3, [r0, #0]
 8006428:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800642c:	42a3      	cmp	r3, r4
 800642e:	d001      	beq.n	8006434 <memcmp+0x1c>
 8006430:	1b18      	subs	r0, r3, r4
 8006432:	bd10      	pop	{r4, pc}
 8006434:	3001      	adds	r0, #1
 8006436:	e7f2      	b.n	800641e <memcmp+0x6>

08006438 <memset>:
 8006438:	4402      	add	r2, r0
 800643a:	4603      	mov	r3, r0
 800643c:	4293      	cmp	r3, r2
 800643e:	d100      	bne.n	8006442 <memset+0xa>
 8006440:	4770      	bx	lr
 8006442:	f803 1b01 	strb.w	r1, [r3], #1
 8006446:	e7f9      	b.n	800643c <memset+0x4>

08006448 <_close_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	4d06      	ldr	r5, [pc, #24]	@ (8006464 <_close_r+0x1c>)
 800644c:	2300      	movs	r3, #0
 800644e:	4604      	mov	r4, r0
 8006450:	4608      	mov	r0, r1
 8006452:	602b      	str	r3, [r5, #0]
 8006454:	f7fa fc1c 	bl	8000c90 <_close>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_close_r+0x1a>
 800645c:	682b      	ldr	r3, [r5, #0]
 800645e:	b103      	cbz	r3, 8006462 <_close_r+0x1a>
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	2000047c 	.word	0x2000047c

08006468 <_lseek_r>:
 8006468:	b538      	push	{r3, r4, r5, lr}
 800646a:	4d07      	ldr	r5, [pc, #28]	@ (8006488 <_lseek_r+0x20>)
 800646c:	4604      	mov	r4, r0
 800646e:	4608      	mov	r0, r1
 8006470:	4611      	mov	r1, r2
 8006472:	2200      	movs	r2, #0
 8006474:	602a      	str	r2, [r5, #0]
 8006476:	461a      	mov	r2, r3
 8006478:	f7fa fc31 	bl	8000cde <_lseek>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d102      	bne.n	8006486 <_lseek_r+0x1e>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	b103      	cbz	r3, 8006486 <_lseek_r+0x1e>
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	2000047c 	.word	0x2000047c

0800648c <_read_r>:
 800648c:	b538      	push	{r3, r4, r5, lr}
 800648e:	4d07      	ldr	r5, [pc, #28]	@ (80064ac <_read_r+0x20>)
 8006490:	4604      	mov	r4, r0
 8006492:	4608      	mov	r0, r1
 8006494:	4611      	mov	r1, r2
 8006496:	2200      	movs	r2, #0
 8006498:	602a      	str	r2, [r5, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	f7fa fbdb 	bl	8000c56 <_read>
 80064a0:	1c43      	adds	r3, r0, #1
 80064a2:	d102      	bne.n	80064aa <_read_r+0x1e>
 80064a4:	682b      	ldr	r3, [r5, #0]
 80064a6:	b103      	cbz	r3, 80064aa <_read_r+0x1e>
 80064a8:	6023      	str	r3, [r4, #0]
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
 80064ac:	2000047c 	.word	0x2000047c

080064b0 <_write_r>:
 80064b0:	b538      	push	{r3, r4, r5, lr}
 80064b2:	4d07      	ldr	r5, [pc, #28]	@ (80064d0 <_write_r+0x20>)
 80064b4:	4604      	mov	r4, r0
 80064b6:	4608      	mov	r0, r1
 80064b8:	4611      	mov	r1, r2
 80064ba:	2200      	movs	r2, #0
 80064bc:	602a      	str	r2, [r5, #0]
 80064be:	461a      	mov	r2, r3
 80064c0:	f7fa f89e 	bl	8000600 <_write>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	d102      	bne.n	80064ce <_write_r+0x1e>
 80064c8:	682b      	ldr	r3, [r5, #0]
 80064ca:	b103      	cbz	r3, 80064ce <_write_r+0x1e>
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	bd38      	pop	{r3, r4, r5, pc}
 80064d0:	2000047c 	.word	0x2000047c

080064d4 <__errno>:
 80064d4:	4b01      	ldr	r3, [pc, #4]	@ (80064dc <__errno+0x8>)
 80064d6:	6818      	ldr	r0, [r3, #0]
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	200001d0 	.word	0x200001d0

080064e0 <__libc_init_array>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	4d0d      	ldr	r5, [pc, #52]	@ (8006518 <__libc_init_array+0x38>)
 80064e4:	4c0d      	ldr	r4, [pc, #52]	@ (800651c <__libc_init_array+0x3c>)
 80064e6:	1b64      	subs	r4, r4, r5
 80064e8:	10a4      	asrs	r4, r4, #2
 80064ea:	2600      	movs	r6, #0
 80064ec:	42a6      	cmp	r6, r4
 80064ee:	d109      	bne.n	8006504 <__libc_init_array+0x24>
 80064f0:	4d0b      	ldr	r5, [pc, #44]	@ (8006520 <__libc_init_array+0x40>)
 80064f2:	4c0c      	ldr	r4, [pc, #48]	@ (8006524 <__libc_init_array+0x44>)
 80064f4:	f000 fd7c 	bl	8006ff0 <_init>
 80064f8:	1b64      	subs	r4, r4, r5
 80064fa:	10a4      	asrs	r4, r4, #2
 80064fc:	2600      	movs	r6, #0
 80064fe:	42a6      	cmp	r6, r4
 8006500:	d105      	bne.n	800650e <__libc_init_array+0x2e>
 8006502:	bd70      	pop	{r4, r5, r6, pc}
 8006504:	f855 3b04 	ldr.w	r3, [r5], #4
 8006508:	4798      	blx	r3
 800650a:	3601      	adds	r6, #1
 800650c:	e7ee      	b.n	80064ec <__libc_init_array+0xc>
 800650e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006512:	4798      	blx	r3
 8006514:	3601      	adds	r6, #1
 8006516:	e7f2      	b.n	80064fe <__libc_init_array+0x1e>
 8006518:	08007388 	.word	0x08007388
 800651c:	08007388 	.word	0x08007388
 8006520:	08007388 	.word	0x08007388
 8006524:	0800738c 	.word	0x0800738c

08006528 <__retarget_lock_init_recursive>:
 8006528:	4770      	bx	lr

0800652a <__retarget_lock_acquire_recursive>:
 800652a:	4770      	bx	lr

0800652c <__retarget_lock_release_recursive>:
 800652c:	4770      	bx	lr

0800652e <memcpy>:
 800652e:	440a      	add	r2, r1
 8006530:	4291      	cmp	r1, r2
 8006532:	f100 33ff 	add.w	r3, r0, #4294967295
 8006536:	d100      	bne.n	800653a <memcpy+0xc>
 8006538:	4770      	bx	lr
 800653a:	b510      	push	{r4, lr}
 800653c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006540:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006544:	4291      	cmp	r1, r2
 8006546:	d1f9      	bne.n	800653c <memcpy+0xe>
 8006548:	bd10      	pop	{r4, pc}

0800654a <abort>:
 800654a:	b508      	push	{r3, lr}
 800654c:	2006      	movs	r0, #6
 800654e:	f000 fd01 	bl	8006f54 <raise>
 8006552:	2001      	movs	r0, #1
 8006554:	f7fa fb74 	bl	8000c40 <_exit>

08006558 <_free_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4605      	mov	r5, r0
 800655c:	2900      	cmp	r1, #0
 800655e:	d041      	beq.n	80065e4 <_free_r+0x8c>
 8006560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006564:	1f0c      	subs	r4, r1, #4
 8006566:	2b00      	cmp	r3, #0
 8006568:	bfb8      	it	lt
 800656a:	18e4      	addlt	r4, r4, r3
 800656c:	f000 f8e0 	bl	8006730 <__malloc_lock>
 8006570:	4a1d      	ldr	r2, [pc, #116]	@ (80065e8 <_free_r+0x90>)
 8006572:	6813      	ldr	r3, [r2, #0]
 8006574:	b933      	cbnz	r3, 8006584 <_free_r+0x2c>
 8006576:	6063      	str	r3, [r4, #4]
 8006578:	6014      	str	r4, [r2, #0]
 800657a:	4628      	mov	r0, r5
 800657c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006580:	f000 b8dc 	b.w	800673c <__malloc_unlock>
 8006584:	42a3      	cmp	r3, r4
 8006586:	d908      	bls.n	800659a <_free_r+0x42>
 8006588:	6820      	ldr	r0, [r4, #0]
 800658a:	1821      	adds	r1, r4, r0
 800658c:	428b      	cmp	r3, r1
 800658e:	bf01      	itttt	eq
 8006590:	6819      	ldreq	r1, [r3, #0]
 8006592:	685b      	ldreq	r3, [r3, #4]
 8006594:	1809      	addeq	r1, r1, r0
 8006596:	6021      	streq	r1, [r4, #0]
 8006598:	e7ed      	b.n	8006576 <_free_r+0x1e>
 800659a:	461a      	mov	r2, r3
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	b10b      	cbz	r3, 80065a4 <_free_r+0x4c>
 80065a0:	42a3      	cmp	r3, r4
 80065a2:	d9fa      	bls.n	800659a <_free_r+0x42>
 80065a4:	6811      	ldr	r1, [r2, #0]
 80065a6:	1850      	adds	r0, r2, r1
 80065a8:	42a0      	cmp	r0, r4
 80065aa:	d10b      	bne.n	80065c4 <_free_r+0x6c>
 80065ac:	6820      	ldr	r0, [r4, #0]
 80065ae:	4401      	add	r1, r0
 80065b0:	1850      	adds	r0, r2, r1
 80065b2:	4283      	cmp	r3, r0
 80065b4:	6011      	str	r1, [r2, #0]
 80065b6:	d1e0      	bne.n	800657a <_free_r+0x22>
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	6053      	str	r3, [r2, #4]
 80065be:	4408      	add	r0, r1
 80065c0:	6010      	str	r0, [r2, #0]
 80065c2:	e7da      	b.n	800657a <_free_r+0x22>
 80065c4:	d902      	bls.n	80065cc <_free_r+0x74>
 80065c6:	230c      	movs	r3, #12
 80065c8:	602b      	str	r3, [r5, #0]
 80065ca:	e7d6      	b.n	800657a <_free_r+0x22>
 80065cc:	6820      	ldr	r0, [r4, #0]
 80065ce:	1821      	adds	r1, r4, r0
 80065d0:	428b      	cmp	r3, r1
 80065d2:	bf04      	itt	eq
 80065d4:	6819      	ldreq	r1, [r3, #0]
 80065d6:	685b      	ldreq	r3, [r3, #4]
 80065d8:	6063      	str	r3, [r4, #4]
 80065da:	bf04      	itt	eq
 80065dc:	1809      	addeq	r1, r1, r0
 80065de:	6021      	streq	r1, [r4, #0]
 80065e0:	6054      	str	r4, [r2, #4]
 80065e2:	e7ca      	b.n	800657a <_free_r+0x22>
 80065e4:	bd38      	pop	{r3, r4, r5, pc}
 80065e6:	bf00      	nop
 80065e8:	20000488 	.word	0x20000488

080065ec <sbrk_aligned>:
 80065ec:	b570      	push	{r4, r5, r6, lr}
 80065ee:	4e0f      	ldr	r6, [pc, #60]	@ (800662c <sbrk_aligned+0x40>)
 80065f0:	460c      	mov	r4, r1
 80065f2:	6831      	ldr	r1, [r6, #0]
 80065f4:	4605      	mov	r5, r0
 80065f6:	b911      	cbnz	r1, 80065fe <sbrk_aligned+0x12>
 80065f8:	f000 fcea 	bl	8006fd0 <_sbrk_r>
 80065fc:	6030      	str	r0, [r6, #0]
 80065fe:	4621      	mov	r1, r4
 8006600:	4628      	mov	r0, r5
 8006602:	f000 fce5 	bl	8006fd0 <_sbrk_r>
 8006606:	1c43      	adds	r3, r0, #1
 8006608:	d103      	bne.n	8006612 <sbrk_aligned+0x26>
 800660a:	f04f 34ff 	mov.w	r4, #4294967295
 800660e:	4620      	mov	r0, r4
 8006610:	bd70      	pop	{r4, r5, r6, pc}
 8006612:	1cc4      	adds	r4, r0, #3
 8006614:	f024 0403 	bic.w	r4, r4, #3
 8006618:	42a0      	cmp	r0, r4
 800661a:	d0f8      	beq.n	800660e <sbrk_aligned+0x22>
 800661c:	1a21      	subs	r1, r4, r0
 800661e:	4628      	mov	r0, r5
 8006620:	f000 fcd6 	bl	8006fd0 <_sbrk_r>
 8006624:	3001      	adds	r0, #1
 8006626:	d1f2      	bne.n	800660e <sbrk_aligned+0x22>
 8006628:	e7ef      	b.n	800660a <sbrk_aligned+0x1e>
 800662a:	bf00      	nop
 800662c:	20000484 	.word	0x20000484

08006630 <_malloc_r>:
 8006630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006634:	1ccd      	adds	r5, r1, #3
 8006636:	f025 0503 	bic.w	r5, r5, #3
 800663a:	3508      	adds	r5, #8
 800663c:	2d0c      	cmp	r5, #12
 800663e:	bf38      	it	cc
 8006640:	250c      	movcc	r5, #12
 8006642:	2d00      	cmp	r5, #0
 8006644:	4606      	mov	r6, r0
 8006646:	db01      	blt.n	800664c <_malloc_r+0x1c>
 8006648:	42a9      	cmp	r1, r5
 800664a:	d904      	bls.n	8006656 <_malloc_r+0x26>
 800664c:	230c      	movs	r3, #12
 800664e:	6033      	str	r3, [r6, #0]
 8006650:	2000      	movs	r0, #0
 8006652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006656:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800672c <_malloc_r+0xfc>
 800665a:	f000 f869 	bl	8006730 <__malloc_lock>
 800665e:	f8d8 3000 	ldr.w	r3, [r8]
 8006662:	461c      	mov	r4, r3
 8006664:	bb44      	cbnz	r4, 80066b8 <_malloc_r+0x88>
 8006666:	4629      	mov	r1, r5
 8006668:	4630      	mov	r0, r6
 800666a:	f7ff ffbf 	bl	80065ec <sbrk_aligned>
 800666e:	1c43      	adds	r3, r0, #1
 8006670:	4604      	mov	r4, r0
 8006672:	d158      	bne.n	8006726 <_malloc_r+0xf6>
 8006674:	f8d8 4000 	ldr.w	r4, [r8]
 8006678:	4627      	mov	r7, r4
 800667a:	2f00      	cmp	r7, #0
 800667c:	d143      	bne.n	8006706 <_malloc_r+0xd6>
 800667e:	2c00      	cmp	r4, #0
 8006680:	d04b      	beq.n	800671a <_malloc_r+0xea>
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	4639      	mov	r1, r7
 8006686:	4630      	mov	r0, r6
 8006688:	eb04 0903 	add.w	r9, r4, r3
 800668c:	f000 fca0 	bl	8006fd0 <_sbrk_r>
 8006690:	4581      	cmp	r9, r0
 8006692:	d142      	bne.n	800671a <_malloc_r+0xea>
 8006694:	6821      	ldr	r1, [r4, #0]
 8006696:	1a6d      	subs	r5, r5, r1
 8006698:	4629      	mov	r1, r5
 800669a:	4630      	mov	r0, r6
 800669c:	f7ff ffa6 	bl	80065ec <sbrk_aligned>
 80066a0:	3001      	adds	r0, #1
 80066a2:	d03a      	beq.n	800671a <_malloc_r+0xea>
 80066a4:	6823      	ldr	r3, [r4, #0]
 80066a6:	442b      	add	r3, r5
 80066a8:	6023      	str	r3, [r4, #0]
 80066aa:	f8d8 3000 	ldr.w	r3, [r8]
 80066ae:	685a      	ldr	r2, [r3, #4]
 80066b0:	bb62      	cbnz	r2, 800670c <_malloc_r+0xdc>
 80066b2:	f8c8 7000 	str.w	r7, [r8]
 80066b6:	e00f      	b.n	80066d8 <_malloc_r+0xa8>
 80066b8:	6822      	ldr	r2, [r4, #0]
 80066ba:	1b52      	subs	r2, r2, r5
 80066bc:	d420      	bmi.n	8006700 <_malloc_r+0xd0>
 80066be:	2a0b      	cmp	r2, #11
 80066c0:	d917      	bls.n	80066f2 <_malloc_r+0xc2>
 80066c2:	1961      	adds	r1, r4, r5
 80066c4:	42a3      	cmp	r3, r4
 80066c6:	6025      	str	r5, [r4, #0]
 80066c8:	bf18      	it	ne
 80066ca:	6059      	strne	r1, [r3, #4]
 80066cc:	6863      	ldr	r3, [r4, #4]
 80066ce:	bf08      	it	eq
 80066d0:	f8c8 1000 	streq.w	r1, [r8]
 80066d4:	5162      	str	r2, [r4, r5]
 80066d6:	604b      	str	r3, [r1, #4]
 80066d8:	4630      	mov	r0, r6
 80066da:	f000 f82f 	bl	800673c <__malloc_unlock>
 80066de:	f104 000b 	add.w	r0, r4, #11
 80066e2:	1d23      	adds	r3, r4, #4
 80066e4:	f020 0007 	bic.w	r0, r0, #7
 80066e8:	1ac2      	subs	r2, r0, r3
 80066ea:	bf1c      	itt	ne
 80066ec:	1a1b      	subne	r3, r3, r0
 80066ee:	50a3      	strne	r3, [r4, r2]
 80066f0:	e7af      	b.n	8006652 <_malloc_r+0x22>
 80066f2:	6862      	ldr	r2, [r4, #4]
 80066f4:	42a3      	cmp	r3, r4
 80066f6:	bf0c      	ite	eq
 80066f8:	f8c8 2000 	streq.w	r2, [r8]
 80066fc:	605a      	strne	r2, [r3, #4]
 80066fe:	e7eb      	b.n	80066d8 <_malloc_r+0xa8>
 8006700:	4623      	mov	r3, r4
 8006702:	6864      	ldr	r4, [r4, #4]
 8006704:	e7ae      	b.n	8006664 <_malloc_r+0x34>
 8006706:	463c      	mov	r4, r7
 8006708:	687f      	ldr	r7, [r7, #4]
 800670a:	e7b6      	b.n	800667a <_malloc_r+0x4a>
 800670c:	461a      	mov	r2, r3
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	42a3      	cmp	r3, r4
 8006712:	d1fb      	bne.n	800670c <_malloc_r+0xdc>
 8006714:	2300      	movs	r3, #0
 8006716:	6053      	str	r3, [r2, #4]
 8006718:	e7de      	b.n	80066d8 <_malloc_r+0xa8>
 800671a:	230c      	movs	r3, #12
 800671c:	6033      	str	r3, [r6, #0]
 800671e:	4630      	mov	r0, r6
 8006720:	f000 f80c 	bl	800673c <__malloc_unlock>
 8006724:	e794      	b.n	8006650 <_malloc_r+0x20>
 8006726:	6005      	str	r5, [r0, #0]
 8006728:	e7d6      	b.n	80066d8 <_malloc_r+0xa8>
 800672a:	bf00      	nop
 800672c:	20000488 	.word	0x20000488

08006730 <__malloc_lock>:
 8006730:	4801      	ldr	r0, [pc, #4]	@ (8006738 <__malloc_lock+0x8>)
 8006732:	f7ff befa 	b.w	800652a <__retarget_lock_acquire_recursive>
 8006736:	bf00      	nop
 8006738:	20000480 	.word	0x20000480

0800673c <__malloc_unlock>:
 800673c:	4801      	ldr	r0, [pc, #4]	@ (8006744 <__malloc_unlock+0x8>)
 800673e:	f7ff bef5 	b.w	800652c <__retarget_lock_release_recursive>
 8006742:	bf00      	nop
 8006744:	20000480 	.word	0x20000480

08006748 <__sfputc_r>:
 8006748:	6893      	ldr	r3, [r2, #8]
 800674a:	3b01      	subs	r3, #1
 800674c:	2b00      	cmp	r3, #0
 800674e:	b410      	push	{r4}
 8006750:	6093      	str	r3, [r2, #8]
 8006752:	da08      	bge.n	8006766 <__sfputc_r+0x1e>
 8006754:	6994      	ldr	r4, [r2, #24]
 8006756:	42a3      	cmp	r3, r4
 8006758:	db01      	blt.n	800675e <__sfputc_r+0x16>
 800675a:	290a      	cmp	r1, #10
 800675c:	d103      	bne.n	8006766 <__sfputc_r+0x1e>
 800675e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006762:	f7ff bdc4 	b.w	80062ee <__swbuf_r>
 8006766:	6813      	ldr	r3, [r2, #0]
 8006768:	1c58      	adds	r0, r3, #1
 800676a:	6010      	str	r0, [r2, #0]
 800676c:	7019      	strb	r1, [r3, #0]
 800676e:	4608      	mov	r0, r1
 8006770:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006774:	4770      	bx	lr

08006776 <__sfputs_r>:
 8006776:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006778:	4606      	mov	r6, r0
 800677a:	460f      	mov	r7, r1
 800677c:	4614      	mov	r4, r2
 800677e:	18d5      	adds	r5, r2, r3
 8006780:	42ac      	cmp	r4, r5
 8006782:	d101      	bne.n	8006788 <__sfputs_r+0x12>
 8006784:	2000      	movs	r0, #0
 8006786:	e007      	b.n	8006798 <__sfputs_r+0x22>
 8006788:	f814 1b01 	ldrb.w	r1, [r4], #1
 800678c:	463a      	mov	r2, r7
 800678e:	4630      	mov	r0, r6
 8006790:	f7ff ffda 	bl	8006748 <__sfputc_r>
 8006794:	1c43      	adds	r3, r0, #1
 8006796:	d1f3      	bne.n	8006780 <__sfputs_r+0xa>
 8006798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800679c <_vfiprintf_r>:
 800679c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067a0:	460d      	mov	r5, r1
 80067a2:	b09d      	sub	sp, #116	@ 0x74
 80067a4:	4614      	mov	r4, r2
 80067a6:	4698      	mov	r8, r3
 80067a8:	4606      	mov	r6, r0
 80067aa:	b118      	cbz	r0, 80067b4 <_vfiprintf_r+0x18>
 80067ac:	6a03      	ldr	r3, [r0, #32]
 80067ae:	b90b      	cbnz	r3, 80067b4 <_vfiprintf_r+0x18>
 80067b0:	f7ff fcb4 	bl	800611c <__sinit>
 80067b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067b6:	07d9      	lsls	r1, r3, #31
 80067b8:	d405      	bmi.n	80067c6 <_vfiprintf_r+0x2a>
 80067ba:	89ab      	ldrh	r3, [r5, #12]
 80067bc:	059a      	lsls	r2, r3, #22
 80067be:	d402      	bmi.n	80067c6 <_vfiprintf_r+0x2a>
 80067c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067c2:	f7ff feb2 	bl	800652a <__retarget_lock_acquire_recursive>
 80067c6:	89ab      	ldrh	r3, [r5, #12]
 80067c8:	071b      	lsls	r3, r3, #28
 80067ca:	d501      	bpl.n	80067d0 <_vfiprintf_r+0x34>
 80067cc:	692b      	ldr	r3, [r5, #16]
 80067ce:	b99b      	cbnz	r3, 80067f8 <_vfiprintf_r+0x5c>
 80067d0:	4629      	mov	r1, r5
 80067d2:	4630      	mov	r0, r6
 80067d4:	f7ff fdca 	bl	800636c <__swsetup_r>
 80067d8:	b170      	cbz	r0, 80067f8 <_vfiprintf_r+0x5c>
 80067da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067dc:	07dc      	lsls	r4, r3, #31
 80067de:	d504      	bpl.n	80067ea <_vfiprintf_r+0x4e>
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	b01d      	add	sp, #116	@ 0x74
 80067e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067ea:	89ab      	ldrh	r3, [r5, #12]
 80067ec:	0598      	lsls	r0, r3, #22
 80067ee:	d4f7      	bmi.n	80067e0 <_vfiprintf_r+0x44>
 80067f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067f2:	f7ff fe9b 	bl	800652c <__retarget_lock_release_recursive>
 80067f6:	e7f3      	b.n	80067e0 <_vfiprintf_r+0x44>
 80067f8:	2300      	movs	r3, #0
 80067fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80067fc:	2320      	movs	r3, #32
 80067fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006802:	f8cd 800c 	str.w	r8, [sp, #12]
 8006806:	2330      	movs	r3, #48	@ 0x30
 8006808:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80069b8 <_vfiprintf_r+0x21c>
 800680c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006810:	f04f 0901 	mov.w	r9, #1
 8006814:	4623      	mov	r3, r4
 8006816:	469a      	mov	sl, r3
 8006818:	f813 2b01 	ldrb.w	r2, [r3], #1
 800681c:	b10a      	cbz	r2, 8006822 <_vfiprintf_r+0x86>
 800681e:	2a25      	cmp	r2, #37	@ 0x25
 8006820:	d1f9      	bne.n	8006816 <_vfiprintf_r+0x7a>
 8006822:	ebba 0b04 	subs.w	fp, sl, r4
 8006826:	d00b      	beq.n	8006840 <_vfiprintf_r+0xa4>
 8006828:	465b      	mov	r3, fp
 800682a:	4622      	mov	r2, r4
 800682c:	4629      	mov	r1, r5
 800682e:	4630      	mov	r0, r6
 8006830:	f7ff ffa1 	bl	8006776 <__sfputs_r>
 8006834:	3001      	adds	r0, #1
 8006836:	f000 80a7 	beq.w	8006988 <_vfiprintf_r+0x1ec>
 800683a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800683c:	445a      	add	r2, fp
 800683e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006840:	f89a 3000 	ldrb.w	r3, [sl]
 8006844:	2b00      	cmp	r3, #0
 8006846:	f000 809f 	beq.w	8006988 <_vfiprintf_r+0x1ec>
 800684a:	2300      	movs	r3, #0
 800684c:	f04f 32ff 	mov.w	r2, #4294967295
 8006850:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006854:	f10a 0a01 	add.w	sl, sl, #1
 8006858:	9304      	str	r3, [sp, #16]
 800685a:	9307      	str	r3, [sp, #28]
 800685c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006860:	931a      	str	r3, [sp, #104]	@ 0x68
 8006862:	4654      	mov	r4, sl
 8006864:	2205      	movs	r2, #5
 8006866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800686a:	4853      	ldr	r0, [pc, #332]	@ (80069b8 <_vfiprintf_r+0x21c>)
 800686c:	f7f9 fcb0 	bl	80001d0 <memchr>
 8006870:	9a04      	ldr	r2, [sp, #16]
 8006872:	b9d8      	cbnz	r0, 80068ac <_vfiprintf_r+0x110>
 8006874:	06d1      	lsls	r1, r2, #27
 8006876:	bf44      	itt	mi
 8006878:	2320      	movmi	r3, #32
 800687a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800687e:	0713      	lsls	r3, r2, #28
 8006880:	bf44      	itt	mi
 8006882:	232b      	movmi	r3, #43	@ 0x2b
 8006884:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006888:	f89a 3000 	ldrb.w	r3, [sl]
 800688c:	2b2a      	cmp	r3, #42	@ 0x2a
 800688e:	d015      	beq.n	80068bc <_vfiprintf_r+0x120>
 8006890:	9a07      	ldr	r2, [sp, #28]
 8006892:	4654      	mov	r4, sl
 8006894:	2000      	movs	r0, #0
 8006896:	f04f 0c0a 	mov.w	ip, #10
 800689a:	4621      	mov	r1, r4
 800689c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068a0:	3b30      	subs	r3, #48	@ 0x30
 80068a2:	2b09      	cmp	r3, #9
 80068a4:	d94b      	bls.n	800693e <_vfiprintf_r+0x1a2>
 80068a6:	b1b0      	cbz	r0, 80068d6 <_vfiprintf_r+0x13a>
 80068a8:	9207      	str	r2, [sp, #28]
 80068aa:	e014      	b.n	80068d6 <_vfiprintf_r+0x13a>
 80068ac:	eba0 0308 	sub.w	r3, r0, r8
 80068b0:	fa09 f303 	lsl.w	r3, r9, r3
 80068b4:	4313      	orrs	r3, r2
 80068b6:	9304      	str	r3, [sp, #16]
 80068b8:	46a2      	mov	sl, r4
 80068ba:	e7d2      	b.n	8006862 <_vfiprintf_r+0xc6>
 80068bc:	9b03      	ldr	r3, [sp, #12]
 80068be:	1d19      	adds	r1, r3, #4
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	9103      	str	r1, [sp, #12]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	bfbb      	ittet	lt
 80068c8:	425b      	neglt	r3, r3
 80068ca:	f042 0202 	orrlt.w	r2, r2, #2
 80068ce:	9307      	strge	r3, [sp, #28]
 80068d0:	9307      	strlt	r3, [sp, #28]
 80068d2:	bfb8      	it	lt
 80068d4:	9204      	strlt	r2, [sp, #16]
 80068d6:	7823      	ldrb	r3, [r4, #0]
 80068d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80068da:	d10a      	bne.n	80068f2 <_vfiprintf_r+0x156>
 80068dc:	7863      	ldrb	r3, [r4, #1]
 80068de:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e0:	d132      	bne.n	8006948 <_vfiprintf_r+0x1ac>
 80068e2:	9b03      	ldr	r3, [sp, #12]
 80068e4:	1d1a      	adds	r2, r3, #4
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	9203      	str	r2, [sp, #12]
 80068ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068ee:	3402      	adds	r4, #2
 80068f0:	9305      	str	r3, [sp, #20]
 80068f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80069c8 <_vfiprintf_r+0x22c>
 80068f6:	7821      	ldrb	r1, [r4, #0]
 80068f8:	2203      	movs	r2, #3
 80068fa:	4650      	mov	r0, sl
 80068fc:	f7f9 fc68 	bl	80001d0 <memchr>
 8006900:	b138      	cbz	r0, 8006912 <_vfiprintf_r+0x176>
 8006902:	9b04      	ldr	r3, [sp, #16]
 8006904:	eba0 000a 	sub.w	r0, r0, sl
 8006908:	2240      	movs	r2, #64	@ 0x40
 800690a:	4082      	lsls	r2, r0
 800690c:	4313      	orrs	r3, r2
 800690e:	3401      	adds	r4, #1
 8006910:	9304      	str	r3, [sp, #16]
 8006912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006916:	4829      	ldr	r0, [pc, #164]	@ (80069bc <_vfiprintf_r+0x220>)
 8006918:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800691c:	2206      	movs	r2, #6
 800691e:	f7f9 fc57 	bl	80001d0 <memchr>
 8006922:	2800      	cmp	r0, #0
 8006924:	d03f      	beq.n	80069a6 <_vfiprintf_r+0x20a>
 8006926:	4b26      	ldr	r3, [pc, #152]	@ (80069c0 <_vfiprintf_r+0x224>)
 8006928:	bb1b      	cbnz	r3, 8006972 <_vfiprintf_r+0x1d6>
 800692a:	9b03      	ldr	r3, [sp, #12]
 800692c:	3307      	adds	r3, #7
 800692e:	f023 0307 	bic.w	r3, r3, #7
 8006932:	3308      	adds	r3, #8
 8006934:	9303      	str	r3, [sp, #12]
 8006936:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006938:	443b      	add	r3, r7
 800693a:	9309      	str	r3, [sp, #36]	@ 0x24
 800693c:	e76a      	b.n	8006814 <_vfiprintf_r+0x78>
 800693e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006942:	460c      	mov	r4, r1
 8006944:	2001      	movs	r0, #1
 8006946:	e7a8      	b.n	800689a <_vfiprintf_r+0xfe>
 8006948:	2300      	movs	r3, #0
 800694a:	3401      	adds	r4, #1
 800694c:	9305      	str	r3, [sp, #20]
 800694e:	4619      	mov	r1, r3
 8006950:	f04f 0c0a 	mov.w	ip, #10
 8006954:	4620      	mov	r0, r4
 8006956:	f810 2b01 	ldrb.w	r2, [r0], #1
 800695a:	3a30      	subs	r2, #48	@ 0x30
 800695c:	2a09      	cmp	r2, #9
 800695e:	d903      	bls.n	8006968 <_vfiprintf_r+0x1cc>
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0c6      	beq.n	80068f2 <_vfiprintf_r+0x156>
 8006964:	9105      	str	r1, [sp, #20]
 8006966:	e7c4      	b.n	80068f2 <_vfiprintf_r+0x156>
 8006968:	fb0c 2101 	mla	r1, ip, r1, r2
 800696c:	4604      	mov	r4, r0
 800696e:	2301      	movs	r3, #1
 8006970:	e7f0      	b.n	8006954 <_vfiprintf_r+0x1b8>
 8006972:	ab03      	add	r3, sp, #12
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	462a      	mov	r2, r5
 8006978:	4b12      	ldr	r3, [pc, #72]	@ (80069c4 <_vfiprintf_r+0x228>)
 800697a:	a904      	add	r1, sp, #16
 800697c:	4630      	mov	r0, r6
 800697e:	f3af 8000 	nop.w
 8006982:	4607      	mov	r7, r0
 8006984:	1c78      	adds	r0, r7, #1
 8006986:	d1d6      	bne.n	8006936 <_vfiprintf_r+0x19a>
 8006988:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800698a:	07d9      	lsls	r1, r3, #31
 800698c:	d405      	bmi.n	800699a <_vfiprintf_r+0x1fe>
 800698e:	89ab      	ldrh	r3, [r5, #12]
 8006990:	059a      	lsls	r2, r3, #22
 8006992:	d402      	bmi.n	800699a <_vfiprintf_r+0x1fe>
 8006994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006996:	f7ff fdc9 	bl	800652c <__retarget_lock_release_recursive>
 800699a:	89ab      	ldrh	r3, [r5, #12]
 800699c:	065b      	lsls	r3, r3, #25
 800699e:	f53f af1f 	bmi.w	80067e0 <_vfiprintf_r+0x44>
 80069a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069a4:	e71e      	b.n	80067e4 <_vfiprintf_r+0x48>
 80069a6:	ab03      	add	r3, sp, #12
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	462a      	mov	r2, r5
 80069ac:	4b05      	ldr	r3, [pc, #20]	@ (80069c4 <_vfiprintf_r+0x228>)
 80069ae:	a904      	add	r1, sp, #16
 80069b0:	4630      	mov	r0, r6
 80069b2:	f000 f879 	bl	8006aa8 <_printf_i>
 80069b6:	e7e4      	b.n	8006982 <_vfiprintf_r+0x1e6>
 80069b8:	0800734b 	.word	0x0800734b
 80069bc:	08007355 	.word	0x08007355
 80069c0:	00000000 	.word	0x00000000
 80069c4:	08006777 	.word	0x08006777
 80069c8:	08007351 	.word	0x08007351

080069cc <_printf_common>:
 80069cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069d0:	4616      	mov	r6, r2
 80069d2:	4698      	mov	r8, r3
 80069d4:	688a      	ldr	r2, [r1, #8]
 80069d6:	690b      	ldr	r3, [r1, #16]
 80069d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069dc:	4293      	cmp	r3, r2
 80069de:	bfb8      	it	lt
 80069e0:	4613      	movlt	r3, r2
 80069e2:	6033      	str	r3, [r6, #0]
 80069e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80069e8:	4607      	mov	r7, r0
 80069ea:	460c      	mov	r4, r1
 80069ec:	b10a      	cbz	r2, 80069f2 <_printf_common+0x26>
 80069ee:	3301      	adds	r3, #1
 80069f0:	6033      	str	r3, [r6, #0]
 80069f2:	6823      	ldr	r3, [r4, #0]
 80069f4:	0699      	lsls	r1, r3, #26
 80069f6:	bf42      	ittt	mi
 80069f8:	6833      	ldrmi	r3, [r6, #0]
 80069fa:	3302      	addmi	r3, #2
 80069fc:	6033      	strmi	r3, [r6, #0]
 80069fe:	6825      	ldr	r5, [r4, #0]
 8006a00:	f015 0506 	ands.w	r5, r5, #6
 8006a04:	d106      	bne.n	8006a14 <_printf_common+0x48>
 8006a06:	f104 0a19 	add.w	sl, r4, #25
 8006a0a:	68e3      	ldr	r3, [r4, #12]
 8006a0c:	6832      	ldr	r2, [r6, #0]
 8006a0e:	1a9b      	subs	r3, r3, r2
 8006a10:	42ab      	cmp	r3, r5
 8006a12:	dc26      	bgt.n	8006a62 <_printf_common+0x96>
 8006a14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a18:	6822      	ldr	r2, [r4, #0]
 8006a1a:	3b00      	subs	r3, #0
 8006a1c:	bf18      	it	ne
 8006a1e:	2301      	movne	r3, #1
 8006a20:	0692      	lsls	r2, r2, #26
 8006a22:	d42b      	bmi.n	8006a7c <_printf_common+0xb0>
 8006a24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a28:	4641      	mov	r1, r8
 8006a2a:	4638      	mov	r0, r7
 8006a2c:	47c8      	blx	r9
 8006a2e:	3001      	adds	r0, #1
 8006a30:	d01e      	beq.n	8006a70 <_printf_common+0xa4>
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	6922      	ldr	r2, [r4, #16]
 8006a36:	f003 0306 	and.w	r3, r3, #6
 8006a3a:	2b04      	cmp	r3, #4
 8006a3c:	bf02      	ittt	eq
 8006a3e:	68e5      	ldreq	r5, [r4, #12]
 8006a40:	6833      	ldreq	r3, [r6, #0]
 8006a42:	1aed      	subeq	r5, r5, r3
 8006a44:	68a3      	ldr	r3, [r4, #8]
 8006a46:	bf0c      	ite	eq
 8006a48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a4c:	2500      	movne	r5, #0
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	bfc4      	itt	gt
 8006a52:	1a9b      	subgt	r3, r3, r2
 8006a54:	18ed      	addgt	r5, r5, r3
 8006a56:	2600      	movs	r6, #0
 8006a58:	341a      	adds	r4, #26
 8006a5a:	42b5      	cmp	r5, r6
 8006a5c:	d11a      	bne.n	8006a94 <_printf_common+0xc8>
 8006a5e:	2000      	movs	r0, #0
 8006a60:	e008      	b.n	8006a74 <_printf_common+0xa8>
 8006a62:	2301      	movs	r3, #1
 8006a64:	4652      	mov	r2, sl
 8006a66:	4641      	mov	r1, r8
 8006a68:	4638      	mov	r0, r7
 8006a6a:	47c8      	blx	r9
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d103      	bne.n	8006a78 <_printf_common+0xac>
 8006a70:	f04f 30ff 	mov.w	r0, #4294967295
 8006a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a78:	3501      	adds	r5, #1
 8006a7a:	e7c6      	b.n	8006a0a <_printf_common+0x3e>
 8006a7c:	18e1      	adds	r1, r4, r3
 8006a7e:	1c5a      	adds	r2, r3, #1
 8006a80:	2030      	movs	r0, #48	@ 0x30
 8006a82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a86:	4422      	add	r2, r4
 8006a88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a90:	3302      	adds	r3, #2
 8006a92:	e7c7      	b.n	8006a24 <_printf_common+0x58>
 8006a94:	2301      	movs	r3, #1
 8006a96:	4622      	mov	r2, r4
 8006a98:	4641      	mov	r1, r8
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	47c8      	blx	r9
 8006a9e:	3001      	adds	r0, #1
 8006aa0:	d0e6      	beq.n	8006a70 <_printf_common+0xa4>
 8006aa2:	3601      	adds	r6, #1
 8006aa4:	e7d9      	b.n	8006a5a <_printf_common+0x8e>
	...

08006aa8 <_printf_i>:
 8006aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aac:	7e0f      	ldrb	r7, [r1, #24]
 8006aae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ab0:	2f78      	cmp	r7, #120	@ 0x78
 8006ab2:	4691      	mov	r9, r2
 8006ab4:	4680      	mov	r8, r0
 8006ab6:	460c      	mov	r4, r1
 8006ab8:	469a      	mov	sl, r3
 8006aba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006abe:	d807      	bhi.n	8006ad0 <_printf_i+0x28>
 8006ac0:	2f62      	cmp	r7, #98	@ 0x62
 8006ac2:	d80a      	bhi.n	8006ada <_printf_i+0x32>
 8006ac4:	2f00      	cmp	r7, #0
 8006ac6:	f000 80d2 	beq.w	8006c6e <_printf_i+0x1c6>
 8006aca:	2f58      	cmp	r7, #88	@ 0x58
 8006acc:	f000 80b9 	beq.w	8006c42 <_printf_i+0x19a>
 8006ad0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ad4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ad8:	e03a      	b.n	8006b50 <_printf_i+0xa8>
 8006ada:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ade:	2b15      	cmp	r3, #21
 8006ae0:	d8f6      	bhi.n	8006ad0 <_printf_i+0x28>
 8006ae2:	a101      	add	r1, pc, #4	@ (adr r1, 8006ae8 <_printf_i+0x40>)
 8006ae4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ae8:	08006b41 	.word	0x08006b41
 8006aec:	08006b55 	.word	0x08006b55
 8006af0:	08006ad1 	.word	0x08006ad1
 8006af4:	08006ad1 	.word	0x08006ad1
 8006af8:	08006ad1 	.word	0x08006ad1
 8006afc:	08006ad1 	.word	0x08006ad1
 8006b00:	08006b55 	.word	0x08006b55
 8006b04:	08006ad1 	.word	0x08006ad1
 8006b08:	08006ad1 	.word	0x08006ad1
 8006b0c:	08006ad1 	.word	0x08006ad1
 8006b10:	08006ad1 	.word	0x08006ad1
 8006b14:	08006c55 	.word	0x08006c55
 8006b18:	08006b7f 	.word	0x08006b7f
 8006b1c:	08006c0f 	.word	0x08006c0f
 8006b20:	08006ad1 	.word	0x08006ad1
 8006b24:	08006ad1 	.word	0x08006ad1
 8006b28:	08006c77 	.word	0x08006c77
 8006b2c:	08006ad1 	.word	0x08006ad1
 8006b30:	08006b7f 	.word	0x08006b7f
 8006b34:	08006ad1 	.word	0x08006ad1
 8006b38:	08006ad1 	.word	0x08006ad1
 8006b3c:	08006c17 	.word	0x08006c17
 8006b40:	6833      	ldr	r3, [r6, #0]
 8006b42:	1d1a      	adds	r2, r3, #4
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	6032      	str	r2, [r6, #0]
 8006b48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b50:	2301      	movs	r3, #1
 8006b52:	e09d      	b.n	8006c90 <_printf_i+0x1e8>
 8006b54:	6833      	ldr	r3, [r6, #0]
 8006b56:	6820      	ldr	r0, [r4, #0]
 8006b58:	1d19      	adds	r1, r3, #4
 8006b5a:	6031      	str	r1, [r6, #0]
 8006b5c:	0606      	lsls	r6, r0, #24
 8006b5e:	d501      	bpl.n	8006b64 <_printf_i+0xbc>
 8006b60:	681d      	ldr	r5, [r3, #0]
 8006b62:	e003      	b.n	8006b6c <_printf_i+0xc4>
 8006b64:	0645      	lsls	r5, r0, #25
 8006b66:	d5fb      	bpl.n	8006b60 <_printf_i+0xb8>
 8006b68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b6c:	2d00      	cmp	r5, #0
 8006b6e:	da03      	bge.n	8006b78 <_printf_i+0xd0>
 8006b70:	232d      	movs	r3, #45	@ 0x2d
 8006b72:	426d      	negs	r5, r5
 8006b74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b78:	4859      	ldr	r0, [pc, #356]	@ (8006ce0 <_printf_i+0x238>)
 8006b7a:	230a      	movs	r3, #10
 8006b7c:	e011      	b.n	8006ba2 <_printf_i+0xfa>
 8006b7e:	6821      	ldr	r1, [r4, #0]
 8006b80:	6833      	ldr	r3, [r6, #0]
 8006b82:	0608      	lsls	r0, r1, #24
 8006b84:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b88:	d402      	bmi.n	8006b90 <_printf_i+0xe8>
 8006b8a:	0649      	lsls	r1, r1, #25
 8006b8c:	bf48      	it	mi
 8006b8e:	b2ad      	uxthmi	r5, r5
 8006b90:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b92:	4853      	ldr	r0, [pc, #332]	@ (8006ce0 <_printf_i+0x238>)
 8006b94:	6033      	str	r3, [r6, #0]
 8006b96:	bf14      	ite	ne
 8006b98:	230a      	movne	r3, #10
 8006b9a:	2308      	moveq	r3, #8
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ba2:	6866      	ldr	r6, [r4, #4]
 8006ba4:	60a6      	str	r6, [r4, #8]
 8006ba6:	2e00      	cmp	r6, #0
 8006ba8:	bfa2      	ittt	ge
 8006baa:	6821      	ldrge	r1, [r4, #0]
 8006bac:	f021 0104 	bicge.w	r1, r1, #4
 8006bb0:	6021      	strge	r1, [r4, #0]
 8006bb2:	b90d      	cbnz	r5, 8006bb8 <_printf_i+0x110>
 8006bb4:	2e00      	cmp	r6, #0
 8006bb6:	d04b      	beq.n	8006c50 <_printf_i+0x1a8>
 8006bb8:	4616      	mov	r6, r2
 8006bba:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bbe:	fb03 5711 	mls	r7, r3, r1, r5
 8006bc2:	5dc7      	ldrb	r7, [r0, r7]
 8006bc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bc8:	462f      	mov	r7, r5
 8006bca:	42bb      	cmp	r3, r7
 8006bcc:	460d      	mov	r5, r1
 8006bce:	d9f4      	bls.n	8006bba <_printf_i+0x112>
 8006bd0:	2b08      	cmp	r3, #8
 8006bd2:	d10b      	bne.n	8006bec <_printf_i+0x144>
 8006bd4:	6823      	ldr	r3, [r4, #0]
 8006bd6:	07df      	lsls	r7, r3, #31
 8006bd8:	d508      	bpl.n	8006bec <_printf_i+0x144>
 8006bda:	6923      	ldr	r3, [r4, #16]
 8006bdc:	6861      	ldr	r1, [r4, #4]
 8006bde:	4299      	cmp	r1, r3
 8006be0:	bfde      	ittt	le
 8006be2:	2330      	movle	r3, #48	@ 0x30
 8006be4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006be8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bec:	1b92      	subs	r2, r2, r6
 8006bee:	6122      	str	r2, [r4, #16]
 8006bf0:	f8cd a000 	str.w	sl, [sp]
 8006bf4:	464b      	mov	r3, r9
 8006bf6:	aa03      	add	r2, sp, #12
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	4640      	mov	r0, r8
 8006bfc:	f7ff fee6 	bl	80069cc <_printf_common>
 8006c00:	3001      	adds	r0, #1
 8006c02:	d14a      	bne.n	8006c9a <_printf_i+0x1f2>
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	b004      	add	sp, #16
 8006c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c0e:	6823      	ldr	r3, [r4, #0]
 8006c10:	f043 0320 	orr.w	r3, r3, #32
 8006c14:	6023      	str	r3, [r4, #0]
 8006c16:	4833      	ldr	r0, [pc, #204]	@ (8006ce4 <_printf_i+0x23c>)
 8006c18:	2778      	movs	r7, #120	@ 0x78
 8006c1a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	6831      	ldr	r1, [r6, #0]
 8006c22:	061f      	lsls	r7, r3, #24
 8006c24:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c28:	d402      	bmi.n	8006c30 <_printf_i+0x188>
 8006c2a:	065f      	lsls	r7, r3, #25
 8006c2c:	bf48      	it	mi
 8006c2e:	b2ad      	uxthmi	r5, r5
 8006c30:	6031      	str	r1, [r6, #0]
 8006c32:	07d9      	lsls	r1, r3, #31
 8006c34:	bf44      	itt	mi
 8006c36:	f043 0320 	orrmi.w	r3, r3, #32
 8006c3a:	6023      	strmi	r3, [r4, #0]
 8006c3c:	b11d      	cbz	r5, 8006c46 <_printf_i+0x19e>
 8006c3e:	2310      	movs	r3, #16
 8006c40:	e7ac      	b.n	8006b9c <_printf_i+0xf4>
 8006c42:	4827      	ldr	r0, [pc, #156]	@ (8006ce0 <_printf_i+0x238>)
 8006c44:	e7e9      	b.n	8006c1a <_printf_i+0x172>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	f023 0320 	bic.w	r3, r3, #32
 8006c4c:	6023      	str	r3, [r4, #0]
 8006c4e:	e7f6      	b.n	8006c3e <_printf_i+0x196>
 8006c50:	4616      	mov	r6, r2
 8006c52:	e7bd      	b.n	8006bd0 <_printf_i+0x128>
 8006c54:	6833      	ldr	r3, [r6, #0]
 8006c56:	6825      	ldr	r5, [r4, #0]
 8006c58:	6961      	ldr	r1, [r4, #20]
 8006c5a:	1d18      	adds	r0, r3, #4
 8006c5c:	6030      	str	r0, [r6, #0]
 8006c5e:	062e      	lsls	r6, r5, #24
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	d501      	bpl.n	8006c68 <_printf_i+0x1c0>
 8006c64:	6019      	str	r1, [r3, #0]
 8006c66:	e002      	b.n	8006c6e <_printf_i+0x1c6>
 8006c68:	0668      	lsls	r0, r5, #25
 8006c6a:	d5fb      	bpl.n	8006c64 <_printf_i+0x1bc>
 8006c6c:	8019      	strh	r1, [r3, #0]
 8006c6e:	2300      	movs	r3, #0
 8006c70:	6123      	str	r3, [r4, #16]
 8006c72:	4616      	mov	r6, r2
 8006c74:	e7bc      	b.n	8006bf0 <_printf_i+0x148>
 8006c76:	6833      	ldr	r3, [r6, #0]
 8006c78:	1d1a      	adds	r2, r3, #4
 8006c7a:	6032      	str	r2, [r6, #0]
 8006c7c:	681e      	ldr	r6, [r3, #0]
 8006c7e:	6862      	ldr	r2, [r4, #4]
 8006c80:	2100      	movs	r1, #0
 8006c82:	4630      	mov	r0, r6
 8006c84:	f7f9 faa4 	bl	80001d0 <memchr>
 8006c88:	b108      	cbz	r0, 8006c8e <_printf_i+0x1e6>
 8006c8a:	1b80      	subs	r0, r0, r6
 8006c8c:	6060      	str	r0, [r4, #4]
 8006c8e:	6863      	ldr	r3, [r4, #4]
 8006c90:	6123      	str	r3, [r4, #16]
 8006c92:	2300      	movs	r3, #0
 8006c94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c98:	e7aa      	b.n	8006bf0 <_printf_i+0x148>
 8006c9a:	6923      	ldr	r3, [r4, #16]
 8006c9c:	4632      	mov	r2, r6
 8006c9e:	4649      	mov	r1, r9
 8006ca0:	4640      	mov	r0, r8
 8006ca2:	47d0      	blx	sl
 8006ca4:	3001      	adds	r0, #1
 8006ca6:	d0ad      	beq.n	8006c04 <_printf_i+0x15c>
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	079b      	lsls	r3, r3, #30
 8006cac:	d413      	bmi.n	8006cd6 <_printf_i+0x22e>
 8006cae:	68e0      	ldr	r0, [r4, #12]
 8006cb0:	9b03      	ldr	r3, [sp, #12]
 8006cb2:	4298      	cmp	r0, r3
 8006cb4:	bfb8      	it	lt
 8006cb6:	4618      	movlt	r0, r3
 8006cb8:	e7a6      	b.n	8006c08 <_printf_i+0x160>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	4632      	mov	r2, r6
 8006cbe:	4649      	mov	r1, r9
 8006cc0:	4640      	mov	r0, r8
 8006cc2:	47d0      	blx	sl
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	d09d      	beq.n	8006c04 <_printf_i+0x15c>
 8006cc8:	3501      	adds	r5, #1
 8006cca:	68e3      	ldr	r3, [r4, #12]
 8006ccc:	9903      	ldr	r1, [sp, #12]
 8006cce:	1a5b      	subs	r3, r3, r1
 8006cd0:	42ab      	cmp	r3, r5
 8006cd2:	dcf2      	bgt.n	8006cba <_printf_i+0x212>
 8006cd4:	e7eb      	b.n	8006cae <_printf_i+0x206>
 8006cd6:	2500      	movs	r5, #0
 8006cd8:	f104 0619 	add.w	r6, r4, #25
 8006cdc:	e7f5      	b.n	8006cca <_printf_i+0x222>
 8006cde:	bf00      	nop
 8006ce0:	0800735c 	.word	0x0800735c
 8006ce4:	0800736d 	.word	0x0800736d

08006ce8 <__sflush_r>:
 8006ce8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cf0:	0716      	lsls	r6, r2, #28
 8006cf2:	4605      	mov	r5, r0
 8006cf4:	460c      	mov	r4, r1
 8006cf6:	d454      	bmi.n	8006da2 <__sflush_r+0xba>
 8006cf8:	684b      	ldr	r3, [r1, #4]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	dc02      	bgt.n	8006d04 <__sflush_r+0x1c>
 8006cfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	dd48      	ble.n	8006d96 <__sflush_r+0xae>
 8006d04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d06:	2e00      	cmp	r6, #0
 8006d08:	d045      	beq.n	8006d96 <__sflush_r+0xae>
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d10:	682f      	ldr	r7, [r5, #0]
 8006d12:	6a21      	ldr	r1, [r4, #32]
 8006d14:	602b      	str	r3, [r5, #0]
 8006d16:	d030      	beq.n	8006d7a <__sflush_r+0x92>
 8006d18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d1a:	89a3      	ldrh	r3, [r4, #12]
 8006d1c:	0759      	lsls	r1, r3, #29
 8006d1e:	d505      	bpl.n	8006d2c <__sflush_r+0x44>
 8006d20:	6863      	ldr	r3, [r4, #4]
 8006d22:	1ad2      	subs	r2, r2, r3
 8006d24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d26:	b10b      	cbz	r3, 8006d2c <__sflush_r+0x44>
 8006d28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d2a:	1ad2      	subs	r2, r2, r3
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d30:	6a21      	ldr	r1, [r4, #32]
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b0      	blx	r6
 8006d36:	1c43      	adds	r3, r0, #1
 8006d38:	89a3      	ldrh	r3, [r4, #12]
 8006d3a:	d106      	bne.n	8006d4a <__sflush_r+0x62>
 8006d3c:	6829      	ldr	r1, [r5, #0]
 8006d3e:	291d      	cmp	r1, #29
 8006d40:	d82b      	bhi.n	8006d9a <__sflush_r+0xb2>
 8006d42:	4a2a      	ldr	r2, [pc, #168]	@ (8006dec <__sflush_r+0x104>)
 8006d44:	410a      	asrs	r2, r1
 8006d46:	07d6      	lsls	r6, r2, #31
 8006d48:	d427      	bmi.n	8006d9a <__sflush_r+0xb2>
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	6062      	str	r2, [r4, #4]
 8006d4e:	04d9      	lsls	r1, r3, #19
 8006d50:	6922      	ldr	r2, [r4, #16]
 8006d52:	6022      	str	r2, [r4, #0]
 8006d54:	d504      	bpl.n	8006d60 <__sflush_r+0x78>
 8006d56:	1c42      	adds	r2, r0, #1
 8006d58:	d101      	bne.n	8006d5e <__sflush_r+0x76>
 8006d5a:	682b      	ldr	r3, [r5, #0]
 8006d5c:	b903      	cbnz	r3, 8006d60 <__sflush_r+0x78>
 8006d5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d62:	602f      	str	r7, [r5, #0]
 8006d64:	b1b9      	cbz	r1, 8006d96 <__sflush_r+0xae>
 8006d66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d6a:	4299      	cmp	r1, r3
 8006d6c:	d002      	beq.n	8006d74 <__sflush_r+0x8c>
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f7ff fbf2 	bl	8006558 <_free_r>
 8006d74:	2300      	movs	r3, #0
 8006d76:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d78:	e00d      	b.n	8006d96 <__sflush_r+0xae>
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	47b0      	blx	r6
 8006d80:	4602      	mov	r2, r0
 8006d82:	1c50      	adds	r0, r2, #1
 8006d84:	d1c9      	bne.n	8006d1a <__sflush_r+0x32>
 8006d86:	682b      	ldr	r3, [r5, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d0c6      	beq.n	8006d1a <__sflush_r+0x32>
 8006d8c:	2b1d      	cmp	r3, #29
 8006d8e:	d001      	beq.n	8006d94 <__sflush_r+0xac>
 8006d90:	2b16      	cmp	r3, #22
 8006d92:	d11e      	bne.n	8006dd2 <__sflush_r+0xea>
 8006d94:	602f      	str	r7, [r5, #0]
 8006d96:	2000      	movs	r0, #0
 8006d98:	e022      	b.n	8006de0 <__sflush_r+0xf8>
 8006d9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d9e:	b21b      	sxth	r3, r3
 8006da0:	e01b      	b.n	8006dda <__sflush_r+0xf2>
 8006da2:	690f      	ldr	r7, [r1, #16]
 8006da4:	2f00      	cmp	r7, #0
 8006da6:	d0f6      	beq.n	8006d96 <__sflush_r+0xae>
 8006da8:	0793      	lsls	r3, r2, #30
 8006daa:	680e      	ldr	r6, [r1, #0]
 8006dac:	bf08      	it	eq
 8006dae:	694b      	ldreq	r3, [r1, #20]
 8006db0:	600f      	str	r7, [r1, #0]
 8006db2:	bf18      	it	ne
 8006db4:	2300      	movne	r3, #0
 8006db6:	eba6 0807 	sub.w	r8, r6, r7
 8006dba:	608b      	str	r3, [r1, #8]
 8006dbc:	f1b8 0f00 	cmp.w	r8, #0
 8006dc0:	dde9      	ble.n	8006d96 <__sflush_r+0xae>
 8006dc2:	6a21      	ldr	r1, [r4, #32]
 8006dc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006dc6:	4643      	mov	r3, r8
 8006dc8:	463a      	mov	r2, r7
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b0      	blx	r6
 8006dce:	2800      	cmp	r0, #0
 8006dd0:	dc08      	bgt.n	8006de4 <__sflush_r+0xfc>
 8006dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dda:	81a3      	strh	r3, [r4, #12]
 8006ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8006de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de4:	4407      	add	r7, r0
 8006de6:	eba8 0800 	sub.w	r8, r8, r0
 8006dea:	e7e7      	b.n	8006dbc <__sflush_r+0xd4>
 8006dec:	dfbffffe 	.word	0xdfbffffe

08006df0 <_fflush_r>:
 8006df0:	b538      	push	{r3, r4, r5, lr}
 8006df2:	690b      	ldr	r3, [r1, #16]
 8006df4:	4605      	mov	r5, r0
 8006df6:	460c      	mov	r4, r1
 8006df8:	b913      	cbnz	r3, 8006e00 <_fflush_r+0x10>
 8006dfa:	2500      	movs	r5, #0
 8006dfc:	4628      	mov	r0, r5
 8006dfe:	bd38      	pop	{r3, r4, r5, pc}
 8006e00:	b118      	cbz	r0, 8006e0a <_fflush_r+0x1a>
 8006e02:	6a03      	ldr	r3, [r0, #32]
 8006e04:	b90b      	cbnz	r3, 8006e0a <_fflush_r+0x1a>
 8006e06:	f7ff f989 	bl	800611c <__sinit>
 8006e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0f3      	beq.n	8006dfa <_fflush_r+0xa>
 8006e12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e14:	07d0      	lsls	r0, r2, #31
 8006e16:	d404      	bmi.n	8006e22 <_fflush_r+0x32>
 8006e18:	0599      	lsls	r1, r3, #22
 8006e1a:	d402      	bmi.n	8006e22 <_fflush_r+0x32>
 8006e1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e1e:	f7ff fb84 	bl	800652a <__retarget_lock_acquire_recursive>
 8006e22:	4628      	mov	r0, r5
 8006e24:	4621      	mov	r1, r4
 8006e26:	f7ff ff5f 	bl	8006ce8 <__sflush_r>
 8006e2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e2c:	07da      	lsls	r2, r3, #31
 8006e2e:	4605      	mov	r5, r0
 8006e30:	d4e4      	bmi.n	8006dfc <_fflush_r+0xc>
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	059b      	lsls	r3, r3, #22
 8006e36:	d4e1      	bmi.n	8006dfc <_fflush_r+0xc>
 8006e38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e3a:	f7ff fb77 	bl	800652c <__retarget_lock_release_recursive>
 8006e3e:	e7dd      	b.n	8006dfc <_fflush_r+0xc>

08006e40 <__swhatbuf_r>:
 8006e40:	b570      	push	{r4, r5, r6, lr}
 8006e42:	460c      	mov	r4, r1
 8006e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e48:	2900      	cmp	r1, #0
 8006e4a:	b096      	sub	sp, #88	@ 0x58
 8006e4c:	4615      	mov	r5, r2
 8006e4e:	461e      	mov	r6, r3
 8006e50:	da0d      	bge.n	8006e6e <__swhatbuf_r+0x2e>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e58:	f04f 0100 	mov.w	r1, #0
 8006e5c:	bf14      	ite	ne
 8006e5e:	2340      	movne	r3, #64	@ 0x40
 8006e60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e64:	2000      	movs	r0, #0
 8006e66:	6031      	str	r1, [r6, #0]
 8006e68:	602b      	str	r3, [r5, #0]
 8006e6a:	b016      	add	sp, #88	@ 0x58
 8006e6c:	bd70      	pop	{r4, r5, r6, pc}
 8006e6e:	466a      	mov	r2, sp
 8006e70:	f000 f878 	bl	8006f64 <_fstat_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	dbec      	blt.n	8006e52 <__swhatbuf_r+0x12>
 8006e78:	9901      	ldr	r1, [sp, #4]
 8006e7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e82:	4259      	negs	r1, r3
 8006e84:	4159      	adcs	r1, r3
 8006e86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e8a:	e7eb      	b.n	8006e64 <__swhatbuf_r+0x24>

08006e8c <__smakebuf_r>:
 8006e8c:	898b      	ldrh	r3, [r1, #12]
 8006e8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e90:	079d      	lsls	r5, r3, #30
 8006e92:	4606      	mov	r6, r0
 8006e94:	460c      	mov	r4, r1
 8006e96:	d507      	bpl.n	8006ea8 <__smakebuf_r+0x1c>
 8006e98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	6123      	str	r3, [r4, #16]
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	6163      	str	r3, [r4, #20]
 8006ea4:	b003      	add	sp, #12
 8006ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ea8:	ab01      	add	r3, sp, #4
 8006eaa:	466a      	mov	r2, sp
 8006eac:	f7ff ffc8 	bl	8006e40 <__swhatbuf_r>
 8006eb0:	9f00      	ldr	r7, [sp, #0]
 8006eb2:	4605      	mov	r5, r0
 8006eb4:	4639      	mov	r1, r7
 8006eb6:	4630      	mov	r0, r6
 8006eb8:	f7ff fbba 	bl	8006630 <_malloc_r>
 8006ebc:	b948      	cbnz	r0, 8006ed2 <__smakebuf_r+0x46>
 8006ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec2:	059a      	lsls	r2, r3, #22
 8006ec4:	d4ee      	bmi.n	8006ea4 <__smakebuf_r+0x18>
 8006ec6:	f023 0303 	bic.w	r3, r3, #3
 8006eca:	f043 0302 	orr.w	r3, r3, #2
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	e7e2      	b.n	8006e98 <__smakebuf_r+0xc>
 8006ed2:	89a3      	ldrh	r3, [r4, #12]
 8006ed4:	6020      	str	r0, [r4, #0]
 8006ed6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eda:	81a3      	strh	r3, [r4, #12]
 8006edc:	9b01      	ldr	r3, [sp, #4]
 8006ede:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ee2:	b15b      	cbz	r3, 8006efc <__smakebuf_r+0x70>
 8006ee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f000 f84d 	bl	8006f88 <_isatty_r>
 8006eee:	b128      	cbz	r0, 8006efc <__smakebuf_r+0x70>
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	f023 0303 	bic.w	r3, r3, #3
 8006ef6:	f043 0301 	orr.w	r3, r3, #1
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	89a3      	ldrh	r3, [r4, #12]
 8006efe:	431d      	orrs	r5, r3
 8006f00:	81a5      	strh	r5, [r4, #12]
 8006f02:	e7cf      	b.n	8006ea4 <__smakebuf_r+0x18>

08006f04 <_raise_r>:
 8006f04:	291f      	cmp	r1, #31
 8006f06:	b538      	push	{r3, r4, r5, lr}
 8006f08:	4605      	mov	r5, r0
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	d904      	bls.n	8006f18 <_raise_r+0x14>
 8006f0e:	2316      	movs	r3, #22
 8006f10:	6003      	str	r3, [r0, #0]
 8006f12:	f04f 30ff 	mov.w	r0, #4294967295
 8006f16:	bd38      	pop	{r3, r4, r5, pc}
 8006f18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006f1a:	b112      	cbz	r2, 8006f22 <_raise_r+0x1e>
 8006f1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006f20:	b94b      	cbnz	r3, 8006f36 <_raise_r+0x32>
 8006f22:	4628      	mov	r0, r5
 8006f24:	f000 f852 	bl	8006fcc <_getpid_r>
 8006f28:	4622      	mov	r2, r4
 8006f2a:	4601      	mov	r1, r0
 8006f2c:	4628      	mov	r0, r5
 8006f2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f32:	f000 b839 	b.w	8006fa8 <_kill_r>
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d00a      	beq.n	8006f50 <_raise_r+0x4c>
 8006f3a:	1c59      	adds	r1, r3, #1
 8006f3c:	d103      	bne.n	8006f46 <_raise_r+0x42>
 8006f3e:	2316      	movs	r3, #22
 8006f40:	6003      	str	r3, [r0, #0]
 8006f42:	2001      	movs	r0, #1
 8006f44:	e7e7      	b.n	8006f16 <_raise_r+0x12>
 8006f46:	2100      	movs	r1, #0
 8006f48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	4798      	blx	r3
 8006f50:	2000      	movs	r0, #0
 8006f52:	e7e0      	b.n	8006f16 <_raise_r+0x12>

08006f54 <raise>:
 8006f54:	4b02      	ldr	r3, [pc, #8]	@ (8006f60 <raise+0xc>)
 8006f56:	4601      	mov	r1, r0
 8006f58:	6818      	ldr	r0, [r3, #0]
 8006f5a:	f7ff bfd3 	b.w	8006f04 <_raise_r>
 8006f5e:	bf00      	nop
 8006f60:	200001d0 	.word	0x200001d0

08006f64 <_fstat_r>:
 8006f64:	b538      	push	{r3, r4, r5, lr}
 8006f66:	4d07      	ldr	r5, [pc, #28]	@ (8006f84 <_fstat_r+0x20>)
 8006f68:	2300      	movs	r3, #0
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	4608      	mov	r0, r1
 8006f6e:	4611      	mov	r1, r2
 8006f70:	602b      	str	r3, [r5, #0]
 8006f72:	f7f9 fe99 	bl	8000ca8 <_fstat>
 8006f76:	1c43      	adds	r3, r0, #1
 8006f78:	d102      	bne.n	8006f80 <_fstat_r+0x1c>
 8006f7a:	682b      	ldr	r3, [r5, #0]
 8006f7c:	b103      	cbz	r3, 8006f80 <_fstat_r+0x1c>
 8006f7e:	6023      	str	r3, [r4, #0]
 8006f80:	bd38      	pop	{r3, r4, r5, pc}
 8006f82:	bf00      	nop
 8006f84:	2000047c 	.word	0x2000047c

08006f88 <_isatty_r>:
 8006f88:	b538      	push	{r3, r4, r5, lr}
 8006f8a:	4d06      	ldr	r5, [pc, #24]	@ (8006fa4 <_isatty_r+0x1c>)
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	4604      	mov	r4, r0
 8006f90:	4608      	mov	r0, r1
 8006f92:	602b      	str	r3, [r5, #0]
 8006f94:	f7f9 fe98 	bl	8000cc8 <_isatty>
 8006f98:	1c43      	adds	r3, r0, #1
 8006f9a:	d102      	bne.n	8006fa2 <_isatty_r+0x1a>
 8006f9c:	682b      	ldr	r3, [r5, #0]
 8006f9e:	b103      	cbz	r3, 8006fa2 <_isatty_r+0x1a>
 8006fa0:	6023      	str	r3, [r4, #0]
 8006fa2:	bd38      	pop	{r3, r4, r5, pc}
 8006fa4:	2000047c 	.word	0x2000047c

08006fa8 <_kill_r>:
 8006fa8:	b538      	push	{r3, r4, r5, lr}
 8006faa:	4d07      	ldr	r5, [pc, #28]	@ (8006fc8 <_kill_r+0x20>)
 8006fac:	2300      	movs	r3, #0
 8006fae:	4604      	mov	r4, r0
 8006fb0:	4608      	mov	r0, r1
 8006fb2:	4611      	mov	r1, r2
 8006fb4:	602b      	str	r3, [r5, #0]
 8006fb6:	f7f9 fe33 	bl	8000c20 <_kill>
 8006fba:	1c43      	adds	r3, r0, #1
 8006fbc:	d102      	bne.n	8006fc4 <_kill_r+0x1c>
 8006fbe:	682b      	ldr	r3, [r5, #0]
 8006fc0:	b103      	cbz	r3, 8006fc4 <_kill_r+0x1c>
 8006fc2:	6023      	str	r3, [r4, #0]
 8006fc4:	bd38      	pop	{r3, r4, r5, pc}
 8006fc6:	bf00      	nop
 8006fc8:	2000047c 	.word	0x2000047c

08006fcc <_getpid_r>:
 8006fcc:	f7f9 be20 	b.w	8000c10 <_getpid>

08006fd0 <_sbrk_r>:
 8006fd0:	b538      	push	{r3, r4, r5, lr}
 8006fd2:	4d06      	ldr	r5, [pc, #24]	@ (8006fec <_sbrk_r+0x1c>)
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	4608      	mov	r0, r1
 8006fda:	602b      	str	r3, [r5, #0]
 8006fdc:	f7f9 fe8c 	bl	8000cf8 <_sbrk>
 8006fe0:	1c43      	adds	r3, r0, #1
 8006fe2:	d102      	bne.n	8006fea <_sbrk_r+0x1a>
 8006fe4:	682b      	ldr	r3, [r5, #0]
 8006fe6:	b103      	cbz	r3, 8006fea <_sbrk_r+0x1a>
 8006fe8:	6023      	str	r3, [r4, #0]
 8006fea:	bd38      	pop	{r3, r4, r5, pc}
 8006fec:	2000047c 	.word	0x2000047c

08006ff0 <_init>:
 8006ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff2:	bf00      	nop
 8006ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ff6:	bc08      	pop	{r3}
 8006ff8:	469e      	mov	lr, r3
 8006ffa:	4770      	bx	lr

08006ffc <_fini>:
 8006ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ffe:	bf00      	nop
 8007000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007002:	bc08      	pop	{r3}
 8007004:	469e      	mov	lr, r3
 8007006:	4770      	bx	lr
