<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/fpu/src/fpnew_fma_multi.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a>
<a href="#l-513">513</a>
<a href="#l-514">514</a>
<a href="#l-515">515</a>
<a href="#l-516">516</a>
<a href="#l-517">517</a>
<a href="#l-518">518</a>
<a href="#l-519">519</a>
<a href="#l-520">520</a>
<a href="#l-521">521</a>
<a href="#l-522">522</a>
<a href="#l-523">523</a>
<a href="#l-524">524</a>
<a href="#l-525">525</a>
<a href="#l-526">526</a>
<a href="#l-527">527</a>
<a href="#l-528">528</a>
<a href="#l-529">529</a>
<a href="#l-530">530</a>
<a href="#l-531">531</a>
<a href="#l-532">532</a>
<a href="#l-533">533</a>
<a href="#l-534">534</a>
<a href="#l-535">535</a>
<a href="#l-536">536</a>
<a href="#l-537">537</a>
<a href="#l-538">538</a>
<a href="#l-539">539</a>
<a href="#l-540">540</a>
<a href="#l-541">541</a>
<a href="#l-542">542</a>
<a href="#l-543">543</a>
<a href="#l-544">544</a>
<a href="#l-545">545</a>
<a href="#l-546">546</a>
<a href="#l-547">547</a>
<a href="#l-548">548</a>
<a href="#l-549">549</a>
<a href="#l-550">550</a>
<a href="#l-551">551</a>
<a href="#l-552">552</a>
<a href="#l-553">553</a>
<a href="#l-554">554</a>
<a href="#l-555">555</a>
<a href="#l-556">556</a>
<a href="#l-557">557</a>
<a href="#l-558">558</a>
<a href="#l-559">559</a>
<a href="#l-560">560</a>
<a href="#l-561">561</a>
<a href="#l-562">562</a>
<a href="#l-563">563</a>
<a href="#l-564">564</a>
<a href="#l-565">565</a>
<a href="#l-566">566</a>
<a href="#l-567">567</a>
<a href="#l-568">568</a>
<a href="#l-569">569</a>
<a href="#l-570">570</a>
<a href="#l-571">571</a>
<a href="#l-572">572</a>
<a href="#l-573">573</a>
<a href="#l-574">574</a>
<a href="#l-575">575</a>
<a href="#l-576">576</a>
<a href="#l-577">577</a>
<a href="#l-578">578</a>
<a href="#l-579">579</a>
<a href="#l-580">580</a>
<a href="#l-581">581</a>
<a href="#l-582">582</a>
<a href="#l-583">583</a>
<a href="#l-584">584</a>
<a href="#l-585">585</a>
<a href="#l-586">586</a>
<a href="#l-587">587</a>
<a href="#l-588">588</a>
<a href="#l-589">589</a>
<a href="#l-590">590</a>
<a href="#l-591">591</a>
<a href="#l-592">592</a>
<a href="#l-593">593</a>
<a href="#l-594">594</a>
<a href="#l-595">595</a>
<a href="#l-596">596</a>
<a href="#l-597">597</a>
<a href="#l-598">598</a>
<a href="#l-599">599</a>
<a href="#l-600">600</a>
<a href="#l-601">601</a>
<a href="#l-602">602</a>
<a href="#l-603">603</a>
<a href="#l-604">604</a>
<a href="#l-605">605</a>
<a href="#l-606">606</a>
<a href="#l-607">607</a>
<a href="#l-608">608</a>
<a href="#l-609">609</a>
<a href="#l-610">610</a>
<a href="#l-611">611</a>
<a href="#l-612">612</a>
<a href="#l-613">613</a>
<a href="#l-614">614</a>
<a href="#l-615">615</a>
<a href="#l-616">616</a>
<a href="#l-617">617</a>
<a href="#l-618">618</a>
<a href="#l-619">619</a>
<a href="#l-620">620</a>
<a href="#l-621">621</a>
<a href="#l-622">622</a>
<a href="#l-623">623</a>
<a href="#l-624">624</a>
<a href="#l-625">625</a>
<a href="#l-626">626</a>
<a href="#l-627">627</a>
<a href="#l-628">628</a>
<a href="#l-629">629</a>
<a href="#l-630">630</a>
<a href="#l-631">631</a>
<a href="#l-632">632</a>
<a href="#l-633">633</a>
<a href="#l-634">634</a>
<a href="#l-635">635</a>
<a href="#l-636">636</a>
<a href="#l-637">637</a>
<a href="#l-638">638</a>
<a href="#l-639">639</a>
<a href="#l-640">640</a>
<a href="#l-641">641</a>
<a href="#l-642">642</a>
<a href="#l-643">643</a>
<a href="#l-644">644</a>
<a href="#l-645">645</a>
<a href="#l-646">646</a>
<a href="#l-647">647</a>
<a href="#l-648">648</a>
<a href="#l-649">649</a>
<a href="#l-650">650</a>
<a href="#l-651">651</a>
<a href="#l-652">652</a>
<a href="#l-653">653</a>
<a href="#l-654">654</a>
<a href="#l-655">655</a>
<a href="#l-656">656</a>
<a href="#l-657">657</a>
<a href="#l-658">658</a>
<a href="#l-659">659</a>
<a href="#l-660">660</a>
<a href="#l-661">661</a>
<a href="#l-662">662</a>
<a href="#l-663">663</a>
<a href="#l-664">664</a>
<a href="#l-665">665</a>
<a href="#l-666">666</a>
<a href="#l-667">667</a>
<a href="#l-668">668</a>
<a href="#l-669">669</a>
<a href="#l-670">670</a>
<a href="#l-671">671</a>
<a href="#l-672">672</a>
<a href="#l-673">673</a>
<a href="#l-674">674</a>
<a href="#l-675">675</a>
<a href="#l-676">676</a>
<a href="#l-677">677</a>
<a href="#l-678">678</a>
<a href="#l-679">679</a>
<a href="#l-680">680</a>
<a href="#l-681">681</a>
<a href="#l-682">682</a>
<a href="#l-683">683</a>
<a href="#l-684">684</a>
<a href="#l-685">685</a>
<a href="#l-686">686</a>
<a href="#l-687">687</a>
<a href="#l-688">688</a>
<a href="#l-689">689</a>
<a href="#l-690">690</a>
<a href="#l-691">691</a>
<a href="#l-692">692</a>
<a href="#l-693">693</a>
<a href="#l-694">694</a>
<a href="#l-695">695</a>
<a href="#l-696">696</a>
<a href="#l-697">697</a>
<a href="#l-698">698</a>
<a href="#l-699">699</a>
<a href="#l-700">700</a>
<a href="#l-701">701</a>
<a href="#l-702">702</a>
<a href="#l-703">703</a>
<a href="#l-704">704</a>
<a href="#l-705">705</a>
<a href="#l-706">706</a>
<a href="#l-707">707</a>
<a href="#l-708">708</a>
<a href="#l-709">709</a>
<a href="#l-710">710</a>
<a href="#l-711">711</a>
<a href="#l-712">712</a>
<a href="#l-713">713</a>
<a href="#l-714">714</a>
<a href="#l-715">715</a>
<a href="#l-716">716</a>
<a href="#l-717">717</a>
<a href="#l-718">718</a>
<a href="#l-719">719</a>
<a href="#l-720">720</a>
<a href="#l-721">721</a>
<a href="#l-722">722</a>
<a href="#l-723">723</a>
<a href="#l-724">724</a>
<a href="#l-725">725</a>
<a href="#l-726">726</a>
<a href="#l-727">727</a>
<a href="#l-728">728</a>
<a href="#l-729">729</a>
<a href="#l-730">730</a>
<a href="#l-731">731</a>
<a href="#l-732">732</a>
<a href="#l-733">733</a>
<a href="#l-734">734</a>
<a href="#l-735">735</a>
<a href="#l-736">736</a>
<a href="#l-737">737</a>
<a href="#l-738">738</a>
<a href="#l-739">739</a>
<a href="#l-740">740</a>
<a href="#l-741">741</a>
<a href="#l-742">742</a>
<a href="#l-743">743</a>
<a href="#l-744">744</a>
<a href="#l-745">745</a>
<a href="#l-746">746</a>
<a href="#l-747">747</a>
<a href="#l-748">748</a>
<a href="#l-749">749</a>
<a href="#l-750">750</a>
<a href="#l-751">751</a>
<a href="#l-752">752</a>
<a href="#l-753">753</a>
<a href="#l-754">754</a>
<a href="#l-755">755</a>
<a href="#l-756">756</a>
<a href="#l-757">757</a>
<a href="#l-758">758</a>
<a href="#l-759">759</a>
<a href="#l-760">760</a>
<a href="#l-761">761</a>
<a href="#l-762">762</a>
<a href="#l-763">763</a>
<a href="#l-764">764</a>
<a href="#l-765">765</a>
<a href="#l-766">766</a>
<a href="#l-767">767</a>
<a href="#l-768">768</a>
<a href="#l-769">769</a>
<a href="#l-770">770</a>
<a href="#l-771">771</a>
<a href="#l-772">772</a>
<a href="#l-773">773</a>
<a href="#l-774">774</a>
<a href="#l-775">775</a>
<a href="#l-776">776</a>
<a href="#l-777">777</a>
<a href="#l-778">778</a>
<a href="#l-779">779</a>
<a href="#l-780">780</a>
<a href="#l-781">781</a>
<a href="#l-782">782</a>
<a href="#l-783">783</a>
<a href="#l-784">784</a>
<a href="#l-785">785</a>
<a href="#l-786">786</a>
<a href="#l-787">787</a>
<a href="#l-788">788</a>
<a href="#l-789">789</a>
<a href="#l-790">790</a>
<a href="#l-791">791</a>
<a href="#l-792">792</a>
<a href="#l-793">793</a>
<a href="#l-794">794</a>
<a href="#l-795">795</a>
<a href="#l-796">796</a>
<a href="#l-797">797</a>
<a href="#l-798">798</a>
<a href="#l-799">799</a>
<a href="#l-800">800</a>
<a href="#l-801">801</a>
<a href="#l-802">802</a>
<a href="#l-803">803</a>
<a href="#l-804">804</a>
<a href="#l-805">805</a>
<a href="#l-806">806</a>
<a href="#l-807">807</a>
<a href="#l-808">808</a>
<a href="#l-809">809</a>
<a href="#l-810">810</a>
<a href="#l-811">811</a>
<a href="#l-812">812</a>
<a href="#l-813">813</a>
<a href="#l-814">814</a>
<a href="#l-815">815</a>
<a href="#l-816">816</a>
<a href="#l-817">817</a>
<a href="#l-818">818</a>
<a href="#l-819">819</a>
<a href="#l-820">820</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2019 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">//</span>
<a name="l-3"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-4"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-5"></a><span class="c1">// compliance with the License. You may obtain a copy of the License at</span>
<a name="l-6"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-7"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-8"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-9"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-10"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="c1">// Author: Stefan Mach &lt;smach@iis.ee.ethz.ch&gt;</span>
<a name="l-13"></a>
<a name="l-14"></a><span class="no">`include</span> <span class="s">&quot;common_cells/registers.svh&quot;</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="k">module</span> <span class="n">fpnew_fma_multi</span> <span class="p">#(</span>
<a name="l-17"></a>  <span class="k">parameter</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fmt_logic_t</span>   <span class="n">FpFmtConfig</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">,</span>
<a name="l-18"></a>  <span class="k">parameter</span> <span class="k">int</span> <span class="k">unsigned</span>             <span class="n">NumPipeRegs</span> <span class="o">=</span> <span class="mh">0</span><span class="p">,</span>
<a name="l-19"></a>  <span class="k">parameter</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">pipe_config_t</span> <span class="n">PipeConfig</span>  <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">BEFORE</span><span class="p">,</span>
<a name="l-20"></a>  <span class="k">parameter</span> <span class="k">type</span>                     <span class="n">TagType</span>     <span class="o">=</span> <span class="k">logic</span><span class="p">,</span>
<a name="l-21"></a>  <span class="k">parameter</span> <span class="k">type</span>                     <span class="n">AuxType</span>     <span class="o">=</span> <span class="k">logic</span><span class="p">,</span>
<a name="l-22"></a>  <span class="c1">// Do not change</span>
<a name="l-23"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">WIDTH</span>       <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">max_fp_width</span><span class="p">(</span><span class="n">FpFmtConfig</span><span class="p">),</span>
<a name="l-24"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">NUM_FORMATS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">NUM_FP_FORMATS</span>
<a name="l-25"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-26"></a>  <span class="k">input</span>  <span class="k">logic</span>                        <span class="n">clk_i</span><span class="p">,</span>
<a name="l-27"></a>  <span class="k">input</span>  <span class="k">logic</span>                        <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-28"></a>  <span class="c1">// Input signals</span>
<a name="l-29"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">operands_i</span><span class="p">,</span> <span class="c1">// 3 operands</span>
<a name="l-30"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">is_boxed_i</span><span class="p">,</span> <span class="c1">// 3 operands</span>
<a name="l-31"></a>  <span class="k">input</span>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">roundmode_e</span>       <span class="n">rnd_mode_i</span><span class="p">,</span>
<a name="l-32"></a>  <span class="k">input</span>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">operation_e</span>       <span class="n">op_i</span><span class="p">,</span>
<a name="l-33"></a>  <span class="k">input</span>  <span class="k">logic</span>                        <span class="n">op_mod_i</span><span class="p">,</span>
<a name="l-34"></a>  <span class="k">input</span>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span>       <span class="n">src_fmt_i</span><span class="p">,</span> <span class="c1">// format of the multiplicands</span>
<a name="l-35"></a>  <span class="k">input</span>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span>       <span class="n">dst_fmt_i</span><span class="p">,</span> <span class="c1">// format of the addend and result</span>
<a name="l-36"></a>  <span class="k">input</span>  <span class="n">TagType</span>                      <span class="n">tag_i</span><span class="p">,</span>
<a name="l-37"></a>  <span class="k">input</span>  <span class="n">AuxType</span>                      <span class="n">aux_i</span><span class="p">,</span>
<a name="l-38"></a>  <span class="c1">// Input Handshake</span>
<a name="l-39"></a>  <span class="k">input</span>  <span class="k">logic</span>                        <span class="n">in_valid_i</span><span class="p">,</span>
<a name="l-40"></a>  <span class="k">output</span> <span class="k">logic</span>                        <span class="n">in_ready_o</span><span class="p">,</span>
<a name="l-41"></a>  <span class="k">input</span>  <span class="k">logic</span>                        <span class="n">flush_i</span><span class="p">,</span>
<a name="l-42"></a>  <span class="c1">// Output signals</span>
<a name="l-43"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">result_o</span><span class="p">,</span>
<a name="l-44"></a>  <span class="k">output</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span>          <span class="n">status_o</span><span class="p">,</span>
<a name="l-45"></a>  <span class="k">output</span> <span class="k">logic</span>                        <span class="n">extension_bit_o</span><span class="p">,</span>
<a name="l-46"></a>  <span class="k">output</span> <span class="n">TagType</span>                      <span class="n">tag_o</span><span class="p">,</span>
<a name="l-47"></a>  <span class="k">output</span> <span class="n">AuxType</span>                      <span class="n">aux_o</span><span class="p">,</span>
<a name="l-48"></a>  <span class="c1">// Output handshake</span>
<a name="l-49"></a>  <span class="k">output</span> <span class="k">logic</span>                        <span class="n">out_valid_o</span><span class="p">,</span>
<a name="l-50"></a>  <span class="k">input</span>  <span class="k">logic</span>                        <span class="n">out_ready_i</span><span class="p">,</span>
<a name="l-51"></a>  <span class="c1">// Indication of valid data in flight</span>
<a name="l-52"></a>  <span class="k">output</span> <span class="k">logic</span>                        <span class="n">busy_o</span>
<a name="l-53"></a><span class="p">);</span>
<a name="l-54"></a>
<a name="l-55"></a>  <span class="c1">// ----------</span>
<a name="l-56"></a>  <span class="c1">// Constants</span>
<a name="l-57"></a>  <span class="c1">// ----------</span>
<a name="l-58"></a>  <span class="c1">// The super-format that can hold all formats</span>
<a name="l-59"></a>  <span class="k">localparam</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_encoding_t</span> <span class="no">SUPER_FORMAT</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">super_format</span><span class="p">(</span><span class="n">FpFmtConfig</span><span class="p">);</span>
<a name="l-60"></a>
<a name="l-61"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SUPER_EXP_BITS</span> <span class="o">=</span> <span class="no">SUPER_FORMAT</span><span class="p">.</span><span class="n">exp_bits</span><span class="p">;</span>
<a name="l-62"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SUPER_MAN_BITS</span> <span class="o">=</span> <span class="no">SUPER_FORMAT</span><span class="p">.</span><span class="n">man_bits</span><span class="p">;</span>
<a name="l-63"></a>
<a name="l-64"></a>  <span class="c1">// Precision bits &#39;p&#39; include the implicit bit</span>
<a name="l-65"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">PRECISION_BITS</span> <span class="o">=</span> <span class="no">SUPER_MAN_BITS</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-66"></a>  <span class="c1">// The lower 2p+3 bits of the internal FMA result will be needed for leading-zero detection</span>
<a name="l-67"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">LOWER_SUM_WIDTH</span>  <span class="o">=</span> <span class="mh">2</span> <span class="o">*</span> <span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-68"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">LZC_RESULT_WIDTH</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="no">LOWER_SUM_WIDTH</span><span class="p">);</span>
<a name="l-69"></a>  <span class="c1">// Internal exponent width of FMA must accomodate all meaningful exponent values in order to avoid</span>
<a name="l-70"></a>  <span class="c1">// datapath leakage. This is either given by the exponent bits or the width of the LZC result.</span>
<a name="l-71"></a>  <span class="c1">// In most reasonable FP formats the internal exponent will be wider than the LZC result.</span>
<a name="l-72"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">EXP_WIDTH</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">maximum</span><span class="p">(</span><span class="no">SUPER_EXP_BITS</span> <span class="o">+</span> <span class="mh">2</span><span class="p">,</span> <span class="no">LZC_RESULT_WIDTH</span><span class="p">);</span>
<a name="l-73"></a>  <span class="c1">// Shift amount width: maximum internal mantissa size is 3p+3 bits</span>
<a name="l-74"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">SHIFT_AMOUNT_WIDTH</span> <span class="o">=</span> <span class="n">$clog2</span><span class="p">(</span><span class="mh">3</span> <span class="o">*</span> <span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">3</span><span class="p">);</span>
<a name="l-75"></a>  <span class="c1">// Pipelines</span>
<a name="l-76"></a>  <span class="k">localparam</span> <span class="no">NUM_INP_REGS</span> <span class="o">=</span> <span class="n">PipeConfig</span> <span class="o">==</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">BEFORE</span>
<a name="l-77"></a>                            <span class="o">?</span> <span class="n">NumPipeRegs</span>
<a name="l-78"></a>                            <span class="o">:</span> <span class="p">(</span><span class="n">PipeConfig</span> <span class="o">==</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DISTRIBUTED</span>
<a name="l-79"></a>                               <span class="o">?</span> <span class="p">((</span><span class="n">NumPipeRegs</span> <span class="o">+</span> <span class="mh">1</span><span class="p">)</span> <span class="o">/</span> <span class="mh">3</span><span class="p">)</span> <span class="c1">// Second to get distributed regs</span>
<a name="l-80"></a>                               <span class="o">:</span> <span class="mh">0</span><span class="p">);</span> <span class="c1">// no regs here otherwise</span>
<a name="l-81"></a>  <span class="k">localparam</span> <span class="no">NUM_MID_REGS</span> <span class="o">=</span> <span class="n">PipeConfig</span> <span class="o">==</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">INSIDE</span>
<a name="l-82"></a>                          <span class="o">?</span> <span class="n">NumPipeRegs</span>
<a name="l-83"></a>                          <span class="o">:</span> <span class="p">(</span><span class="n">PipeConfig</span> <span class="o">==</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DISTRIBUTED</span>
<a name="l-84"></a>                             <span class="o">?</span> <span class="p">((</span><span class="n">NumPipeRegs</span> <span class="o">+</span> <span class="mh">2</span><span class="p">)</span> <span class="o">/</span> <span class="mh">3</span><span class="p">)</span> <span class="c1">// First to get distributed regs</span>
<a name="l-85"></a>                             <span class="o">:</span> <span class="mh">0</span><span class="p">);</span> <span class="c1">// no regs here otherwise</span>
<a name="l-86"></a>  <span class="k">localparam</span> <span class="no">NUM_OUT_REGS</span> <span class="o">=</span> <span class="n">PipeConfig</span> <span class="o">==</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">AFTER</span>
<a name="l-87"></a>                            <span class="o">?</span> <span class="n">NumPipeRegs</span>
<a name="l-88"></a>                            <span class="o">:</span> <span class="p">(</span><span class="n">PipeConfig</span> <span class="o">==</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DISTRIBUTED</span>
<a name="l-89"></a>                               <span class="o">?</span> <span class="p">(</span><span class="n">NumPipeRegs</span> <span class="o">/</span> <span class="mh">3</span><span class="p">)</span> <span class="c1">// Last to get distributed regs</span>
<a name="l-90"></a>                               <span class="o">:</span> <span class="mh">0</span><span class="p">);</span> <span class="c1">// no regs here otherwise</span>
<a name="l-91"></a>
<a name="l-92"></a>  <span class="c1">// ----------------</span>
<a name="l-93"></a>  <span class="c1">// Type definition</span>
<a name="l-94"></a>  <span class="c1">// ----------------</span>
<a name="l-95"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-96"></a>    <span class="k">logic</span>                      <span class="n">sign</span><span class="p">;</span>
<a name="l-97"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">SUPER_EXP_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exponent</span><span class="p">;</span>
<a name="l-98"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mantissa</span><span class="p">;</span>
<a name="l-99"></a>  <span class="p">}</span> <span class="n">fp_t</span><span class="p">;</span>
<a name="l-100"></a>
<a name="l-101"></a>  <span class="c1">// ---------------</span>
<a name="l-102"></a>  <span class="c1">// Input pipeline</span>
<a name="l-103"></a>  <span class="c1">// ---------------</span>
<a name="l-104"></a>  <span class="c1">// Selected pipeline output signals as non-arrays</span>
<a name="l-105"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">operands_q</span><span class="p">;</span>
<a name="l-106"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span> <span class="n">src_fmt_q</span><span class="p">;</span>
<a name="l-107"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span> <span class="n">dst_fmt_q</span><span class="p">;</span>
<a name="l-108"></a>
<a name="l-109"></a>  <span class="c1">// Input pipeline signals, index i holds signal after i register stages</span>
<a name="l-110"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>       <span class="n">inp_pipe_operands_q</span><span class="p">;</span>
<a name="l-111"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">][</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">inp_pipe_is_boxed_q</span><span class="p">;</span>
<a name="l-112"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">roundmode_e</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_rnd_mode_q</span><span class="p">;</span>
<a name="l-113"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">operation_e</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_op_q</span><span class="p">;</span>
<a name="l-114"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_op_mod_q</span><span class="p">;</span>
<a name="l-115"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_src_fmt_q</span><span class="p">;</span>
<a name="l-116"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_dst_fmt_q</span><span class="p">;</span>
<a name="l-117"></a>  <span class="n">TagType</span>                <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_tag_q</span><span class="p">;</span>
<a name="l-118"></a>  <span class="n">AuxType</span>                <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_aux_q</span><span class="p">;</span>
<a name="l-119"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span>                       <span class="n">inp_pipe_valid_q</span><span class="p">;</span>
<a name="l-120"></a>  <span class="c1">// Ready signal is combinatorial for all stages</span>
<a name="l-121"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_INP_REGS</span><span class="p">]</span> <span class="n">inp_pipe_ready</span><span class="p">;</span>
<a name="l-122"></a>
<a name="l-123"></a>  <span class="c1">// Input stage: First element of pipeline is taken from inputs</span>
<a name="l-124"></a>  <span class="k">assign</span> <span class="n">inp_pipe_operands_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">operands_i</span><span class="p">;</span>
<a name="l-125"></a>  <span class="k">assign</span> <span class="n">inp_pipe_is_boxed_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">is_boxed_i</span><span class="p">;</span>
<a name="l-126"></a>  <span class="k">assign</span> <span class="n">inp_pipe_rnd_mode_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rnd_mode_i</span><span class="p">;</span>
<a name="l-127"></a>  <span class="k">assign</span> <span class="n">inp_pipe_op_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>       <span class="o">=</span> <span class="n">op_i</span><span class="p">;</span>
<a name="l-128"></a>  <span class="k">assign</span> <span class="n">inp_pipe_op_mod_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>   <span class="o">=</span> <span class="n">op_mod_i</span><span class="p">;</span>
<a name="l-129"></a>  <span class="k">assign</span> <span class="n">inp_pipe_src_fmt_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">src_fmt_i</span><span class="p">;</span>
<a name="l-130"></a>  <span class="k">assign</span> <span class="n">inp_pipe_dst_fmt_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">dst_fmt_i</span><span class="p">;</span>
<a name="l-131"></a>  <span class="k">assign</span> <span class="n">inp_pipe_tag_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>      <span class="o">=</span> <span class="n">tag_i</span><span class="p">;</span>
<a name="l-132"></a>  <span class="k">assign</span> <span class="n">inp_pipe_aux_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>      <span class="o">=</span> <span class="n">aux_i</span><span class="p">;</span>
<a name="l-133"></a>  <span class="k">assign</span> <span class="n">inp_pipe_valid_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">in_valid_i</span><span class="p">;</span>
<a name="l-134"></a>  <span class="c1">// Input stage: Propagate pipeline ready signal to updtream circuitry</span>
<a name="l-135"></a>  <span class="k">assign</span> <span class="n">in_ready_o</span> <span class="o">=</span> <span class="n">inp_pipe_ready</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<a name="l-136"></a>  <span class="c1">// Generate the register stages</span>
<a name="l-137"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="no">NUM_INP_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_input_pipeline</span>
<a name="l-138"></a>    <span class="c1">// Internal register enable for this stage</span>
<a name="l-139"></a>    <span class="k">logic</span> <span class="n">reg_ena</span><span class="p">;</span>
<a name="l-140"></a>    <span class="c1">// Determine the ready signal of the current stage - advance the pipeline:</span>
<a name="l-141"></a>    <span class="c1">// 1. if the next stage is ready for our data</span>
<a name="l-142"></a>    <span class="c1">// 2. if the next stage only holds a bubble (not valid) -&gt; we can pop it</span>
<a name="l-143"></a>    <span class="k">assign</span> <span class="n">inp_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">inp_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">]</span> <span class="o">|</span> <span class="o">~</span><span class="n">inp_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">];</span>
<a name="l-144"></a>    <span class="c1">// Valid: enabled by ready signal, synchronous clear with the flush signal</span>
<a name="l-145"></a>    <span class="no">`FFLARNC</span><span class="p">(</span><span class="n">inp_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">inp_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">inp_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">flush_i</span><span class="p">,</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">clk_i</span><span class="p">,</span> <span class="n">rst_ni</span><span class="p">)</span>
<a name="l-146"></a>    <span class="c1">// Enable register if pipleine ready and a valid data item is present</span>
<a name="l-147"></a>    <span class="k">assign</span> <span class="n">reg_ena</span> <span class="o">=</span> <span class="n">inp_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">inp_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-148"></a>    <span class="c1">// Generate the pipeline registers within the stages, use enable-registers</span>
<a name="l-149"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_operands_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">inp_pipe_operands_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-150"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_is_boxed_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">inp_pipe_is_boxed_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-151"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_rnd_mode_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">inp_pipe_rnd_mode_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">reg_ena</span><span class="p">,</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">RNE</span><span class="p">)</span>
<a name="l-152"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_op_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>       <span class="n">inp_pipe_op_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>       <span class="n">reg_ena</span><span class="p">,</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">FMADD</span><span class="p">)</span>
<a name="l-153"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_op_mod_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>   <span class="n">inp_pipe_op_mod_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>   <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-154"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_src_fmt_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>  <span class="n">inp_pipe_src_fmt_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>  <span class="n">reg_ena</span><span class="p">,</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="mh">0</span><span class="p">))</span>
<a name="l-155"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_dst_fmt_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>  <span class="n">inp_pipe_dst_fmt_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>  <span class="n">reg_ena</span><span class="p">,</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="mh">0</span><span class="p">))</span>
<a name="l-156"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_tag_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>      <span class="n">inp_pipe_tag_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>      <span class="n">reg_ena</span><span class="p">,</span> <span class="n">TagType</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">))</span>
<a name="l-157"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">inp_pipe_aux_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>      <span class="n">inp_pipe_aux_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>      <span class="n">reg_ena</span><span class="p">,</span> <span class="n">AuxType</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">))</span>
<a name="l-158"></a>  <span class="k">end</span>
<a name="l-159"></a>  <span class="c1">// Output stage: assign selected pipe outputs to signals for later use</span>
<a name="l-160"></a>  <span class="k">assign</span> <span class="n">operands_q</span> <span class="o">=</span> <span class="n">inp_pipe_operands_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-161"></a>  <span class="k">assign</span> <span class="n">src_fmt_q</span>  <span class="o">=</span> <span class="n">inp_pipe_src_fmt_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-162"></a>  <span class="k">assign</span> <span class="n">dst_fmt_q</span>  <span class="o">=</span> <span class="n">inp_pipe_dst_fmt_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-163"></a>
<a name="l-164"></a>  <span class="c1">// -----------------</span>
<a name="l-165"></a>  <span class="c1">// Input processing</span>
<a name="l-166"></a>  <span class="c1">// -----------------</span>
<a name="l-167"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                     <span class="n">fmt_sign</span><span class="p">;</span>
<a name="l-168"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">SUPER_EXP_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fmt_exponent</span><span class="p">;</span>
<a name="l-169"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fmt_mantissa</span><span class="p">;</span>
<a name="l-170"></a>
<a name="l-171"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_info_t</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">info_q</span><span class="p">;</span>
<a name="l-172"></a>
<a name="l-173"></a>  <span class="c1">// FP Input initialization</span>
<a name="l-174"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">fmt</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">fmt</span> <span class="o">&lt;</span> <span class="k">int</span><span class="p">&#39;(</span><span class="no">NUM_FORMATS</span><span class="p">);</span> <span class="n">fmt</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">fmt_init_inputs</span>
<a name="l-175"></a>    <span class="c1">// Set up some constants</span>
<a name="l-176"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">FP_WIDTH</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_width</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-177"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">EXP_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">exp_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-178"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">MAN_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">man_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-179"></a>
<a name="l-180"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">FpFmtConfig</span><span class="p">[</span><span class="n">fmt</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">active_format</span>
<a name="l-181"></a>      <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">FP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">trimmed_ops</span><span class="p">;</span>
<a name="l-182"></a>
<a name="l-183"></a>      <span class="c1">// Classify input</span>
<a name="l-184"></a>      <span class="n">fpnew_classifier</span> <span class="p">#(</span>
<a name="l-185"></a>        <span class="p">.</span><span class="n">FpFormat</span>    <span class="p">(</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">)</span> <span class="p">),</span>
<a name="l-186"></a>        <span class="p">.</span><span class="n">NumOperands</span> <span class="p">(</span> <span class="mh">3</span>                            <span class="p">)</span>
<a name="l-187"></a>      <span class="p">)</span> <span class="n">i_fpnew_classifier</span> <span class="p">(</span>
<a name="l-188"></a>        <span class="p">.</span><span class="n">operands_i</span> <span class="p">(</span> <span class="n">trimmed_ops</span>                            <span class="p">),</span>
<a name="l-189"></a>        <span class="p">.</span><span class="n">is_boxed_i</span> <span class="p">(</span> <span class="n">inp_pipe_is_boxed_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">][</span><span class="n">fmt</span><span class="p">]</span> <span class="p">),</span>
<a name="l-190"></a>        <span class="p">.</span><span class="n">info_o</span>     <span class="p">(</span> <span class="n">info_q</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>                            <span class="p">)</span>
<a name="l-191"></a>      <span class="p">);</span>
<a name="l-192"></a>      <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">op</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">op</span> <span class="o">&lt;</span> <span class="mh">3</span><span class="p">;</span> <span class="n">op</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_operands</span>
<a name="l-193"></a>        <span class="k">assign</span> <span class="n">trimmed_ops</span><span class="p">[</span><span class="n">op</span><span class="p">]</span>       <span class="o">=</span> <span class="n">operands_q</span><span class="p">[</span><span class="n">op</span><span class="p">][</span><span class="no">FP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-194"></a>        <span class="k">assign</span> <span class="n">fmt_sign</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="n">op</span><span class="p">]</span>     <span class="o">=</span> <span class="n">operands_q</span><span class="p">[</span><span class="n">op</span><span class="p">][</span><span class="no">FP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span>
<a name="l-195"></a>        <span class="k">assign</span> <span class="n">fmt_exponent</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="n">op</span><span class="p">]</span> <span class="o">=</span> <span class="k">signed</span><span class="p">&#39;({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">operands_q</span><span class="p">[</span><span class="n">op</span><span class="p">][</span><span class="no">MAN_BITS</span><span class="o">+:</span><span class="no">EXP_BITS</span><span class="p">]});</span>
<a name="l-196"></a>        <span class="k">assign</span> <span class="n">fmt_mantissa</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="n">op</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">info_q</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="n">op</span><span class="p">].</span><span class="n">is_normal</span><span class="p">,</span> <span class="n">operands_q</span><span class="p">[</span><span class="n">op</span><span class="p">][</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]}</span> <span class="o">&lt;&lt;</span>
<a name="l-197"></a>                                       <span class="p">(</span><span class="no">SUPER_MAN_BITS</span> <span class="o">-</span> <span class="no">MAN_BITS</span><span class="p">);</span> <span class="c1">// move to left of mantissa</span>
<a name="l-198"></a>      <span class="k">end</span>
<a name="l-199"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">inactive_format</span>
<a name="l-200"></a>      <span class="k">assign</span> <span class="n">info_q</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>                 <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span> <span class="c1">// format disabled</span>
<a name="l-201"></a>      <span class="k">assign</span> <span class="n">fmt_sign</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>               <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">;</span>             <span class="c1">// format disabled</span>
<a name="l-202"></a>      <span class="k">assign</span> <span class="n">fmt_exponent</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>           <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span> <span class="c1">// format disabled</span>
<a name="l-203"></a>      <span class="k">assign</span> <span class="n">fmt_mantissa</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>           <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span> <span class="c1">// format disabled</span>
<a name="l-204"></a>    <span class="k">end</span>
<a name="l-205"></a>  <span class="k">end</span>
<a name="l-206"></a>
<a name="l-207"></a>  <span class="n">fp_t</span>                 <span class="n">operand_a</span><span class="p">,</span> <span class="n">operand_b</span><span class="p">,</span> <span class="n">operand_c</span><span class="p">;</span>
<a name="l-208"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_info_t</span> <span class="n">info_a</span><span class="p">,</span>    <span class="n">info_b</span><span class="p">,</span>    <span class="n">info_c</span><span class="p">;</span>
<a name="l-209"></a>
<a name="l-210"></a>  <span class="c1">// Operation selection and operand adjustment</span>
<a name="l-211"></a>  <span class="c1">// | \c op_q  | \c op_mod_q | Operation Adjustment</span>
<a name="l-212"></a>  <span class="c1">// |:--------:|:-----------:|---------------------</span>
<a name="l-213"></a>  <span class="c1">// | FMADD    | \c 0        | FMADD: none</span>
<a name="l-214"></a>  <span class="c1">// | FMADD    | \c 1        | FMSUB: Invert sign of operand C</span>
<a name="l-215"></a>  <span class="c1">// | FNMSUB   | \c 0        | FNMSUB: Invert sign of operand A</span>
<a name="l-216"></a>  <span class="c1">// | FNMSUB   | \c 1        | FNMADD: Invert sign of operands A and C</span>
<a name="l-217"></a>  <span class="c1">// | ADD      | \c 0        | ADD: Set operand A to +1.0</span>
<a name="l-218"></a>  <span class="c1">// | ADD      | \c 1        | SUB: Set operand A to +1.0, invert sign of operand C</span>
<a name="l-219"></a>  <span class="c1">// | MUL      | \c 0        | MUL: Set operand C to +0.0</span>
<a name="l-220"></a>  <span class="c1">// | *others* | \c -        | *invalid*</span>
<a name="l-221"></a>  <span class="c1">// \note \c op_mod_q always inverts the sign of the addend.</span>
<a name="l-222"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">op_select</span>
<a name="l-223"></a>
<a name="l-224"></a>    <span class="c1">// Default assignments - packing-order-agnostic</span>
<a name="l-225"></a>    <span class="n">operand_a</span> <span class="o">=</span> <span class="p">{</span><span class="n">fmt_sign</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">0</span><span class="p">],</span> <span class="n">fmt_exponent</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">0</span><span class="p">],</span> <span class="n">fmt_mantissa</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">0</span><span class="p">]};</span>
<a name="l-226"></a>    <span class="n">operand_b</span> <span class="o">=</span> <span class="p">{</span><span class="n">fmt_sign</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">1</span><span class="p">],</span> <span class="n">fmt_exponent</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">1</span><span class="p">],</span> <span class="n">fmt_mantissa</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">1</span><span class="p">]};</span>
<a name="l-227"></a>    <span class="n">operand_c</span> <span class="o">=</span> <span class="p">{</span><span class="n">fmt_sign</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">][</span><span class="mh">2</span><span class="p">],</span> <span class="n">fmt_exponent</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">][</span><span class="mh">2</span><span class="p">],</span> <span class="n">fmt_mantissa</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">][</span><span class="mh">2</span><span class="p">]};</span>
<a name="l-228"></a>    <span class="n">info_a</span>    <span class="o">=</span> <span class="n">info_q</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">0</span><span class="p">];</span>
<a name="l-229"></a>    <span class="n">info_b</span>    <span class="o">=</span> <span class="n">info_q</span><span class="p">[</span><span class="n">src_fmt_q</span><span class="p">][</span><span class="mh">1</span><span class="p">];</span>
<a name="l-230"></a>    <span class="n">info_c</span>    <span class="o">=</span> <span class="n">info_q</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">][</span><span class="mh">2</span><span class="p">];</span>
<a name="l-231"></a>
<a name="l-232"></a>    <span class="c1">// op_mod_q inverts sign of operand C</span>
<a name="l-233"></a>    <span class="n">operand_c</span><span class="p">.</span><span class="n">sign</span> <span class="o">=</span> <span class="n">operand_c</span><span class="p">.</span><span class="n">sign</span> <span class="o">^</span> <span class="n">inp_pipe_op_mod_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-234"></a>
<a name="l-235"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">inp_pipe_op_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">])</span>
<a name="l-236"></a>      <span class="n">fpnew_pkg</span><span class="o">::</span><span class="nl">FMADD:</span>  <span class="p">;</span> <span class="c1">// do nothing</span>
<a name="l-237"></a>      <span class="n">fpnew_pkg</span><span class="o">::</span><span class="nl">FNMSUB:</span> <span class="n">operand_a</span><span class="p">.</span><span class="n">sign</span> <span class="o">=</span> <span class="o">~</span><span class="n">operand_a</span><span class="p">.</span><span class="n">sign</span><span class="p">;</span> <span class="c1">// invert sign of product</span>
<a name="l-238"></a>      <span class="n">fpnew_pkg</span><span class="o">::</span><span class="nl">ADD:</span> <span class="k">begin</span> <span class="c1">// Set multiplicand to +1</span>
<a name="l-239"></a>        <span class="n">operand_a</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="nl">sign:</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="nl">exponent:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">bias</span><span class="p">(</span><span class="n">src_fmt_q</span><span class="p">),</span> <span class="nl">mantissa:</span> <span class="m">&#39;0</span><span class="p">};</span>
<a name="l-240"></a>        <span class="n">info_a</span>    <span class="o">=</span> <span class="p">&#39;{</span><span class="nl">is_normal:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="nl">is_boxed:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="k">default</span><span class="o">:</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span> <span class="c1">//normal, boxed value.</span>
<a name="l-241"></a>      <span class="k">end</span>
<a name="l-242"></a>      <span class="n">fpnew_pkg</span><span class="o">::</span><span class="nl">MUL:</span> <span class="k">begin</span> <span class="c1">// Set addend to -0 (for proper rounding with RDN)</span>
<a name="l-243"></a>        <span class="n">operand_c</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="nl">sign:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="nl">exponent:</span> <span class="m">&#39;0</span><span class="p">,</span> <span class="nl">mantissa:</span> <span class="m">&#39;0</span><span class="p">};</span>
<a name="l-244"></a>        <span class="n">info_c</span>    <span class="o">=</span> <span class="p">&#39;{</span><span class="nl">is_zero:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="nl">is_boxed:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">,</span> <span class="k">default</span><span class="o">:</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">};</span> <span class="c1">//zero, boxed value.</span>
<a name="l-245"></a>      <span class="k">end</span>
<a name="l-246"></a>      <span class="k">default</span><span class="o">:</span> <span class="k">begin</span> <span class="c1">// propagate don&#39;t cares</span>
<a name="l-247"></a>        <span class="n">operand_a</span>  <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-248"></a>        <span class="n">operand_b</span>  <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-249"></a>        <span class="n">operand_c</span>  <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-250"></a>        <span class="n">info_a</span>     <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-251"></a>        <span class="n">info_b</span>     <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-252"></a>        <span class="n">info_c</span>     <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-253"></a>      <span class="k">end</span>
<a name="l-254"></a>    <span class="k">endcase</span>
<a name="l-255"></a>  <span class="k">end</span>
<a name="l-256"></a>
<a name="l-257"></a>  <span class="c1">// ---------------------</span>
<a name="l-258"></a>  <span class="c1">// Input classification</span>
<a name="l-259"></a>  <span class="c1">// ---------------------</span>
<a name="l-260"></a>  <span class="k">logic</span> <span class="n">any_operand_inf</span><span class="p">;</span>
<a name="l-261"></a>  <span class="k">logic</span> <span class="n">any_operand_nan</span><span class="p">;</span>
<a name="l-262"></a>  <span class="k">logic</span> <span class="n">signalling_nan</span><span class="p">;</span>
<a name="l-263"></a>  <span class="k">logic</span> <span class="n">effective_subtraction</span><span class="p">;</span>
<a name="l-264"></a>  <span class="k">logic</span> <span class="n">tentative_sign</span><span class="p">;</span>
<a name="l-265"></a>
<a name="l-266"></a>  <span class="c1">// Reduction for special case handling</span>
<a name="l-267"></a>  <span class="k">assign</span> <span class="n">any_operand_inf</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="p">{</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_inf</span><span class="p">,</span>        <span class="n">info_b</span><span class="p">.</span><span class="n">is_inf</span><span class="p">,</span>        <span class="n">info_c</span><span class="p">.</span><span class="n">is_inf</span><span class="p">});</span>
<a name="l-268"></a>  <span class="k">assign</span> <span class="n">any_operand_nan</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="p">{</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_nan</span><span class="p">,</span>        <span class="n">info_b</span><span class="p">.</span><span class="n">is_nan</span><span class="p">,</span>        <span class="n">info_c</span><span class="p">.</span><span class="n">is_nan</span><span class="p">});</span>
<a name="l-269"></a>  <span class="k">assign</span> <span class="n">signalling_nan</span>  <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="p">{</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_signalling</span><span class="p">,</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_signalling</span><span class="p">,</span> <span class="n">info_c</span><span class="p">.</span><span class="n">is_signalling</span><span class="p">});</span>
<a name="l-270"></a>  <span class="c1">// Effective subtraction in FMA occurs when product and addend signs differ</span>
<a name="l-271"></a>  <span class="k">assign</span> <span class="n">effective_subtraction</span> <span class="o">=</span> <span class="n">operand_a</span><span class="p">.</span><span class="n">sign</span> <span class="o">^</span> <span class="n">operand_b</span><span class="p">.</span><span class="n">sign</span> <span class="o">^</span> <span class="n">operand_c</span><span class="p">.</span><span class="n">sign</span><span class="p">;</span>
<a name="l-272"></a>  <span class="c1">// The tentative sign of the FMA shall be the sign of the product</span>
<a name="l-273"></a>  <span class="k">assign</span> <span class="n">tentative_sign</span> <span class="o">=</span> <span class="n">operand_a</span><span class="p">.</span><span class="n">sign</span> <span class="o">^</span> <span class="n">operand_b</span><span class="p">.</span><span class="n">sign</span><span class="p">;</span>
<a name="l-274"></a>
<a name="l-275"></a>  <span class="c1">// ----------------------</span>
<a name="l-276"></a>  <span class="c1">// Special case handling</span>
<a name="l-277"></a>  <span class="c1">// ----------------------</span>
<a name="l-278"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">special_result</span><span class="p">;</span>
<a name="l-279"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span> <span class="n">special_status</span><span class="p">;</span>
<a name="l-280"></a>  <span class="k">logic</span>               <span class="n">result_is_special</span><span class="p">;</span>
<a name="l-281"></a>
<a name="l-282"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">fmt_special_result</span><span class="p">;</span>
<a name="l-283"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fmt_special_status</span><span class="p">;</span>
<a name="l-284"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>               <span class="n">fmt_result_is_special</span><span class="p">;</span>
<a name="l-285"></a>
<a name="l-286"></a>
<a name="l-287"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">fmt</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">fmt</span> <span class="o">&lt;</span> <span class="k">int</span><span class="p">&#39;(</span><span class="no">NUM_FORMATS</span><span class="p">);</span> <span class="n">fmt</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_special_results</span>
<a name="l-288"></a>    <span class="c1">// Set up some constants</span>
<a name="l-289"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">FP_WIDTH</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_width</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-290"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">EXP_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">exp_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-291"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">MAN_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">man_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-292"></a>
<a name="l-293"></a>    <span class="k">localparam</span> <span class="k">logic</span> <span class="p">[</span><span class="no">EXP_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">QNAN_EXPONENT</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-294"></a>    <span class="k">localparam</span> <span class="k">logic</span> <span class="p">[</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">QNAN_MANTISSA</span> <span class="o">=</span> <span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="p">);</span>
<a name="l-295"></a>    <span class="k">localparam</span> <span class="k">logic</span> <span class="p">[</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">ZERO_MANTISSA</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-296"></a>
<a name="l-297"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">FpFmtConfig</span><span class="p">[</span><span class="n">fmt</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">active_format</span>
<a name="l-298"></a>      <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">special_results</span>
<a name="l-299"></a>        <span class="k">logic</span> <span class="p">[</span><span class="no">FP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">special_res</span><span class="p">;</span>
<a name="l-300"></a>
<a name="l-301"></a>        <span class="c1">// Default assignment</span>
<a name="l-302"></a>        <span class="n">special_res</span>                <span class="o">=</span> <span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="no">QNAN_EXPONENT</span><span class="p">,</span> <span class="no">QNAN_MANTISSA</span><span class="p">};</span> <span class="c1">// qNaN</span>
<a name="l-303"></a>        <span class="n">fmt_special_status</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>    <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-304"></a>        <span class="n">fmt_result_is_special</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-305"></a>
<a name="l-306"></a>        <span class="c1">// Handle potentially mixed nan &amp; infinity input =&gt; important for the case where infinity and</span>
<a name="l-307"></a>        <span class="c1">// zero are multiplied and added to a qnan.</span>
<a name="l-308"></a>        <span class="c1">// RISC-V mandates raising the NV exception in these cases:</span>
<a name="l-309"></a>        <span class="c1">// (inf * 0) + c or (0 * inf) + c INVALID, no matter c (even quiet NaNs)</span>
<a name="l-310"></a>        <span class="k">if</span> <span class="p">((</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_inf</span> <span class="o">&amp;&amp;</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_zero</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_zero</span> <span class="o">&amp;&amp;</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_inf</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-311"></a>          <span class="n">fmt_result_is_special</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// bypass FMA, output is the canonical qNaN</span>
<a name="l-312"></a>          <span class="n">fmt_special_status</span><span class="p">[</span><span class="n">fmt</span><span class="p">].</span><span class="no">NV</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// invalid operation</span>
<a name="l-313"></a>        <span class="c1">// NaN Inputs cause canonical quiet NaN at the output and maybe invalid OP</span>
<a name="l-314"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">any_operand_nan</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-315"></a>          <span class="n">fmt_result_is_special</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>           <span class="c1">// bypass FMA, output is the canonical qNaN</span>
<a name="l-316"></a>          <span class="n">fmt_special_status</span><span class="p">[</span><span class="n">fmt</span><span class="p">].</span><span class="no">NV</span> <span class="o">=</span> <span class="n">signalling_nan</span><span class="p">;</span> <span class="c1">// raise the invalid operation flag if signalling</span>
<a name="l-317"></a>        <span class="c1">// Special cases involving infinity</span>
<a name="l-318"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">any_operand_inf</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-319"></a>          <span class="n">fmt_result_is_special</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// bypass FMA</span>
<a name="l-320"></a>          <span class="c1">// Effective addition of opposite infinities (inf - inf) is invalid!</span>
<a name="l-321"></a>          <span class="k">if</span> <span class="p">((</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_inf</span> <span class="o">||</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_inf</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">info_c</span><span class="p">.</span><span class="n">is_inf</span> <span class="o">&amp;&amp;</span> <span class="n">effective_subtraction</span><span class="p">)</span>
<a name="l-322"></a>            <span class="n">fmt_special_status</span><span class="p">[</span><span class="n">fmt</span><span class="p">].</span><span class="no">NV</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// invalid operation</span>
<a name="l-323"></a>          <span class="c1">// Handle cases where output will be inf because of inf product input</span>
<a name="l-324"></a>          <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_inf</span> <span class="o">||</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_inf</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-325"></a>            <span class="c1">// Result is infinity with the sign of the product</span>
<a name="l-326"></a>            <span class="n">special_res</span> <span class="o">=</span> <span class="p">{</span><span class="n">operand_a</span><span class="p">.</span><span class="n">sign</span> <span class="o">^</span> <span class="n">operand_b</span><span class="p">.</span><span class="n">sign</span><span class="p">,</span> <span class="no">QNAN_EXPONENT</span><span class="p">,</span> <span class="no">ZERO_MANTISSA</span><span class="p">};</span>
<a name="l-327"></a>          <span class="c1">// Handle cases where the addend is inf</span>
<a name="l-328"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">info_c</span><span class="p">.</span><span class="n">is_inf</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-329"></a>            <span class="c1">// Result is inifinity with sign of the addend (= operand_c)</span>
<a name="l-330"></a>            <span class="n">special_res</span> <span class="o">=</span> <span class="p">{</span><span class="n">operand_c</span><span class="p">.</span><span class="n">sign</span><span class="p">,</span> <span class="no">QNAN_EXPONENT</span><span class="p">,</span> <span class="no">ZERO_MANTISSA</span><span class="p">};</span>
<a name="l-331"></a>          <span class="k">end</span>
<a name="l-332"></a>        <span class="k">end</span>
<a name="l-333"></a>        <span class="c1">// Initialize special result with ones (NaN-box)</span>
<a name="l-334"></a>        <span class="n">fmt_special_result</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>               <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-335"></a>        <span class="n">fmt_special_result</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="no">FP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">special_res</span><span class="p">;</span>
<a name="l-336"></a>      <span class="k">end</span>
<a name="l-337"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">inactive_format</span>
<a name="l-338"></a>      <span class="k">assign</span> <span class="n">fmt_special_result</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-339"></a>    <span class="k">end</span>
<a name="l-340"></a>  <span class="k">end</span>
<a name="l-341"></a>
<a name="l-342"></a>  <span class="c1">// Detect special case from source format, I2F casts don&#39;t produce a special result</span>
<a name="l-343"></a>  <span class="k">assign</span> <span class="n">result_is_special</span> <span class="o">=</span> <span class="n">fmt_result_is_special</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">];</span> <span class="c1">// they&#39;re all the same</span>
<a name="l-344"></a>  <span class="c1">// Signalling input NaNs raise invalid flag, otherwise no flags set</span>
<a name="l-345"></a>  <span class="k">assign</span> <span class="n">special_status</span> <span class="o">=</span> <span class="n">fmt_special_status</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">];</span>
<a name="l-346"></a>  <span class="c1">// Assemble result according to destination format</span>
<a name="l-347"></a>  <span class="k">assign</span> <span class="n">special_result</span> <span class="o">=</span> <span class="n">fmt_special_result</span><span class="p">[</span><span class="n">dst_fmt_q</span><span class="p">];</span> <span class="c1">// destination format</span>
<a name="l-348"></a>
<a name="l-349"></a>  <span class="c1">// ---------------------------</span>
<a name="l-350"></a>  <span class="c1">// Initial exponent data path</span>
<a name="l-351"></a>  <span class="c1">// ---------------------------</span>
<a name="l-352"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exponent_a</span><span class="p">,</span> <span class="n">exponent_b</span><span class="p">,</span> <span class="n">exponent_c</span><span class="p">;</span>
<a name="l-353"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">exponent_addend</span><span class="p">,</span> <span class="n">exponent_product</span><span class="p">,</span> <span class="n">exponent_difference</span><span class="p">;</span>
<a name="l-354"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tentative_exponent</span><span class="p">;</span>
<a name="l-355"></a>
<a name="l-356"></a>  <span class="c1">// Zero-extend exponents into signed container - implicit width extension</span>
<a name="l-357"></a>  <span class="k">assign</span> <span class="n">exponent_a</span> <span class="o">=</span> <span class="k">signed</span><span class="p">&#39;({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">operand_a</span><span class="p">.</span><span class="n">exponent</span><span class="p">});</span>
<a name="l-358"></a>  <span class="k">assign</span> <span class="n">exponent_b</span> <span class="o">=</span> <span class="k">signed</span><span class="p">&#39;({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">operand_b</span><span class="p">.</span><span class="n">exponent</span><span class="p">});</span>
<a name="l-359"></a>  <span class="k">assign</span> <span class="n">exponent_c</span> <span class="o">=</span> <span class="k">signed</span><span class="p">&#39;({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">operand_c</span><span class="p">.</span><span class="n">exponent</span><span class="p">});</span>
<a name="l-360"></a>
<a name="l-361"></a>  <span class="c1">// Calculate internal exponents from encoded values. Real exponents are (ex = Ex - bias + 1 - nx)</span>
<a name="l-362"></a>  <span class="c1">// with Ex the encoded exponent and nx the implicit bit. Internal exponents are biased to dst fmt.</span>
<a name="l-363"></a>  <span class="k">assign</span> <span class="n">exponent_addend</span> <span class="o">=</span> <span class="k">signed</span><span class="p">&#39;(</span><span class="n">exponent_c</span> <span class="o">+</span> <span class="n">$signed</span><span class="p">({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="o">~</span><span class="n">info_c</span><span class="p">.</span><span class="n">is_normal</span><span class="p">}));</span> <span class="c1">// 0 as subnorm</span>
<a name="l-364"></a>  <span class="c1">// Biased product exponent is the sum of encoded exponents minus the bias.</span>
<a name="l-365"></a>  <span class="k">assign</span> <span class="n">exponent_product</span> <span class="o">=</span> <span class="p">(</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_zero</span> <span class="o">||</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_zero</span><span class="p">)</span> <span class="c1">// in case the product is zero, set minimum exp.</span>
<a name="l-366"></a>                            <span class="o">?</span> <span class="mh">2</span> <span class="o">-</span> <span class="k">signed</span><span class="p">&#39;(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">bias</span><span class="p">(</span><span class="n">dst_fmt_q</span><span class="p">))</span>
<a name="l-367"></a>                            <span class="o">:</span> <span class="k">signed</span><span class="p">&#39;(</span><span class="n">exponent_a</span> <span class="o">+</span> <span class="n">info_a</span><span class="p">.</span><span class="n">is_subnormal</span>
<a name="l-368"></a>                                      <span class="o">+</span> <span class="n">exponent_b</span> <span class="o">+</span> <span class="n">info_b</span><span class="p">.</span><span class="n">is_subnormal</span>
<a name="l-369"></a>                                      <span class="o">-</span> <span class="mh">2</span><span class="o">*</span><span class="k">signed</span><span class="p">&#39;(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">bias</span><span class="p">(</span><span class="n">src_fmt_q</span><span class="p">))</span>
<a name="l-370"></a>                                      <span class="o">+</span> <span class="k">signed</span><span class="p">&#39;(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">bias</span><span class="p">(</span><span class="n">dst_fmt_q</span><span class="p">)));</span> <span class="c1">// rebias for dst fmt</span>
<a name="l-371"></a>  <span class="c1">// Exponent difference is the addend exponent minus the product exponent</span>
<a name="l-372"></a>  <span class="k">assign</span> <span class="n">exponent_difference</span> <span class="o">=</span> <span class="n">exponent_addend</span> <span class="o">-</span> <span class="n">exponent_product</span><span class="p">;</span>
<a name="l-373"></a>  <span class="c1">// The tentative exponent will be the larger of the product or addend exponent</span>
<a name="l-374"></a>  <span class="k">assign</span> <span class="n">tentative_exponent</span> <span class="o">=</span> <span class="p">(</span><span class="n">exponent_difference</span> <span class="o">&gt;</span> <span class="mh">0</span><span class="p">)</span> <span class="o">?</span> <span class="n">exponent_addend</span> <span class="o">:</span> <span class="n">exponent_product</span><span class="p">;</span>
<a name="l-375"></a>
<a name="l-376"></a>  <span class="c1">// Shift amount for addend based on exponents (unsigned as only right shifts)</span>
<a name="l-377"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">SHIFT_AMOUNT_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addend_shamt</span><span class="p">;</span>
<a name="l-378"></a>
<a name="l-379"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">addend_shift_amount</span>
<a name="l-380"></a>    <span class="c1">// Product-anchored case, saturated shift (addend is only in the sticky bit)</span>
<a name="l-381"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">exponent_difference</span> <span class="o">&lt;=</span> <span class="k">signed</span><span class="p">&#39;(</span><span class="o">-</span><span class="mh">2</span> <span class="o">*</span> <span class="no">PRECISION_BITS</span> <span class="o">-</span> <span class="mh">1</span><span class="p">))</span>
<a name="l-382"></a>      <span class="n">addend_shamt</span> <span class="o">=</span> <span class="mh">3</span> <span class="o">*</span> <span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">4</span><span class="p">;</span>
<a name="l-383"></a>    <span class="c1">// Addend and product will have mutual bits to add</span>
<a name="l-384"></a>    <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">exponent_difference</span> <span class="o">&lt;=</span> <span class="k">signed</span><span class="p">&#39;(</span><span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">2</span><span class="p">))</span>
<a name="l-385"></a>      <span class="n">addend_shamt</span> <span class="o">=</span> <span class="k">unsigned</span><span class="p">&#39;(</span><span class="k">signed</span><span class="p">&#39;(</span><span class="no">PRECISION_BITS</span><span class="p">)</span> <span class="o">+</span> <span class="mh">3</span> <span class="o">-</span> <span class="n">exponent_difference</span><span class="p">);</span>
<a name="l-386"></a>    <span class="c1">// Addend-anchored case, saturated shift (product is only in the sticky bit)</span>
<a name="l-387"></a>    <span class="k">else</span>
<a name="l-388"></a>      <span class="n">addend_shamt</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-389"></a>  <span class="k">end</span>
<a name="l-390"></a>
<a name="l-391"></a>  <span class="c1">// ------------------</span>
<a name="l-392"></a>  <span class="c1">// Product data path</span>
<a name="l-393"></a>  <span class="c1">// ------------------</span>
<a name="l-394"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">PRECISION_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">mantissa_a</span><span class="p">,</span> <span class="n">mantissa_b</span><span class="p">,</span> <span class="n">mantissa_c</span><span class="p">;</span>
<a name="l-395"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">product</span><span class="p">;</span>             <span class="c1">// the p*p product is 2p bits wide</span>
<a name="l-396"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">product_shifted</span><span class="p">;</span>     <span class="c1">// addends are 3p+4 bit wide (including G/R)</span>
<a name="l-397"></a>
<a name="l-398"></a>  <span class="c1">// Add implicit bits to mantissae</span>
<a name="l-399"></a>  <span class="k">assign</span> <span class="n">mantissa_a</span> <span class="o">=</span> <span class="p">{</span><span class="n">info_a</span><span class="p">.</span><span class="n">is_normal</span><span class="p">,</span> <span class="n">operand_a</span><span class="p">.</span><span class="n">mantissa</span><span class="p">};</span>
<a name="l-400"></a>  <span class="k">assign</span> <span class="n">mantissa_b</span> <span class="o">=</span> <span class="p">{</span><span class="n">info_b</span><span class="p">.</span><span class="n">is_normal</span><span class="p">,</span> <span class="n">operand_b</span><span class="p">.</span><span class="n">mantissa</span><span class="p">};</span>
<a name="l-401"></a>  <span class="k">assign</span> <span class="n">mantissa_c</span> <span class="o">=</span> <span class="p">{</span><span class="n">info_c</span><span class="p">.</span><span class="n">is_normal</span><span class="p">,</span> <span class="n">operand_c</span><span class="p">.</span><span class="n">mantissa</span><span class="p">};</span>
<a name="l-402"></a>
<a name="l-403"></a>  <span class="c1">// Mantissa multiplier (a*b)</span>
<a name="l-404"></a>  <span class="k">assign</span> <span class="n">product</span> <span class="o">=</span> <span class="n">mantissa_a</span> <span class="o">*</span> <span class="n">mantissa_b</span><span class="p">;</span>
<a name="l-405"></a>
<a name="l-406"></a>  <span class="c1">// Product is placed into a 3p+4 bit wide vector, padded with 2 bits for round and sticky:</span>
<a name="l-407"></a>  <span class="c1">// | 000...000 | product | RS |</span>
<a name="l-408"></a>  <span class="c1">//  &lt;-  p+2  -&gt; &lt;-  2p -&gt; &lt; 2&gt;</span>
<a name="l-409"></a>  <span class="k">assign</span> <span class="n">product_shifted</span> <span class="o">=</span> <span class="n">product</span> <span class="o">&lt;&lt;</span> <span class="mh">2</span><span class="p">;</span> <span class="c1">// constant shift</span>
<a name="l-410"></a>
<a name="l-411"></a>  <span class="c1">// -----------------</span>
<a name="l-412"></a>  <span class="c1">// Addend data path</span>
<a name="l-413"></a>  <span class="c1">// -----------------</span>
<a name="l-414"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addend_after_shift</span><span class="p">;</span>  <span class="c1">// upper 3p+4 bits are needed to go on</span>
<a name="l-415"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">PRECISION_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">addend_sticky_bits</span><span class="p">;</span>  <span class="c1">// up to p bit of shifted addend are sticky</span>
<a name="l-416"></a>  <span class="k">logic</span>                        <span class="n">sticky_before_add</span><span class="p">;</span>   <span class="c1">// they are compressed into a single sticky bit</span>
<a name="l-417"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addend_shifted</span><span class="p">;</span>      <span class="c1">// addends are 3p+4 bit wide (including G/R)</span>
<a name="l-418"></a>  <span class="k">logic</span>                        <span class="n">inject_carry_in</span><span class="p">;</span>     <span class="c1">// inject carry for subtractions if needed</span>
<a name="l-419"></a>
<a name="l-420"></a>  <span class="c1">// In parallel, the addend is right-shifted according to the exponent difference. Up to p bits are</span>
<a name="l-421"></a>  <span class="c1">// shifted out and compressed into a sticky bit.</span>
<a name="l-422"></a>  <span class="c1">// BEFORE THE SHIFT:</span>
<a name="l-423"></a>  <span class="c1">// | mantissa_c | 000..000 |</span>
<a name="l-424"></a>  <span class="c1">//  &lt;-    p   -&gt; &lt;- 3p+4 -&gt;</span>
<a name="l-425"></a>  <span class="c1">// AFTER THE SHIFT:</span>
<a name="l-426"></a>  <span class="c1">// | 000..........000 | mantissa_c | 000...............0GR |  sticky bits  |</span>
<a name="l-427"></a>  <span class="c1">//  &lt;- addend_shamt -&gt; &lt;-    p   -&gt; &lt;- 2p+4-addend_shamt -&gt; &lt;-  up to p  -&gt;</span>
<a name="l-428"></a>  <span class="k">assign</span> <span class="p">{</span><span class="n">addend_after_shift</span><span class="p">,</span> <span class="n">addend_sticky_bits</span><span class="p">}</span> <span class="o">=</span>
<a name="l-429"></a>      <span class="p">(</span><span class="n">mantissa_c</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mh">3</span> <span class="o">*</span> <span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">4</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">addend_shamt</span><span class="p">;</span>
<a name="l-430"></a>
<a name="l-431"></a>  <span class="k">assign</span> <span class="n">sticky_before_add</span>     <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="n">addend_sticky_bits</span><span class="p">);</span>
<a name="l-432"></a>
<a name="l-433"></a>  <span class="c1">// In case of a subtraction, the addend is inverted</span>
<a name="l-434"></a>  <span class="k">assign</span> <span class="n">addend_shifted</span> <span class="o">=</span> <span class="p">(</span><span class="n">effective_subtraction</span><span class="p">)</span> <span class="o">?</span> <span class="o">~</span><span class="n">addend_after_shift</span> <span class="o">:</span> <span class="n">addend_after_shift</span><span class="p">;</span>
<a name="l-435"></a>  <span class="k">assign</span> <span class="n">inject_carry_in</span> <span class="o">=</span> <span class="n">effective_subtraction</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">sticky_before_add</span><span class="p">;</span>
<a name="l-436"></a>
<a name="l-437"></a>  <span class="c1">// ------</span>
<a name="l-438"></a>  <span class="c1">// Adder</span>
<a name="l-439"></a>  <span class="c1">// ------</span>
<a name="l-440"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sum_raw</span><span class="p">;</span>   <span class="c1">// added one bit for the carry</span>
<a name="l-441"></a>  <span class="k">logic</span>                        <span class="n">sum_carry</span><span class="p">;</span> <span class="c1">// observe carry bit from sum for sign fixing</span>
<a name="l-442"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sum</span><span class="p">;</span>       <span class="c1">// discard carry as sum won&#39;t overflow</span>
<a name="l-443"></a>  <span class="k">logic</span>                        <span class="n">final_sign</span><span class="p">;</span>
<a name="l-444"></a>
<a name="l-445"></a>  <span class="c1">//Mantissa adder (ab+c). In normal addition, it cannot overflow.</span>
<a name="l-446"></a>  <span class="k">assign</span> <span class="n">sum_raw</span> <span class="o">=</span> <span class="n">product_shifted</span> <span class="o">+</span> <span class="n">addend_shifted</span> <span class="o">+</span> <span class="n">inject_carry_in</span><span class="p">;</span>
<a name="l-447"></a>  <span class="k">assign</span> <span class="n">sum_carry</span> <span class="o">=</span> <span class="n">sum_raw</span><span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">4</span><span class="p">];</span>
<a name="l-448"></a>
<a name="l-449"></a>  <span class="c1">// Complement negative sum (can only happen in subtraction -&gt; overflows for positive results)</span>
<a name="l-450"></a>  <span class="k">assign</span> <span class="n">sum</span>        <span class="o">=</span> <span class="p">(</span><span class="n">effective_subtraction</span> <span class="o">&amp;&amp;</span> <span class="o">~</span><span class="n">sum_carry</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">sum_raw</span> <span class="o">:</span> <span class="n">sum_raw</span><span class="p">;</span>
<a name="l-451"></a>
<a name="l-452"></a>  <span class="c1">// In case of a mispredicted subtraction result, do a sign flip</span>
<a name="l-453"></a>  <span class="k">assign</span> <span class="n">final_sign</span> <span class="o">=</span> <span class="p">(</span><span class="n">effective_subtraction</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">sum_carry</span> <span class="o">==</span> <span class="n">tentative_sign</span><span class="p">))</span>
<a name="l-454"></a>                      <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b1</span>
<a name="l-455"></a>                      <span class="o">:</span> <span class="p">(</span><span class="n">effective_subtraction</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="o">:</span> <span class="n">tentative_sign</span><span class="p">);</span>
<a name="l-456"></a>
<a name="l-457"></a>  <span class="c1">// ---------------</span>
<a name="l-458"></a>  <span class="c1">// Internal pipeline</span>
<a name="l-459"></a>  <span class="c1">// ---------------</span>
<a name="l-460"></a>  <span class="c1">// Pipeline output signals as non-arrays</span>
<a name="l-461"></a>  <span class="k">logic</span>                          <span class="n">effective_subtraction_q</span><span class="p">;</span>
<a name="l-462"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">exponent_product_q</span><span class="p">;</span>
<a name="l-463"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">exponent_difference_q</span><span class="p">;</span>
<a name="l-464"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">tentative_exponent_q</span><span class="p">;</span>
<a name="l-465"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">SHIFT_AMOUNT_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addend_shamt_q</span><span class="p">;</span>
<a name="l-466"></a>  <span class="k">logic</span>                          <span class="n">sticky_before_add_q</span><span class="p">;</span>
<a name="l-467"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">sum_q</span><span class="p">;</span>
<a name="l-468"></a>  <span class="k">logic</span>                          <span class="n">final_sign_q</span><span class="p">;</span>
<a name="l-469"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span>         <span class="n">dst_fmt_q2</span><span class="p">;</span>
<a name="l-470"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">roundmode_e</span>         <span class="n">rnd_mode_q</span><span class="p">;</span>
<a name="l-471"></a>  <span class="k">logic</span>                          <span class="n">result_is_special_q</span><span class="p">;</span>
<a name="l-472"></a>  <span class="n">fp_t</span>                           <span class="n">special_result_q</span><span class="p">;</span>
<a name="l-473"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span>            <span class="n">special_status_q</span><span class="p">;</span>
<a name="l-474"></a>  <span class="c1">// Internal pipeline signals, index i holds signal after i register stages</span>
<a name="l-475"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_eff_sub_q</span><span class="p">;</span>
<a name="l-476"></a>  <span class="k">logic</span> <span class="k">signed</span>           <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">][</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">mid_pipe_exp_prod_q</span><span class="p">;</span>
<a name="l-477"></a>  <span class="k">logic</span> <span class="k">signed</span>           <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">][</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">mid_pipe_exp_diff_q</span><span class="p">;</span>
<a name="l-478"></a>  <span class="k">logic</span> <span class="k">signed</span>           <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">][</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">mid_pipe_tent_exp_q</span><span class="p">;</span>
<a name="l-479"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">][</span><span class="no">SHIFT_AMOUNT_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mid_pipe_add_shamt_q</span><span class="p">;</span>
<a name="l-480"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_sticky_q</span><span class="p">;</span>
<a name="l-481"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">][</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">mid_pipe_sum_q</span><span class="p">;</span>
<a name="l-482"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_final_sign_q</span><span class="p">;</span>
<a name="l-483"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">roundmode_e</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_rnd_mode_q</span><span class="p">;</span>
<a name="l-484"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_dst_fmt_q</span><span class="p">;</span>
<a name="l-485"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_res_is_spec_q</span><span class="p">;</span>
<a name="l-486"></a>  <span class="n">fp_t</span>                   <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_spec_res_q</span><span class="p">;</span>
<a name="l-487"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span>    <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_spec_stat_q</span><span class="p">;</span>
<a name="l-488"></a>  <span class="n">TagType</span>                <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_tag_q</span><span class="p">;</span>
<a name="l-489"></a>  <span class="n">AuxType</span>                <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_aux_q</span><span class="p">;</span>
<a name="l-490"></a>  <span class="k">logic</span>                  <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span>                         <span class="n">mid_pipe_valid_q</span><span class="p">;</span>
<a name="l-491"></a>  <span class="c1">// Ready signal is combinatorial for all stages</span>
<a name="l-492"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_MID_REGS</span><span class="p">]</span> <span class="n">mid_pipe_ready</span><span class="p">;</span>
<a name="l-493"></a>
<a name="l-494"></a>  <span class="c1">// Input stage: First element of pipeline is taken from upstream logic</span>
<a name="l-495"></a>  <span class="k">assign</span> <span class="n">mid_pipe_eff_sub_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>     <span class="o">=</span> <span class="n">effective_subtraction</span><span class="p">;</span>
<a name="l-496"></a>  <span class="k">assign</span> <span class="n">mid_pipe_exp_prod_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">exponent_product</span><span class="p">;</span>
<a name="l-497"></a>  <span class="k">assign</span> <span class="n">mid_pipe_exp_diff_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">exponent_difference</span><span class="p">;</span>
<a name="l-498"></a>  <span class="k">assign</span> <span class="n">mid_pipe_tent_exp_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">tentative_exponent</span><span class="p">;</span>
<a name="l-499"></a>  <span class="k">assign</span> <span class="n">mid_pipe_add_shamt_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>   <span class="o">=</span> <span class="n">addend_shamt</span><span class="p">;</span>
<a name="l-500"></a>  <span class="k">assign</span> <span class="n">mid_pipe_sticky_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>      <span class="o">=</span> <span class="n">sticky_before_add</span><span class="p">;</span>
<a name="l-501"></a>  <span class="k">assign</span> <span class="n">mid_pipe_sum_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>         <span class="o">=</span> <span class="n">sum</span><span class="p">;</span>
<a name="l-502"></a>  <span class="k">assign</span> <span class="n">mid_pipe_final_sign_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">final_sign</span><span class="p">;</span>
<a name="l-503"></a>  <span class="k">assign</span> <span class="n">mid_pipe_rnd_mode_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">inp_pipe_rnd_mode_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-504"></a>  <span class="k">assign</span> <span class="n">mid_pipe_dst_fmt_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>     <span class="o">=</span> <span class="n">dst_fmt_q</span><span class="p">;</span>
<a name="l-505"></a>  <span class="k">assign</span> <span class="n">mid_pipe_res_is_spec_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">result_is_special</span><span class="p">;</span>
<a name="l-506"></a>  <span class="k">assign</span> <span class="n">mid_pipe_spec_res_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">special_result</span><span class="p">;</span>
<a name="l-507"></a>  <span class="k">assign</span> <span class="n">mid_pipe_spec_stat_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>   <span class="o">=</span> <span class="n">special_status</span><span class="p">;</span>
<a name="l-508"></a>  <span class="k">assign</span> <span class="n">mid_pipe_tag_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>         <span class="o">=</span> <span class="n">inp_pipe_tag_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-509"></a>  <span class="k">assign</span> <span class="n">mid_pipe_aux_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>         <span class="o">=</span> <span class="n">inp_pipe_aux_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-510"></a>  <span class="k">assign</span> <span class="n">mid_pipe_valid_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>       <span class="o">=</span> <span class="n">inp_pipe_valid_q</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">];</span>
<a name="l-511"></a>  <span class="c1">// Input stage: Propagate pipeline ready signal to input pipe</span>
<a name="l-512"></a>  <span class="k">assign</span> <span class="n">inp_pipe_ready</span><span class="p">[</span><span class="no">NUM_INP_REGS</span><span class="p">]</span> <span class="o">=</span> <span class="n">mid_pipe_ready</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<a name="l-513"></a>
<a name="l-514"></a>  <span class="c1">// Generate the register stages</span>
<a name="l-515"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="no">NUM_MID_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_inside_pipeline</span>
<a name="l-516"></a>    <span class="c1">// Internal register enable for this stage</span>
<a name="l-517"></a>    <span class="k">logic</span> <span class="n">reg_ena</span><span class="p">;</span>
<a name="l-518"></a>    <span class="c1">// Determine the ready signal of the current stage - advance the pipeline:</span>
<a name="l-519"></a>    <span class="c1">// 1. if the next stage is ready for our data</span>
<a name="l-520"></a>    <span class="c1">// 2. if the next stage only holds a bubble (not valid) -&gt; we can pop it</span>
<a name="l-521"></a>    <span class="k">assign</span> <span class="n">mid_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">mid_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">]</span> <span class="o">|</span> <span class="o">~</span><span class="n">mid_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">];</span>
<a name="l-522"></a>    <span class="c1">// Valid: enabled by ready signal, synchronous clear with the flush signal</span>
<a name="l-523"></a>    <span class="no">`FFLARNC</span><span class="p">(</span><span class="n">mid_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">mid_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">mid_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">flush_i</span><span class="p">,</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">clk_i</span><span class="p">,</span> <span class="n">rst_ni</span><span class="p">)</span>
<a name="l-524"></a>    <span class="c1">// Enable register if pipleine ready and a valid data item is present</span>
<a name="l-525"></a>    <span class="k">assign</span> <span class="n">reg_ena</span> <span class="o">=</span> <span class="n">mid_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mid_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-526"></a>    <span class="c1">// Generate the pipeline registers within the stages, use enable-registers</span>
<a name="l-527"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_eff_sub_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>     <span class="n">mid_pipe_eff_sub_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>     <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-528"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_exp_prod_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">mid_pipe_exp_prod_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-529"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_exp_diff_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">mid_pipe_exp_diff_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-530"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_tent_exp_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">mid_pipe_tent_exp_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-531"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_add_shamt_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>   <span class="n">mid_pipe_add_shamt_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>   <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-532"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_sticky_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>      <span class="n">mid_pipe_sticky_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>      <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-533"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_sum_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>         <span class="n">mid_pipe_sum_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>         <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-534"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_final_sign_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>  <span class="n">mid_pipe_final_sign_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>  <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-535"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_rnd_mode_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">mid_pipe_rnd_mode_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">RNE</span><span class="p">)</span>
<a name="l-536"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_dst_fmt_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>     <span class="n">mid_pipe_dst_fmt_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>     <span class="n">reg_ena</span><span class="p">,</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="mh">0</span><span class="p">))</span>
<a name="l-537"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_res_is_spec_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">mid_pipe_res_is_spec_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-538"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_spec_res_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">mid_pipe_spec_res_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-539"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_spec_stat_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>   <span class="n">mid_pipe_spec_stat_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>   <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-540"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_tag_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>         <span class="n">mid_pipe_tag_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>         <span class="n">reg_ena</span><span class="p">,</span> <span class="n">TagType</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">))</span>
<a name="l-541"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">mid_pipe_aux_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>         <span class="n">mid_pipe_aux_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>         <span class="n">reg_ena</span><span class="p">,</span> <span class="n">AuxType</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">))</span>
<a name="l-542"></a>  <span class="k">end</span>
<a name="l-543"></a>  <span class="c1">// Output stage: assign selected pipe outputs to signals for later use</span>
<a name="l-544"></a>  <span class="k">assign</span> <span class="n">effective_subtraction_q</span> <span class="o">=</span> <span class="n">mid_pipe_eff_sub_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-545"></a>  <span class="k">assign</span> <span class="n">exponent_product_q</span>      <span class="o">=</span> <span class="n">mid_pipe_exp_prod_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-546"></a>  <span class="k">assign</span> <span class="n">exponent_difference_q</span>   <span class="o">=</span> <span class="n">mid_pipe_exp_diff_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-547"></a>  <span class="k">assign</span> <span class="n">tentative_exponent_q</span>    <span class="o">=</span> <span class="n">mid_pipe_tent_exp_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-548"></a>  <span class="k">assign</span> <span class="n">addend_shamt_q</span>          <span class="o">=</span> <span class="n">mid_pipe_add_shamt_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-549"></a>  <span class="k">assign</span> <span class="n">sticky_before_add_q</span>     <span class="o">=</span> <span class="n">mid_pipe_sticky_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-550"></a>  <span class="k">assign</span> <span class="n">sum_q</span>                   <span class="o">=</span> <span class="n">mid_pipe_sum_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-551"></a>  <span class="k">assign</span> <span class="n">final_sign_q</span>            <span class="o">=</span> <span class="n">mid_pipe_final_sign_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-552"></a>  <span class="k">assign</span> <span class="n">rnd_mode_q</span>              <span class="o">=</span> <span class="n">mid_pipe_rnd_mode_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-553"></a>  <span class="k">assign</span> <span class="n">dst_fmt_q2</span>              <span class="o">=</span> <span class="n">mid_pipe_dst_fmt_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-554"></a>  <span class="k">assign</span> <span class="n">result_is_special_q</span>     <span class="o">=</span> <span class="n">mid_pipe_res_is_spec_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-555"></a>  <span class="k">assign</span> <span class="n">special_result_q</span>        <span class="o">=</span> <span class="n">mid_pipe_spec_res_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-556"></a>  <span class="k">assign</span> <span class="n">special_status_q</span>        <span class="o">=</span> <span class="n">mid_pipe_spec_stat_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-557"></a>
<a name="l-558"></a>  <span class="c1">// --------------</span>
<a name="l-559"></a>  <span class="c1">// Normalization</span>
<a name="l-560"></a>  <span class="c1">// --------------</span>
<a name="l-561"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="no">LOWER_SUM_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">sum_lower</span><span class="p">;</span>              <span class="c1">// lower 2p+3 bits of sum are searched</span>
<a name="l-562"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="no">LZC_RESULT_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">leading_zero_count</span><span class="p">;</span>     <span class="c1">// the number of leading zeroes</span>
<a name="l-563"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="nl">LZC_RESULT_WIDTH:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">leading_zero_count_sgn</span><span class="p">;</span> <span class="c1">// signed leading-zero count</span>
<a name="l-564"></a>  <span class="k">logic</span>                               <span class="n">lzc_zeroes</span><span class="p">;</span>             <span class="c1">// in case only zeroes found</span>
<a name="l-565"></a>
<a name="l-566"></a>  <span class="k">logic</span>        <span class="p">[</span><span class="no">SHIFT_AMOUNT_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">norm_shamt</span><span class="p">;</span> <span class="c1">// Normalization shift amount</span>
<a name="l-567"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">normalized_exponent</span><span class="p">;</span>
<a name="l-568"></a>
<a name="l-569"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sum_shifted</span><span class="p">;</span>       <span class="c1">// result after first normalization shift</span>
<a name="l-570"></a>  <span class="k">logic</span> <span class="p">[</span><span class="nl">PRECISION_BITS:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">final_mantissa</span><span class="p">;</span>    <span class="c1">// final mantissa before rounding with round bit</span>
<a name="l-571"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">sum_sticky_bits</span><span class="p">;</span>   <span class="c1">// remaining 2p+3 sticky bits after normalization</span>
<a name="l-572"></a>  <span class="k">logic</span>                        <span class="n">sticky_after_norm</span><span class="p">;</span> <span class="c1">// sticky bit after normalization</span>
<a name="l-573"></a>
<a name="l-574"></a>  <span class="k">logic</span> <span class="k">signed</span> <span class="p">[</span><span class="no">EXP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">final_exponent</span><span class="p">;</span>
<a name="l-575"></a>
<a name="l-576"></a>  <span class="k">assign</span> <span class="n">sum_lower</span> <span class="o">=</span> <span class="n">sum_q</span><span class="p">[</span><span class="no">LOWER_SUM_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-577"></a>
<a name="l-578"></a>  <span class="c1">// Leading zero counter for cancellations</span>
<a name="l-579"></a>  <span class="n">lzc</span> <span class="p">#(</span>
<a name="l-580"></a>    <span class="p">.</span><span class="no">WIDTH</span> <span class="p">(</span> <span class="no">LOWER_SUM_WIDTH</span> <span class="p">),</span>
<a name="l-581"></a>    <span class="p">.</span><span class="no">MODE</span>  <span class="p">(</span> <span class="mh">1</span>               <span class="p">)</span> <span class="c1">// MODE = 1 counts leading zeroes</span>
<a name="l-582"></a>  <span class="p">)</span> <span class="n">i_lzc</span> <span class="p">(</span>
<a name="l-583"></a>    <span class="p">.</span><span class="n">in_i</span>    <span class="p">(</span> <span class="n">sum_lower</span>          <span class="p">),</span>
<a name="l-584"></a>    <span class="p">.</span><span class="n">cnt_o</span>   <span class="p">(</span> <span class="n">leading_zero_count</span> <span class="p">),</span>
<a name="l-585"></a>    <span class="p">.</span><span class="n">empty_o</span> <span class="p">(</span> <span class="n">lzc_zeroes</span>         <span class="p">)</span>
<a name="l-586"></a>  <span class="p">);</span>
<a name="l-587"></a>
<a name="l-588"></a>  <span class="k">assign</span> <span class="n">leading_zero_count_sgn</span> <span class="o">=</span> <span class="k">signed</span><span class="p">&#39;({</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">leading_zero_count</span><span class="p">});</span>
<a name="l-589"></a>
<a name="l-590"></a>  <span class="c1">// Normalization shift amount based on exponents and LZC (unsigned as only left shifts)</span>
<a name="l-591"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">norm_shift_amount</span>
<a name="l-592"></a>    <span class="c1">// Product-anchored case or cancellations require LZC</span>
<a name="l-593"></a>    <span class="k">if</span> <span class="p">((</span><span class="n">exponent_difference_q</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">effective_subtraction_q</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">exponent_difference_q</span> <span class="o">&lt;=</span> <span class="mh">2</span><span class="p">)))</span> <span class="k">begin</span>
<a name="l-594"></a>      <span class="c1">// Normal result (biased exponent &gt; 0 and not a zero)</span>
<a name="l-595"></a>      <span class="k">if</span> <span class="p">((</span><span class="n">exponent_product_q</span> <span class="o">-</span> <span class="n">leading_zero_count_sgn</span> <span class="o">+</span> <span class="mh">1</span> <span class="o">&gt;=</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">lzc_zeroes</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-596"></a>        <span class="c1">// Undo initial product shift, remove the counted zeroes</span>
<a name="l-597"></a>        <span class="n">norm_shamt</span>          <span class="o">=</span> <span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">2</span> <span class="o">+</span> <span class="n">leading_zero_count</span><span class="p">;</span>
<a name="l-598"></a>        <span class="n">normalized_exponent</span> <span class="o">=</span> <span class="n">exponent_product_q</span> <span class="o">-</span> <span class="n">leading_zero_count_sgn</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span> <span class="c1">// account for shift</span>
<a name="l-599"></a>      <span class="c1">// Subnormal result</span>
<a name="l-600"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-601"></a>        <span class="c1">// Cap the shift distance to align mantissa with minimum exponent</span>
<a name="l-602"></a>        <span class="n">norm_shamt</span>          <span class="o">=</span> <span class="k">unsigned</span><span class="p">&#39;(</span><span class="k">signed</span><span class="p">&#39;(</span><span class="no">PRECISION_BITS</span> <span class="o">+</span> <span class="mh">2</span> <span class="o">+</span> <span class="n">exponent_product_q</span><span class="p">));</span>
<a name="l-603"></a>        <span class="n">normalized_exponent</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="c1">// subnormals encoded as 0</span>
<a name="l-604"></a>      <span class="k">end</span>
<a name="l-605"></a>    <span class="c1">// Addend-anchored case</span>
<a name="l-606"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-607"></a>      <span class="n">norm_shamt</span>          <span class="o">=</span> <span class="n">addend_shamt_q</span><span class="p">;</span> <span class="c1">// Undo the initial shift</span>
<a name="l-608"></a>      <span class="n">normalized_exponent</span> <span class="o">=</span> <span class="n">tentative_exponent_q</span><span class="p">;</span>
<a name="l-609"></a>    <span class="k">end</span>
<a name="l-610"></a>  <span class="k">end</span>
<a name="l-611"></a>
<a name="l-612"></a>  <span class="c1">// Do the large normalization shift</span>
<a name="l-613"></a>  <span class="k">assign</span> <span class="n">sum_shifted</span>       <span class="o">=</span> <span class="n">sum_q</span> <span class="o">&lt;&lt;</span> <span class="n">norm_shamt</span><span class="p">;</span>
<a name="l-614"></a>
<a name="l-615"></a>  <span class="c1">// The addend-anchored case needs a 1-bit normalization since the leading-one can be to the left</span>
<a name="l-616"></a>  <span class="c1">// or right of the (non-carry) MSB of the sum.</span>
<a name="l-617"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">small_norm</span>
<a name="l-618"></a>    <span class="c1">// Default assignment, discarding carry bit</span>
<a name="l-619"></a>    <span class="p">{</span><span class="n">final_mantissa</span><span class="p">,</span> <span class="n">sum_sticky_bits</span><span class="p">}</span> <span class="o">=</span> <span class="n">sum_shifted</span><span class="p">;</span>
<a name="l-620"></a>    <span class="n">final_exponent</span>                    <span class="o">=</span> <span class="n">normalized_exponent</span><span class="p">;</span>
<a name="l-621"></a>
<a name="l-622"></a>    <span class="c1">// The normalized sum has overflown, align right and fix exponent</span>
<a name="l-623"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">sum_shifted</span><span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">4</span><span class="p">])</span> <span class="k">begin</span> <span class="c1">// check the carry bit</span>
<a name="l-624"></a>      <span class="p">{</span><span class="n">final_mantissa</span><span class="p">,</span> <span class="n">sum_sticky_bits</span><span class="p">}</span> <span class="o">=</span> <span class="n">sum_shifted</span> <span class="o">&gt;&gt;</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-625"></a>      <span class="n">final_exponent</span>                    <span class="o">=</span> <span class="n">normalized_exponent</span> <span class="o">+</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-626"></a>    <span class="c1">// The normalized sum is normal, nothing to do</span>
<a name="l-627"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">sum_shifted</span><span class="p">[</span><span class="mh">3</span><span class="o">*</span><span class="no">PRECISION_BITS</span><span class="o">+</span><span class="mh">3</span><span class="p">])</span> <span class="k">begin</span> <span class="c1">// check the sum MSB</span>
<a name="l-628"></a>      <span class="c1">// do nothing</span>
<a name="l-629"></a>    <span class="c1">// The normalized sum is still denormal, align left - unless the result is not already subnormal</span>
<a name="l-630"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">normalized_exponent</span> <span class="o">&gt;</span> <span class="mh">1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-631"></a>      <span class="p">{</span><span class="n">final_mantissa</span><span class="p">,</span> <span class="n">sum_sticky_bits</span><span class="p">}</span> <span class="o">=</span> <span class="n">sum_shifted</span> <span class="o">&lt;&lt;</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-632"></a>      <span class="n">final_exponent</span>                    <span class="o">=</span> <span class="n">normalized_exponent</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-633"></a>    <span class="c1">// Otherwise we&#39;re denormal</span>
<a name="l-634"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-635"></a>      <span class="n">final_exponent</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-636"></a>    <span class="k">end</span>
<a name="l-637"></a>  <span class="k">end</span>
<a name="l-638"></a>
<a name="l-639"></a>  <span class="c1">// Update the sticky bit with the shifted-out bits</span>
<a name="l-640"></a>  <span class="k">assign</span> <span class="n">sticky_after_norm</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="p">{</span><span class="n">sum_sticky_bits</span><span class="p">})</span> <span class="o">|</span> <span class="n">sticky_before_add_q</span><span class="p">;</span>
<a name="l-641"></a>
<a name="l-642"></a>  <span class="c1">// ----------------------------</span>
<a name="l-643"></a>  <span class="c1">// Rounding and classification</span>
<a name="l-644"></a>  <span class="c1">// ----------------------------</span>
<a name="l-645"></a>  <span class="k">logic</span>                                     <span class="n">pre_round_sign</span><span class="p">;</span>
<a name="l-646"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">SUPER_EXP_BITS</span><span class="o">+</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pre_round_abs</span><span class="p">;</span> <span class="c1">// absolute value of result before rounding</span>
<a name="l-647"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                               <span class="n">round_sticky_bits</span><span class="p">;</span>
<a name="l-648"></a>
<a name="l-649"></a>  <span class="k">logic</span> <span class="n">of_before_round</span><span class="p">,</span> <span class="n">of_after_round</span><span class="p">;</span> <span class="c1">// overflow</span>
<a name="l-650"></a>  <span class="k">logic</span> <span class="n">uf_before_round</span><span class="p">,</span> <span class="n">uf_after_round</span><span class="p">;</span> <span class="c1">// underflow</span>
<a name="l-651"></a>
<a name="l-652"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">SUPER_EXP_BITS</span><span class="o">+</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fmt_pre_round_abs</span><span class="p">;</span> <span class="c1">// per format</span>
<a name="l-653"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                               <span class="n">fmt_round_sticky_bits</span><span class="p">;</span>
<a name="l-654"></a>
<a name="l-655"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                    <span class="n">fmt_of_after_round</span><span class="p">;</span>
<a name="l-656"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                                    <span class="n">fmt_uf_after_round</span><span class="p">;</span>
<a name="l-657"></a>
<a name="l-658"></a>  <span class="k">logic</span>                                     <span class="n">rounded_sign</span><span class="p">;</span>
<a name="l-659"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">SUPER_EXP_BITS</span><span class="o">+</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rounded_abs</span><span class="p">;</span> <span class="c1">// absolute value of result after rounding</span>
<a name="l-660"></a>  <span class="k">logic</span>                                     <span class="n">result_zero</span><span class="p">;</span>
<a name="l-661"></a>
<a name="l-662"></a>  <span class="c1">// Classification before round. RISC-V mandates checking underflow AFTER rounding!</span>
<a name="l-663"></a>  <span class="k">assign</span> <span class="n">of_before_round</span> <span class="o">=</span> <span class="n">final_exponent</span> <span class="o">&gt;=</span> <span class="mh">2</span><span class="o">**</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">exp_bits</span><span class="p">(</span><span class="n">dst_fmt_q2</span><span class="p">))</span><span class="o">-</span><span class="mh">1</span><span class="p">;</span> <span class="c1">// infinity exponent is all ones</span>
<a name="l-664"></a>  <span class="k">assign</span> <span class="n">uf_before_round</span> <span class="o">=</span> <span class="n">final_exponent</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;</span>               <span class="c1">// exponent for subnormals capped to 0</span>
<a name="l-665"></a>
<a name="l-666"></a>  <span class="c1">// Pack exponent and mantissa into proper rounding form</span>
<a name="l-667"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">fmt</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">fmt</span> <span class="o">&lt;</span> <span class="k">int</span><span class="p">&#39;(</span><span class="no">NUM_FORMATS</span><span class="p">);</span> <span class="n">fmt</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_res_assemble</span>
<a name="l-668"></a>    <span class="c1">// Set up some constants</span>
<a name="l-669"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">EXP_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">exp_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-670"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">MAN_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">man_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-671"></a>
<a name="l-672"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">EXP_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pre_round_exponent</span><span class="p">;</span>
<a name="l-673"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pre_round_mantissa</span><span class="p">;</span>
<a name="l-674"></a>
<a name="l-675"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">FpFmtConfig</span><span class="p">[</span><span class="n">fmt</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">active_format</span>
<a name="l-676"></a>
<a name="l-677"></a>      <span class="k">assign</span> <span class="n">pre_round_exponent</span> <span class="o">=</span> <span class="p">(</span><span class="n">of_before_round</span><span class="p">)</span> <span class="o">?</span> <span class="mh">2</span><span class="o">**</span><span class="no">EXP_BITS</span><span class="o">-</span><span class="mh">2</span> <span class="o">:</span> <span class="n">final_exponent</span><span class="p">[</span><span class="no">EXP_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-678"></a>      <span class="k">assign</span> <span class="n">pre_round_mantissa</span> <span class="o">=</span> <span class="p">(</span><span class="n">of_before_round</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;1</span> <span class="o">:</span> <span class="n">final_mantissa</span><span class="p">[</span><span class="no">SUPER_MAN_BITS</span><span class="o">-:</span><span class="no">MAN_BITS</span><span class="p">];</span>
<a name="l-679"></a>      <span class="c1">// Assemble result before rounding. In case of overflow, the largest normal value is set.</span>
<a name="l-680"></a>      <span class="k">assign</span> <span class="n">fmt_pre_round_abs</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">pre_round_exponent</span><span class="p">,</span> <span class="n">pre_round_mantissa</span><span class="p">};</span> <span class="c1">// 0-extend</span>
<a name="l-681"></a>
<a name="l-682"></a>      <span class="c1">// Round bit is after mantissa (1 in case of overflow for rounding)</span>
<a name="l-683"></a>      <span class="k">assign</span> <span class="n">fmt_round_sticky_bits</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="mh">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">final_mantissa</span><span class="p">[</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="no">MAN_BITS</span><span class="p">]</span> <span class="o">|</span>
<a name="l-684"></a>                                             <span class="n">of_before_round</span><span class="p">;</span>
<a name="l-685"></a>
<a name="l-686"></a>      <span class="c1">// remaining bits in mantissa to sticky (1 in case of overflow for rounding)</span>
<a name="l-687"></a>      <span class="k">if</span> <span class="p">(</span><span class="no">MAN_BITS</span> <span class="o">&lt;</span> <span class="no">SUPER_MAN_BITS</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">narrow_sticky</span>
<a name="l-688"></a>        <span class="k">assign</span> <span class="n">fmt_round_sticky_bits</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="n">final_mantissa</span><span class="p">[</span><span class="no">SUPER_MAN_BITS</span><span class="o">-</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-689"></a>                                               <span class="n">sticky_after_norm</span> <span class="o">|</span> <span class="n">of_before_round</span><span class="p">;</span>
<a name="l-690"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">normal_sticky</span>
<a name="l-691"></a>        <span class="k">assign</span> <span class="n">fmt_round_sticky_bits</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">sticky_after_norm</span> <span class="o">|</span> <span class="n">of_before_round</span><span class="p">;</span>
<a name="l-692"></a>      <span class="k">end</span>
<a name="l-693"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">inactive_format</span>
<a name="l-694"></a>      <span class="k">assign</span> <span class="n">fmt_pre_round_abs</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-695"></a>      <span class="k">assign</span> <span class="n">fmt_round_sticky_bits</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-696"></a>    <span class="k">end</span>
<a name="l-697"></a>  <span class="k">end</span>
<a name="l-698"></a>
<a name="l-699"></a>  <span class="c1">// Assemble result before rounding. In case of overflow, the largest normal value is set.</span>
<a name="l-700"></a>  <span class="k">assign</span> <span class="n">pre_round_sign</span>     <span class="o">=</span> <span class="n">final_sign_q</span><span class="p">;</span>
<a name="l-701"></a>  <span class="k">assign</span> <span class="n">pre_round_abs</span>      <span class="o">=</span> <span class="n">fmt_pre_round_abs</span><span class="p">[</span><span class="n">dst_fmt_q2</span><span class="p">];</span>
<a name="l-702"></a>
<a name="l-703"></a>  <span class="c1">// In case of overflow, the round and sticky bits are set for proper rounding</span>
<a name="l-704"></a>  <span class="k">assign</span> <span class="n">round_sticky_bits</span>  <span class="o">=</span> <span class="n">fmt_round_sticky_bits</span><span class="p">[</span><span class="n">dst_fmt_q2</span><span class="p">];</span>
<a name="l-705"></a>
<a name="l-706"></a>  <span class="c1">// Perform the rounding</span>
<a name="l-707"></a>  <span class="n">fpnew_rounding</span> <span class="p">#(</span>
<a name="l-708"></a>    <span class="p">.</span><span class="n">AbsWidth</span> <span class="p">(</span> <span class="no">SUPER_EXP_BITS</span> <span class="o">+</span> <span class="no">SUPER_MAN_BITS</span> <span class="p">)</span>
<a name="l-709"></a>  <span class="p">)</span> <span class="n">i_fpnew_rounding</span> <span class="p">(</span>
<a name="l-710"></a>    <span class="p">.</span><span class="n">abs_value_i</span>             <span class="p">(</span> <span class="n">pre_round_abs</span>           <span class="p">),</span>
<a name="l-711"></a>    <span class="p">.</span><span class="n">sign_i</span>                  <span class="p">(</span> <span class="n">pre_round_sign</span>          <span class="p">),</span>
<a name="l-712"></a>    <span class="p">.</span><span class="n">round_sticky_bits_i</span>     <span class="p">(</span> <span class="n">round_sticky_bits</span>       <span class="p">),</span>
<a name="l-713"></a>    <span class="p">.</span><span class="n">rnd_mode_i</span>              <span class="p">(</span> <span class="n">rnd_mode_q</span>              <span class="p">),</span>
<a name="l-714"></a>    <span class="p">.</span><span class="n">effective_subtraction_i</span> <span class="p">(</span> <span class="n">effective_subtraction_q</span> <span class="p">),</span>
<a name="l-715"></a>    <span class="p">.</span><span class="n">abs_rounded_o</span>           <span class="p">(</span> <span class="n">rounded_abs</span>             <span class="p">),</span>
<a name="l-716"></a>    <span class="p">.</span><span class="n">sign_o</span>                  <span class="p">(</span> <span class="n">rounded_sign</span>            <span class="p">),</span>
<a name="l-717"></a>    <span class="p">.</span><span class="n">exact_zero_o</span>            <span class="p">(</span> <span class="n">result_zero</span>             <span class="p">)</span>
<a name="l-718"></a>  <span class="p">);</span>
<a name="l-719"></a>
<a name="l-720"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">NUM_FORMATS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">fmt_result</span><span class="p">;</span>
<a name="l-721"></a>
<a name="l-722"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">fmt</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">fmt</span> <span class="o">&lt;</span> <span class="k">int</span><span class="p">&#39;(</span><span class="no">NUM_FORMATS</span><span class="p">);</span> <span class="n">fmt</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_sign_inject</span>
<a name="l-723"></a>    <span class="c1">// Set up some constants</span>
<a name="l-724"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">FP_WIDTH</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_width</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-725"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">EXP_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">exp_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-726"></a>    <span class="k">localparam</span> <span class="k">int</span> <span class="k">unsigned</span> <span class="no">MAN_BITS</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">man_bits</span><span class="p">(</span><span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">fp_format_e</span><span class="p">&#39;(</span><span class="n">fmt</span><span class="p">));</span>
<a name="l-727"></a>
<a name="l-728"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">FpFmtConfig</span><span class="p">[</span><span class="n">fmt</span><span class="p">])</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">active_format</span>
<a name="l-729"></a>      <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">post_process</span>
<a name="l-730"></a>        <span class="c1">// detect of / uf</span>
<a name="l-731"></a>        <span class="n">fmt_uf_after_round</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="n">rounded_abs</span><span class="p">[</span><span class="no">EXP_BITS</span><span class="o">+</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="no">MAN_BITS</span><span class="p">]</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// denormal</span>
<a name="l-732"></a>        <span class="n">fmt_of_after_round</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="n">rounded_abs</span><span class="p">[</span><span class="no">EXP_BITS</span><span class="o">+</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="no">MAN_BITS</span><span class="p">]</span> <span class="o">==</span> <span class="m">&#39;1</span><span class="p">;</span> <span class="c1">// inf exp.</span>
<a name="l-733"></a>
<a name="l-734"></a>        <span class="c1">// Assemble regular result, nan box short ones.</span>
<a name="l-735"></a>        <span class="n">fmt_result</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>               <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-736"></a>        <span class="n">fmt_result</span><span class="p">[</span><span class="n">fmt</span><span class="p">][</span><span class="no">FP_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">rounded_sign</span><span class="p">,</span> <span class="n">rounded_abs</span><span class="p">[</span><span class="no">EXP_BITS</span><span class="o">+</span><span class="no">MAN_BITS</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span>
<a name="l-737"></a>      <span class="k">end</span>
<a name="l-738"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">inactive_format</span>
<a name="l-739"></a>      <span class="k">assign</span> <span class="n">fmt_uf_after_round</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">;</span>
<a name="l-740"></a>      <span class="k">assign</span> <span class="n">fmt_of_after_round</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span> <span class="o">=</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">;</span>
<a name="l-741"></a>      <span class="k">assign</span> <span class="n">fmt_result</span><span class="p">[</span><span class="n">fmt</span><span class="p">]</span>         <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="n">fpnew_pkg</span><span class="o">::</span><span class="no">DONT_CARE</span><span class="p">};</span>
<a name="l-742"></a>    <span class="k">end</span>
<a name="l-743"></a>  <span class="k">end</span>
<a name="l-744"></a>
<a name="l-745"></a>  <span class="c1">// Classification after rounding select by destination format</span>
<a name="l-746"></a>  <span class="k">assign</span> <span class="n">uf_after_round</span> <span class="o">=</span> <span class="n">fmt_uf_after_round</span><span class="p">[</span><span class="n">dst_fmt_q2</span><span class="p">];</span>
<a name="l-747"></a>  <span class="k">assign</span> <span class="n">of_after_round</span> <span class="o">=</span> <span class="n">fmt_of_after_round</span><span class="p">[</span><span class="n">dst_fmt_q2</span><span class="p">];</span>
<a name="l-748"></a>
<a name="l-749"></a>
<a name="l-750"></a>  <span class="c1">// -----------------</span>
<a name="l-751"></a>  <span class="c1">// Result selection</span>
<a name="l-752"></a>  <span class="c1">// -----------------</span>
<a name="l-753"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">regular_result</span><span class="p">;</span>
<a name="l-754"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span>   <span class="n">regular_status</span><span class="p">;</span>
<a name="l-755"></a>
<a name="l-756"></a>  <span class="c1">// Assemble regular result</span>
<a name="l-757"></a>  <span class="k">assign</span> <span class="n">regular_result</span> <span class="o">=</span> <span class="n">fmt_result</span><span class="p">[</span><span class="n">dst_fmt_q2</span><span class="p">];</span>
<a name="l-758"></a>  <span class="k">assign</span> <span class="n">regular_status</span><span class="p">.</span><span class="no">NV</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="c1">// only valid cases are handled in regular path</span>
<a name="l-759"></a>  <span class="k">assign</span> <span class="n">regular_status</span><span class="p">.</span><span class="no">DZ</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="c1">// no divisions</span>
<a name="l-760"></a>  <span class="k">assign</span> <span class="n">regular_status</span><span class="p">.</span><span class="no">OF</span> <span class="o">=</span> <span class="n">of_before_round</span> <span class="o">|</span> <span class="n">of_after_round</span><span class="p">;</span>   <span class="c1">// rounding can introduce overflow</span>
<a name="l-761"></a>  <span class="k">assign</span> <span class="n">regular_status</span><span class="p">.</span><span class="no">UF</span> <span class="o">=</span> <span class="n">uf_after_round</span> <span class="o">&amp;</span> <span class="n">regular_status</span><span class="p">.</span><span class="no">NX</span><span class="p">;</span> <span class="c1">// only inexact results raise UF</span>
<a name="l-762"></a>  <span class="k">assign</span> <span class="n">regular_status</span><span class="p">.</span><span class="no">NX</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="n">round_sticky_bits</span><span class="p">)</span> <span class="o">|</span> <span class="n">of_before_round</span> <span class="o">|</span> <span class="n">of_after_round</span><span class="p">;</span>
<a name="l-763"></a>
<a name="l-764"></a>  <span class="c1">// Final results for output pipeline</span>
<a name="l-765"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">result_d</span><span class="p">;</span>
<a name="l-766"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span> <span class="n">status_d</span><span class="p">;</span>
<a name="l-767"></a>
<a name="l-768"></a>  <span class="c1">// Select output depending on special case detection</span>
<a name="l-769"></a>  <span class="k">assign</span> <span class="n">result_d</span> <span class="o">=</span> <span class="n">result_is_special_q</span> <span class="o">?</span> <span class="n">special_result_q</span> <span class="o">:</span> <span class="n">regular_result</span><span class="p">;</span>
<a name="l-770"></a>  <span class="k">assign</span> <span class="n">status_d</span> <span class="o">=</span> <span class="n">result_is_special_q</span> <span class="o">?</span> <span class="n">special_status_q</span> <span class="o">:</span> <span class="n">regular_status</span><span class="p">;</span>
<a name="l-771"></a>
<a name="l-772"></a>  <span class="c1">// ----------------</span>
<a name="l-773"></a>  <span class="c1">// Output Pipeline</span>
<a name="l-774"></a>  <span class="c1">// ----------------</span>
<a name="l-775"></a>  <span class="c1">// Output pipeline signals, index i holds signal after i register stages</span>
<a name="l-776"></a>  <span class="k">logic</span>               <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_OUT_REGS</span><span class="p">][</span><span class="no">WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">out_pipe_result_q</span><span class="p">;</span>
<a name="l-777"></a>  <span class="n">fpnew_pkg</span><span class="o">::</span><span class="n">status_t</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_OUT_REGS</span><span class="p">]</span>            <span class="n">out_pipe_status_q</span><span class="p">;</span>
<a name="l-778"></a>  <span class="n">TagType</span>             <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_OUT_REGS</span><span class="p">]</span>            <span class="n">out_pipe_tag_q</span><span class="p">;</span>
<a name="l-779"></a>  <span class="n">AuxType</span>             <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_OUT_REGS</span><span class="p">]</span>            <span class="n">out_pipe_aux_q</span><span class="p">;</span>
<a name="l-780"></a>  <span class="k">logic</span>               <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_OUT_REGS</span><span class="p">]</span>            <span class="n">out_pipe_valid_q</span><span class="p">;</span>
<a name="l-781"></a>  <span class="c1">// Ready signal is combinatorial for all stages</span>
<a name="l-782"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="no">NUM_OUT_REGS</span><span class="p">]</span> <span class="n">out_pipe_ready</span><span class="p">;</span>
<a name="l-783"></a>
<a name="l-784"></a>  <span class="c1">// Input stage: First element of pipeline is taken from inputs</span>
<a name="l-785"></a>  <span class="k">assign</span> <span class="n">out_pipe_result_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">result_d</span><span class="p">;</span>
<a name="l-786"></a>  <span class="k">assign</span> <span class="n">out_pipe_status_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">status_d</span><span class="p">;</span>
<a name="l-787"></a>  <span class="k">assign</span> <span class="n">out_pipe_tag_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">mid_pipe_tag_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-788"></a>  <span class="k">assign</span> <span class="n">out_pipe_aux_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>    <span class="o">=</span> <span class="n">mid_pipe_aux_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-789"></a>  <span class="k">assign</span> <span class="n">out_pipe_valid_q</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>  <span class="o">=</span> <span class="n">mid_pipe_valid_q</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">];</span>
<a name="l-790"></a>  <span class="c1">// Input stage: Propagate pipeline ready signal to inside pipe</span>
<a name="l-791"></a>  <span class="k">assign</span> <span class="n">mid_pipe_ready</span><span class="p">[</span><span class="no">NUM_MID_REGS</span><span class="p">]</span> <span class="o">=</span> <span class="n">out_pipe_ready</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<a name="l-792"></a>  <span class="c1">// Generate the register stages</span>
<a name="l-793"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="no">NUM_OUT_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_output_pipeline</span>
<a name="l-794"></a>    <span class="c1">// Internal register enable for this stage</span>
<a name="l-795"></a>    <span class="k">logic</span> <span class="n">reg_ena</span><span class="p">;</span>
<a name="l-796"></a>    <span class="c1">// Determine the ready signal of the current stage - advance the pipeline:</span>
<a name="l-797"></a>    <span class="c1">// 1. if the next stage is ready for our data</span>
<a name="l-798"></a>    <span class="c1">// 2. if the next stage only holds a bubble (not valid) -&gt; we can pop it</span>
<a name="l-799"></a>    <span class="k">assign</span> <span class="n">out_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">out_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">]</span> <span class="o">|</span> <span class="o">~</span><span class="n">out_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">];</span>
<a name="l-800"></a>    <span class="c1">// Valid: enabled by ready signal, synchronous clear with the flush signal</span>
<a name="l-801"></a>    <span class="no">`FFLARNC</span><span class="p">(</span><span class="n">out_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">out_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">out_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">flush_i</span><span class="p">,</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">,</span> <span class="n">clk_i</span><span class="p">,</span> <span class="n">rst_ni</span><span class="p">)</span>
<a name="l-802"></a>    <span class="c1">// Enable register if pipleine ready and a valid data item is present</span>
<a name="l-803"></a>    <span class="k">assign</span> <span class="n">reg_ena</span> <span class="o">=</span> <span class="n">out_pipe_ready</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">out_pipe_valid_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-804"></a>    <span class="c1">// Generate the pipeline registers within the stages, use enable-registers</span>
<a name="l-805"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">out_pipe_result_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">out_pipe_result_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-806"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">out_pipe_status_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span> <span class="n">out_pipe_status_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">reg_ena</span><span class="p">,</span> <span class="m">&#39;0</span><span class="p">)</span>
<a name="l-807"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">out_pipe_tag_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">out_pipe_tag_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="n">TagType</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">))</span>
<a name="l-808"></a>    <span class="no">`FFL</span><span class="p">(</span><span class="n">out_pipe_aux_q</span><span class="p">[</span><span class="n">i</span><span class="o">+</span><span class="mh">1</span><span class="p">],</span>    <span class="n">out_pipe_aux_q</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>    <span class="n">reg_ena</span><span class="p">,</span> <span class="n">AuxType</span><span class="sc">&#39;(&#39;</span><span class="mh">0</span><span class="p">))</span>
<a name="l-809"></a>  <span class="k">end</span>
<a name="l-810"></a>  <span class="c1">// Output stage: Ready travels backwards from output side, driven by downstream circuitry</span>
<a name="l-811"></a>  <span class="k">assign</span> <span class="n">out_pipe_ready</span><span class="p">[</span><span class="no">NUM_OUT_REGS</span><span class="p">]</span> <span class="o">=</span> <span class="n">out_ready_i</span><span class="p">;</span>
<a name="l-812"></a>  <span class="c1">// Output stage: assign module outputs</span>
<a name="l-813"></a>  <span class="k">assign</span> <span class="n">result_o</span>        <span class="o">=</span> <span class="n">out_pipe_result_q</span><span class="p">[</span><span class="no">NUM_OUT_REGS</span><span class="p">];</span>
<a name="l-814"></a>  <span class="k">assign</span> <span class="n">status_o</span>        <span class="o">=</span> <span class="n">out_pipe_status_q</span><span class="p">[</span><span class="no">NUM_OUT_REGS</span><span class="p">];</span>
<a name="l-815"></a>  <span class="k">assign</span> <span class="n">extension_bit_o</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// always NaN-Box result</span>
<a name="l-816"></a>  <span class="k">assign</span> <span class="n">tag_o</span>           <span class="o">=</span> <span class="n">out_pipe_tag_q</span><span class="p">[</span><span class="no">NUM_OUT_REGS</span><span class="p">];</span>
<a name="l-817"></a>  <span class="k">assign</span> <span class="n">aux_o</span>           <span class="o">=</span> <span class="n">out_pipe_aux_q</span><span class="p">[</span><span class="no">NUM_OUT_REGS</span><span class="p">];</span>
<a name="l-818"></a>  <span class="k">assign</span> <span class="n">out_valid_o</span>     <span class="o">=</span> <span class="n">out_pipe_valid_q</span><span class="p">[</span><span class="no">NUM_OUT_REGS</span><span class="p">];</span>
<a name="l-819"></a>  <span class="k">assign</span> <span class="n">busy_o</span>          <span class="o">=</span> <span class="p">(</span><span class="o">|</span> <span class="p">{</span><span class="n">inp_pipe_valid_q</span><span class="p">,</span> <span class="n">mid_pipe_valid_q</span><span class="p">,</span> <span class="n">out_pipe_valid_q</span><span class="p">});</span>
<a name="l-820"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>