// Seed: 2276719520
module module_0 (
    input  wire id_0,
    input  tri0 id_1
    , id_5,
    output tri0 id_2,
    output wire id_3
    , id_6
);
  always @(posedge id_6) begin
    while (id_0) begin
      id_6 <= (1) - id_6;
      id_5 = 1;
    end
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4
);
  wire id_6;
  module_0(
      id_3, id_0, id_2, id_2
  );
  assign id_2 = (1) < 1;
  wire id_7;
endmodule
