# read_write_collision_PUF

Summer research project at VLSI Design Institute, Yuquan Campus, Zhejiang University.  

This is a FPGA Implementation of read write collision (RWC) based SRAM PUF, based on the literature by Ihsan Cicek and Ahmad Al Khas:
[A new readâ€“write collision-based SRAM PUF implemented on Xilinx FPGAs](https://link.springer.com/article/10.1007/s13389-021-00281-8).
    
FPGA: Xilinx VC707

    Virtex-7 xc7vx485tffg1761-2

Data Transfer COM: Uart

    Baud Rate   	9600
    
    Parity Bit  	Even
    
    Stop Bit    	1
    
    Data Length 	8

This repository is still under development, function NOT fully tested.
