#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Apr 10 10:41:44 2014
# Process ID: 5112
# Log file: C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp/leon3mp.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-5112-MININT-VV401LP/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 736.895 ; gain = 435.879
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.543 . Memory (MB): peak = 739.824 ; gain = 2.848

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23e5e7858

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 761.688 ; gain = 21.863

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 172 cells.
Phase 2 Constant Propagation | Checksum: 26df7694a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 761.688 ; gain = 21.863

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1294 unconnected nets.
INFO: [Opt 31-11] Eliminated 16 unconnected cells.
Phase 3 Sweep | Checksum: 196a8d108

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 761.688 ; gain = 21.863
Ending Logic Optimization Task | Checksum: 196a8d108

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 761.688 ; gain = 21.863
Implement Debug Cores | Checksum: 2a832630c
Logic Optimization | Checksum: 2a832630c

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 196a8d108

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 764.129 ; gain = 2.441
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 1e0b680f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 891.496 ; gain = 129.809
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 891.496 ; gain = 154.602
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 891.496 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 891.496 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 13306ec1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 13306ec1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 13306ec1f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 223eed71a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[3]'  'jb[4]'  'jb[5]'  'jb[6]'  'jb[7]' 
WARNING: [Place 30-568] A LUT 'apb0/sLED_reg[15]_i_1' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[14] {LDCE}
	io0/sLED_reg[13] {LDCE}
	io0/sLED_reg[12] {LDCE}
	io0/sLED_reg[11] {LDCE}
	io0/sLED_reg[10] {LDCE}
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_11420_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[30] {LDCE}
	adderahb_if/hrdata_reg[29] {LDCE}
	adderahb_if/hrdata_reg[28] {LDCE}
	adderahb_if/hrdata_reg[27] {LDCE}
	adderahb_if/hrdata_reg[26] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 223eed71a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 223eed71a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d53fec73

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 29d069def

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 29d4ece99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 29d4ece99

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 237478712

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 237478712

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 237478712

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 237478712

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1738c19e5

Time (s): cpu = 00:01:59 ; elapsed = 00:01:28 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1738c19e5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:28 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2e0dd22eb

Time (s): cpu = 00:02:11 ; elapsed = 00:01:36 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 205b0730f

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2d005e82b

Time (s): cpu = 00:02:16 ; elapsed = 00:01:38 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1896e7102

Time (s): cpu = 00:02:29 ; elapsed = 00:01:52 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1896e7102

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1896e7102

Time (s): cpu = 00:02:31 ; elapsed = 00:01:54 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 896d3a4a

Time (s): cpu = 00:02:31 ; elapsed = 00:01:54 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: e9b8ed88

Time (s): cpu = 00:02:41 ; elapsed = 00:02:00 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: e9b8ed88

Time (s): cpu = 00:02:41 ; elapsed = 00:02:00 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: e9b8ed88

Time (s): cpu = 00:02:42 ; elapsed = 00:02:00 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: e9b8ed88

Time (s): cpu = 00:02:42 ; elapsed = 00:02:00 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 125374cf4

Time (s): cpu = 00:02:49 ; elapsed = 00:02:05 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 125374cf4

Time (s): cpu = 00:02:50 ; elapsed = 00:02:05 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 125374cf4

Time (s): cpu = 00:02:50 ; elapsed = 00:02:05 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.846  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 125374cf4

Time (s): cpu = 00:03:03 ; elapsed = 00:02:13 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 125374cf4

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 891.496 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1c874ab9c

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 891.496 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c874ab9c

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 891.496 ; gain = 0.000
Ending Placer Task | Checksum: 111b4a43d

Time (s): cpu = 00:00:00 ; elapsed = 00:02:14 . Memory (MB): peak = 891.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:02:15 . Memory (MB): peak = 891.496 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 891.496 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 891.496 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 891.496 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 177bbebc4

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1029.648 ; gain = 138.152
Phase 1 Build RT Design | Checksum: 3f520338

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1029.648 ; gain = 138.152

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3f520338

Time (s): cpu = 00:01:56 ; elapsed = 00:00:52 . Memory (MB): peak = 1029.648 ; gain = 138.152

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 3f520338

Time (s): cpu = 00:01:57 ; elapsed = 00:00:52 . Memory (MB): peak = 1031.344 ; gain = 139.848

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: aa2d167a

Time (s): cpu = 00:01:58 ; elapsed = 00:00:53 . Memory (MB): peak = 1051.539 ; gain = 160.043

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 15a58a7fa

Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 1051.539 ; gain = 160.043

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 15a58a7fa

Time (s): cpu = 00:02:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1057.699 ; gain = 166.203
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 15a58a7fa

Time (s): cpu = 00:02:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1057.699 ; gain = 166.203
Phase 2.5 Update Timing | Checksum: 15a58a7fa

Time (s): cpu = 00:02:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1057.699 ; gain = 166.203
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.48  | TNS=-29.4  | WHS=-1.55  | THS=-1.57e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 15a58a7fa

Time (s): cpu = 00:02:30 ; elapsed = 00:01:15 . Memory (MB): peak = 1058.613 ; gain = 167.117
Phase 2 Router Initialization | Checksum: 15a58a7fa

Time (s): cpu = 00:02:30 ; elapsed = 00:01:15 . Memory (MB): peak = 1058.613 ; gain = 167.117

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ac64d95c

Time (s): cpu = 00:02:54 ; elapsed = 00:01:28 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2752
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 11d456e50

Time (s): cpu = 00:03:27 ; elapsed = 00:01:50 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 11d456e50

Time (s): cpu = 00:03:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.72  | TNS=-33.4  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 7d1ba29b

Time (s): cpu = 00:03:32 ; elapsed = 00:01:53 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 9869f89b

Time (s): cpu = 00:03:32 ; elapsed = 00:01:53 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 9869f89b

Time (s): cpu = 00:03:34 ; elapsed = 00:01:54 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 4.1.4 GlobIterForTiming | Checksum: 916dbd79

Time (s): cpu = 00:03:34 ; elapsed = 00:01:55 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 4.1 Global Iteration 0 | Checksum: 916dbd79

Time (s): cpu = 00:03:34 ; elapsed = 00:01:55 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 5812dc56

Time (s): cpu = 00:03:35 ; elapsed = 00:01:56 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 5812dc56

Time (s): cpu = 00:03:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.61  | TNS=-28.5  | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 5812dc56

Time (s): cpu = 00:03:36 ; elapsed = 00:01:57 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.2.4 GlobIterForTiming

Phase 4.2.4.1 Update Timing
Phase 4.2.4.1 Update Timing | Checksum: 16a2fc7ca

Time (s): cpu = 00:03:37 ; elapsed = 00:01:57 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.2.4.2 Fast Budgeting
Phase 4.2.4.2 Fast Budgeting | Checksum: 16a2fc7ca

Time (s): cpu = 00:03:38 ; elapsed = 00:01:59 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 4.2.4 GlobIterForTiming | Checksum: 1417d0e4f

Time (s): cpu = 00:03:39 ; elapsed = 00:01:59 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 4.2 Global Iteration 1 | Checksum: 1417d0e4f

Time (s): cpu = 00:03:39 ; elapsed = 00:01:59 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.3.1 Remove Overlaps | Checksum: f61b15a6

Time (s): cpu = 00:03:40 ; elapsed = 00:02:00 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: f61b15a6

Time (s): cpu = 00:03:40 ; elapsed = 00:02:01 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.61  | TNS=-28.5  | WHS=N/A    | THS=N/A    |


Phase 4.3.3 collectNewHoldAndFix
Phase 4.3.3 collectNewHoldAndFix | Checksum: f61b15a6

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 4.3 Global Iteration 2 | Checksum: f61b15a6

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 4 Rip-up And Reroute | Checksum: f61b15a6

Time (s): cpu = 00:03:41 ; elapsed = 00:02:01 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: f61b15a6

Time (s): cpu = 00:03:43 ; elapsed = 00:02:03 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.61  | TNS=-28.5  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 3f88b2f3

Time (s): cpu = 00:03:44 ; elapsed = 00:02:03 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3f88b2f3

Time (s): cpu = 00:03:48 ; elapsed = 00:02:06 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.61  | TNS=-27.8  | WHS=0.03   | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 3f88b2f3

Time (s): cpu = 00:03:48 ; elapsed = 00:02:06 . Memory (MB): peak = 1062.313 ; gain = 170.816
Phase 6 Post Hold Fix | Checksum: 3f88b2f3

Time (s): cpu = 00:03:48 ; elapsed = 00:02:06 . Memory (MB): peak = 1062.313 ; gain = 170.816

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.76302 %
  Global Horizontal Routing Utilization  = 5.88441 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X7Y66 -> INT_R_X7Y66
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 3f88b2f3

Time (s): cpu = 00:03:48 ; elapsed = 00:02:06 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 7ed4d0c8

Time (s): cpu = 00:03:52 ; elapsed = 00:02:10 . Memory (MB): peak = 1062.313 ; gain = 170.816

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.602 | TNS=-27.619| WHS=0.032  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 7ed4d0c8

Time (s): cpu = 00:04:12 ; elapsed = 00:02:21 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 7ed4d0c8

Time (s): cpu = 00:00:00 ; elapsed = 00:02:21 . Memory (MB): peak = 1062.313 ; gain = 170.816

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:02:21 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:19 ; elapsed = 00:02:26 . Memory (MB): peak = 1062.313 ; gain = 170.816
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/CHALMERS/DAT096/softcore/Daniel GRLIB/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1062.313 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1062.313 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1062.313 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.313 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.313 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 10 10:49:13 2014...
