|Lab3
MHz50Clk => MHz50Clk.IN2
A => A.IN1
B => B.IN1
s0 => s0.IN1
s1 => s1.IN1
ldac << DAC:DAC.port2
dIn << DAC:DAC.port3
serialClock << serialClock.DB_MAX_OUTPUT_PORT_TYPE
syncDAC << syncDAC.DB_MAX_OUTPUT_PORT_TYPE
syncNCO << syncNCO.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|switches:switches
s0 => always0.IN0
s0 => validS0.DATAB
s1 => always0.IN1
s1 => validS1.DATAB
validS0 <= validS0.DB_MAX_OUTPUT_PORT_TYPE
validS1 <= validS1.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|clock:clock
motorSpeedReset <= motorSpeedReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
serialClock => faEnable~reg0.CLK
serialClock => countFaEnable[0].CLK
serialClock => countFaEnable[1].CLK
serialClock => countFaEnable[2].CLK
serialClock => countFaEnable[3].CLK
serialClock => countFaEnable[4].CLK
serialClock => countFaEnable[5].CLK
serialClock => countFaEnable[6].CLK
serialClock => countFaEnable[7].CLK
serialClock => countFaEnable[8].CLK
serialClock => countFaEnable[9].CLK
serialClock => countFaEnable[10].CLK
serialClock => countFaEnable[11].CLK
serialClock => countFaEnable[12].CLK
serialClock => countFaEnable[13].CLK
serialClock => countFaEnable[14].CLK
serialClock => countFaEnable[15].CLK
serialClock => countFaEnable[16].CLK
serialClock => countFaEnable[17].CLK
serialClock => countFaEnable[18].CLK
serialClock => countFaEnable[19].CLK
serialClock => countFaEnable[20].CLK
serialClock => countFaEnable[21].CLK
serialClock => countFaEnable[22].CLK
serialClock => countFaEnable[23].CLK
serialClock => countFaEnable[24].CLK
serialClock => countFaEnable[25].CLK
serialClock => countFaEnable[26].CLK
serialClock => countFaEnable[27].CLK
serialClock => countFaEnable[28].CLK
serialClock => countFaEnable[29].CLK
serialClock => countFaEnable[30].CLK
serialClock => countFaEnable[31].CLK
serialClock => syncDACold.CLK
serialClock => syncNCO~reg0.CLK
serialClock => syncDAC~reg0.CLK
serialClock => countSyncDAC[0].CLK
serialClock => countSyncDAC[1].CLK
serialClock => countSyncDAC[2].CLK
serialClock => countSyncDAC[3].CLK
serialClock => countSyncDAC[4].CLK
serialClock => countSyncDAC[5].CLK
serialClock => countSyncDAC[6].CLK
serialClock => countSyncDAC[7].CLK
serialClock => countSyncDAC[8].CLK
serialClock => countSyncDAC[9].CLK
serialClock => countSyncDAC[10].CLK
serialClock => countSyncDAC[11].CLK
serialClock => countSyncDAC[12].CLK
serialClock => countSyncDAC[13].CLK
serialClock => countSyncDAC[14].CLK
serialClock => countSyncDAC[15].CLK
serialClock => countSyncDAC[16].CLK
serialClock => countSyncDAC[17].CLK
serialClock => countSyncDAC[18].CLK
serialClock => countSyncDAC[19].CLK
serialClock => countSyncDAC[20].CLK
serialClock => countSyncDAC[21].CLK
serialClock => countSyncDAC[22].CLK
serialClock => countSyncDAC[23].CLK
serialClock => countSyncDAC[24].CLK
serialClock => countSyncDAC[25].CLK
serialClock => countSyncDAC[26].CLK
serialClock => countSyncDAC[27].CLK
serialClock => countSyncDAC[28].CLK
serialClock => countSyncDAC[29].CLK
serialClock => countSyncDAC[30].CLK
serialClock => countSyncDAC[31].CLK
serialClock => motorSpeedReset~reg0.CLK
serialClock => countMotorSpeedReset[0].CLK
serialClock => countMotorSpeedReset[1].CLK
serialClock => countMotorSpeedReset[2].CLK
serialClock => countMotorSpeedReset[3].CLK
serialClock => countMotorSpeedReset[4].CLK
serialClock => countMotorSpeedReset[5].CLK
serialClock => countMotorSpeedReset[6].CLK
serialClock => countMotorSpeedReset[7].CLK
serialClock => countMotorSpeedReset[8].CLK
serialClock => countMotorSpeedReset[9].CLK
serialClock => countMotorSpeedReset[10].CLK
serialClock => countMotorSpeedReset[11].CLK
serialClock => countMotorSpeedReset[12].CLK
serialClock => countMotorSpeedReset[13].CLK
serialClock => countMotorSpeedReset[14].CLK
serialClock => countMotorSpeedReset[15].CLK
serialClock => countMotorSpeedReset[16].CLK
serialClock => countMotorSpeedReset[17].CLK
serialClock => countMotorSpeedReset[18].CLK
serialClock => countMotorSpeedReset[19].CLK
serialClock => countMotorSpeedReset[20].CLK
serialClock => countMotorSpeedReset[21].CLK
serialClock => countMotorSpeedReset[22].CLK
serialClock => countMotorSpeedReset[23].CLK
serialClock => countMotorSpeedReset[24].CLK
serialClock => countMotorSpeedReset[25].CLK
serialClock => countMotorSpeedReset[26].CLK
serialClock => countMotorSpeedReset[27].CLK
serialClock => countMotorSpeedReset[28].CLK
serialClock => countMotorSpeedReset[29].CLK
serialClock => countMotorSpeedReset[30].CLK
serialClock => countMotorSpeedReset[31].CLK
syncDAC <= syncDAC~reg0.DB_MAX_OUTPUT_PORT_TYPE
syncNCO <= syncNCO~reg0.DB_MAX_OUTPUT_PORT_TYPE
faEnable <= faEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|fCounter:fCounter
validS0 => fCount[2]~reg0.ENA
validS0 => fCount[1]~reg0.ENA
validS0 => fCount[0]~reg0.ENA
validS0 => fCount[3]~reg0.ENA
validS0 => fCount[4]~reg0.ENA
validS0 => fCount[5]~reg0.ENA
validS0 => fCount[6]~reg0.ENA
validS0 => fCount[7]~reg0.ENA
validS0 => fCount[8]~reg0.ENA
validS0 => fCount[9]~reg0.ENA
validS0 => fCount[10]~reg0.ENA
validS0 => fCount[11]~reg0.ENA
validS0 => fCount[12]~reg0.ENA
validS0 => fCount[13]~reg0.ENA
validS0 => fCount[14]~reg0.ENA
validS0 => fCount[15]~reg0.ENA
validS1 => ~NO_FANOUT~
motorspeed[0] => LessThan2.IN16
motorspeed[0] => LessThan3.IN16
motorspeed[1] => LessThan2.IN15
motorspeed[1] => LessThan3.IN15
motorspeed[2] => LessThan2.IN14
motorspeed[2] => LessThan3.IN14
motorspeed[3] => LessThan2.IN13
motorspeed[3] => LessThan3.IN13
motorspeed[4] => LessThan2.IN12
motorspeed[4] => LessThan3.IN12
motorspeed[5] => LessThan2.IN11
motorspeed[5] => LessThan3.IN11
motorspeed[6] => LessThan2.IN10
motorspeed[6] => LessThan3.IN10
motorspeed[7] => LessThan2.IN9
motorspeed[7] => LessThan3.IN9
faEnable => fCount[0]~reg0.CLK
faEnable => fCount[1]~reg0.CLK
faEnable => fCount[2]~reg0.CLK
faEnable => fCount[3]~reg0.CLK
faEnable => fCount[4]~reg0.CLK
faEnable => fCount[5]~reg0.CLK
faEnable => fCount[6]~reg0.CLK
faEnable => fCount[7]~reg0.CLK
faEnable => fCount[8]~reg0.CLK
faEnable => fCount[9]~reg0.CLK
faEnable => fCount[10]~reg0.CLK
faEnable => fCount[11]~reg0.CLK
faEnable => fCount[12]~reg0.CLK
faEnable => fCount[13]~reg0.CLK
faEnable => fCount[14]~reg0.CLK
faEnable => fCount[15]~reg0.CLK
fCount[0] <= fCount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[1] <= fCount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[2] <= fCount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[3] <= fCount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[4] <= fCount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[5] <= fCount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[6] <= fCount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[7] <= fCount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[8] <= fCount[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[9] <= fCount[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[10] <= fCount[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[11] <= fCount[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[12] <= fCount[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[13] <= fCount[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[14] <= fCount[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fCount[15] <= fCount[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|aCounter:aCounter
validS0 => ~NO_FANOUT~
validS1 => aCount[1]~reg0.ENA
validS1 => aCount[0]~reg0.ENA
validS1 => aCount[2]~reg0.ENA
validS1 => aCount[3]~reg0.ENA
validS1 => aCount[4]~reg0.ENA
validS1 => aCount[5]~reg0.ENA
validS1 => aCount[6]~reg0.ENA
validS1 => aCount[7]~reg0.ENA
motorspeed[0] => LessThan2.IN16
motorspeed[1] => LessThan2.IN15
motorspeed[2] => LessThan2.IN14
motorspeed[3] => LessThan2.IN13
motorspeed[4] => LessThan2.IN12
motorspeed[5] => LessThan2.IN11
motorspeed[6] => LessThan2.IN10
motorspeed[7] => always0.IN1
motorspeed[7] => LessThan2.IN9
faEnable => aCount[0]~reg0.CLK
faEnable => aCount[1]~reg0.CLK
faEnable => aCount[2]~reg0.CLK
faEnable => aCount[3]~reg0.CLK
faEnable => aCount[4]~reg0.CLK
faEnable => aCount[5]~reg0.CLK
faEnable => aCount[6]~reg0.CLK
faEnable => aCount[7]~reg0.CLK
aCount[0] <= aCount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[1] <= aCount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[2] <= aCount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[3] <= aCount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[4] <= aCount[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[5] <= aCount[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[6] <= aCount[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aCount[7] <= aCount[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
clk => clk.IN1
reset_n => reset_n.IN1
clken => clken.IN1
fsin_o[0] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[1] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[2] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[3] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[4] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[5] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[6] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[7] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[8] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[9] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[10] <= NCO_st:NCO_st_inst.fsin_o
fsin_o[11] <= NCO_st:NCO_st_inst.fsin_o
out_valid <= NCO_st:NCO_st_inst.out_valid


|Lab3|NCO:NCO|NCO_st:NCO_st_inst
clk => clk.IN10
reset_n => reset.IN7
clken => clken.IN10
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
phi_inc_i[12] => phi_inc_i_w[12].IN1
phi_inc_i[13] => phi_inc_i_w[13].IN1
phi_inc_i[14] => phi_inc_i_w[14].IN1
phi_inc_i[15] => phi_inc_i_w[15].IN1
phi_inc_i[16] => phi_inc_i_w[16].IN1
phi_inc_i[17] => phi_inc_i_w[17].IN1
phi_inc_i[18] => phi_inc_i_w[18].IN1
phi_inc_i[19] => phi_inc_i_w[19].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_j3i:auto_generated.dataa[0]
dataa[1] => add_sub_j3i:auto_generated.dataa[1]
dataa[2] => add_sub_j3i:auto_generated.dataa[2]
dataa[3] => add_sub_j3i:auto_generated.dataa[3]
dataa[4] => add_sub_j3i:auto_generated.dataa[4]
dataa[5] => add_sub_j3i:auto_generated.dataa[5]
dataa[6] => add_sub_j3i:auto_generated.dataa[6]
dataa[7] => add_sub_j3i:auto_generated.dataa[7]
dataa[8] => add_sub_j3i:auto_generated.dataa[8]
dataa[9] => add_sub_j3i:auto_generated.dataa[9]
dataa[10] => add_sub_j3i:auto_generated.dataa[10]
dataa[11] => add_sub_j3i:auto_generated.dataa[11]
dataa[12] => add_sub_j3i:auto_generated.dataa[12]
dataa[13] => add_sub_j3i:auto_generated.dataa[13]
dataa[14] => add_sub_j3i:auto_generated.dataa[14]
dataa[15] => add_sub_j3i:auto_generated.dataa[15]
dataa[16] => add_sub_j3i:auto_generated.dataa[16]
dataa[17] => add_sub_j3i:auto_generated.dataa[17]
dataa[18] => add_sub_j3i:auto_generated.dataa[18]
dataa[19] => add_sub_j3i:auto_generated.dataa[19]
datab[0] => add_sub_j3i:auto_generated.datab[0]
datab[1] => add_sub_j3i:auto_generated.datab[1]
datab[2] => add_sub_j3i:auto_generated.datab[2]
datab[3] => add_sub_j3i:auto_generated.datab[3]
datab[4] => add_sub_j3i:auto_generated.datab[4]
datab[5] => add_sub_j3i:auto_generated.datab[5]
datab[6] => add_sub_j3i:auto_generated.datab[6]
datab[7] => add_sub_j3i:auto_generated.datab[7]
datab[8] => add_sub_j3i:auto_generated.datab[8]
datab[9] => add_sub_j3i:auto_generated.datab[9]
datab[10] => add_sub_j3i:auto_generated.datab[10]
datab[11] => add_sub_j3i:auto_generated.datab[11]
datab[12] => add_sub_j3i:auto_generated.datab[12]
datab[13] => add_sub_j3i:auto_generated.datab[13]
datab[14] => add_sub_j3i:auto_generated.datab[14]
datab[15] => add_sub_j3i:auto_generated.datab[15]
datab[16] => add_sub_j3i:auto_generated.datab[16]
datab[17] => add_sub_j3i:auto_generated.datab[17]
datab[18] => add_sub_j3i:auto_generated.datab[18]
datab[19] => add_sub_j3i:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_j3i:auto_generated.clock
aclr => add_sub_j3i:auto_generated.aclr
clken => add_sub_j3i:auto_generated.clken
result[0] <= add_sub_j3i:auto_generated.result[0]
result[1] <= add_sub_j3i:auto_generated.result[1]
result[2] <= add_sub_j3i:auto_generated.result[2]
result[3] <= add_sub_j3i:auto_generated.result[3]
result[4] <= add_sub_j3i:auto_generated.result[4]
result[5] <= add_sub_j3i:auto_generated.result[5]
result[6] <= add_sub_j3i:auto_generated.result[6]
result[7] <= add_sub_j3i:auto_generated.result[7]
result[8] <= add_sub_j3i:auto_generated.result[8]
result[9] <= add_sub_j3i:auto_generated.result[9]
result[10] <= add_sub_j3i:auto_generated.result[10]
result[11] <= add_sub_j3i:auto_generated.result[11]
result[12] <= add_sub_j3i:auto_generated.result[12]
result[13] <= add_sub_j3i:auto_generated.result[13]
result[14] <= add_sub_j3i:auto_generated.result[14]
result[15] <= add_sub_j3i:auto_generated.result[15]
result[16] <= add_sub_j3i:auto_generated.result[16]
result[17] <= add_sub_j3i:auto_generated.result[17]
result[18] <= add_sub_j3i:auto_generated.result[18]
result[19] <= add_sub_j3i:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated
aclr => pipeline_dffe[19].IN0
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => op_1.IN39
datab[1] => op_1.IN37
datab[2] => op_1.IN35
datab[3] => op_1.IN33
datab[4] => op_1.IN31
datab[5] => op_1.IN29
datab[6] => op_1.IN27
datab[7] => op_1.IN25
datab[8] => op_1.IN23
datab[9] => op_1.IN21
datab[10] => op_1.IN19
datab[11] => op_1.IN17
datab[12] => op_1.IN15
datab[13] => op_1.IN13
datab[14] => op_1.IN11
datab[15] => op_1.IN9
datab[16] => op_1.IN7
datab[17] => op_1.IN5
datab[18] => op_1.IN3
datab[19] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
dxxpdi[17] => phi_dither_in_w[17].IN1
dxxpdi[18] => phi_dither_in_w[18].IN1
dxxpdi[19] => phi_dither_in_w[19].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN16
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_gsh:auto_generated.dataa[0]
dataa[1] => add_sub_gsh:auto_generated.dataa[1]
dataa[2] => add_sub_gsh:auto_generated.dataa[2]
dataa[3] => add_sub_gsh:auto_generated.dataa[3]
dataa[4] => add_sub_gsh:auto_generated.dataa[4]
dataa[5] => add_sub_gsh:auto_generated.dataa[5]
dataa[6] => add_sub_gsh:auto_generated.dataa[6]
dataa[7] => add_sub_gsh:auto_generated.dataa[7]
dataa[8] => add_sub_gsh:auto_generated.dataa[8]
dataa[9] => add_sub_gsh:auto_generated.dataa[9]
dataa[10] => add_sub_gsh:auto_generated.dataa[10]
dataa[11] => add_sub_gsh:auto_generated.dataa[11]
dataa[12] => add_sub_gsh:auto_generated.dataa[12]
dataa[13] => add_sub_gsh:auto_generated.dataa[13]
dataa[14] => add_sub_gsh:auto_generated.dataa[14]
dataa[15] => add_sub_gsh:auto_generated.dataa[15]
dataa[16] => add_sub_gsh:auto_generated.dataa[16]
dataa[17] => add_sub_gsh:auto_generated.dataa[17]
dataa[18] => add_sub_gsh:auto_generated.dataa[18]
dataa[19] => add_sub_gsh:auto_generated.dataa[19]
datab[0] => add_sub_gsh:auto_generated.datab[0]
datab[1] => add_sub_gsh:auto_generated.datab[1]
datab[2] => add_sub_gsh:auto_generated.datab[2]
datab[3] => add_sub_gsh:auto_generated.datab[3]
datab[4] => add_sub_gsh:auto_generated.datab[4]
datab[5] => add_sub_gsh:auto_generated.datab[5]
datab[6] => add_sub_gsh:auto_generated.datab[6]
datab[7] => add_sub_gsh:auto_generated.datab[7]
datab[8] => add_sub_gsh:auto_generated.datab[8]
datab[9] => add_sub_gsh:auto_generated.datab[9]
datab[10] => add_sub_gsh:auto_generated.datab[10]
datab[11] => add_sub_gsh:auto_generated.datab[11]
datab[12] => add_sub_gsh:auto_generated.datab[12]
datab[13] => add_sub_gsh:auto_generated.datab[13]
datab[14] => add_sub_gsh:auto_generated.datab[14]
datab[15] => add_sub_gsh:auto_generated.datab[15]
datab[16] => add_sub_gsh:auto_generated.datab[16]
datab[17] => add_sub_gsh:auto_generated.datab[17]
datab[18] => add_sub_gsh:auto_generated.datab[18]
datab[19] => add_sub_gsh:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_gsh:auto_generated.clock
aclr => add_sub_gsh:auto_generated.aclr
clken => add_sub_gsh:auto_generated.clken
result[0] <= add_sub_gsh:auto_generated.result[0]
result[1] <= add_sub_gsh:auto_generated.result[1]
result[2] <= add_sub_gsh:auto_generated.result[2]
result[3] <= add_sub_gsh:auto_generated.result[3]
result[4] <= add_sub_gsh:auto_generated.result[4]
result[5] <= add_sub_gsh:auto_generated.result[5]
result[6] <= add_sub_gsh:auto_generated.result[6]
result[7] <= add_sub_gsh:auto_generated.result[7]
result[8] <= add_sub_gsh:auto_generated.result[8]
result[9] <= add_sub_gsh:auto_generated.result[9]
result[10] <= add_sub_gsh:auto_generated.result[10]
result[11] <= add_sub_gsh:auto_generated.result[11]
result[12] <= add_sub_gsh:auto_generated.result[12]
result[13] <= add_sub_gsh:auto_generated.result[13]
result[14] <= add_sub_gsh:auto_generated.result[14]
result[15] <= add_sub_gsh:auto_generated.result[15]
result[16] <= add_sub_gsh:auto_generated.result[16]
result[17] <= add_sub_gsh:auto_generated.result[17]
result[18] <= add_sub_gsh:auto_generated.result[18]
result[19] <= add_sub_gsh:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated
aclr => pipeline_dffe[19].IN0
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => op_1.IN39
datab[1] => op_1.IN37
datab[2] => op_1.IN35
datab[3] => op_1.IN33
datab[4] => op_1.IN31
datab[5] => op_1.IN29
datab[6] => op_1.IN27
datab[7] => op_1.IN25
datab[8] => op_1.IN23
datab[9] => op_1.IN21
datab[10] => op_1.IN19
datab[11] => op_1.IN17
datab[12] => op_1.IN15
datab[13] => op_1.IN13
datab[14] => op_1.IN11
datab[15] => op_1.IN9
datab[16] => op_1.IN7
datab[17] => op_1.IN5
datab[18] => op_1.IN3
datab[19] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219
pcc_w[0] => pcc_d[0].DATAIN
pcc_w[1] => pcc_d[1].DATAIN
pcc_w[2] => pcc_d[2].DATAIN
pcc_w[3] => pcc_d[3].DATAIN
pcc_w[4] => pcc_d[4].DATAIN
pcc_w[5] => pcc_d[5].DATAIN
pcc_w[6] => pcc_d[6].DATAIN
pcc_w[7] => pcc_d[7].DATAIN
pcc_w[8] => pcc_d[8].DATAIN
pcc_w[9] => pcc_d[9].DATAIN
pcc_w[10] => pcc_d[10].DATAIN
pcc_w[11] => pcc_d[11].DATAIN
pcc_w[12] => pcc_d[12].DATAIN
pcc_w[13] => pcc_d[13].DATAIN
pcc_w[14] => pcc_d[14].DATAIN
pcc_w[15] => pcc_d[15].DATAIN
pcc_w[16] => pcc_d[16].DATAIN
pcc_w[17] => pcc_d[17].DATAIN
pcc_w[18] => pcc_d[18].DATAIN
pcc_w[19] => pcc_d[19].DATAIN
pcc_d[0] <= pcc_w[0].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[1].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[2].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[3].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[4].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[5].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[6].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[7].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[8].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[9].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[10].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[20] <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_f[6]~reg0.CLK
clk => rom_add_f[7]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cc_temp[6].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
clk => rom_add_cs[6]~reg0.CLK
reset => rom_add_f[0]~reg0.ACLR
reset => rom_add_f[1]~reg0.ACLR
reset => rom_add_f[2]~reg0.ACLR
reset => rom_add_f[3]~reg0.ACLR
reset => rom_add_f[4]~reg0.ACLR
reset => rom_add_f[5]~reg0.ACLR
reset => rom_add_f[6]~reg0.ACLR
reset => rom_add_f[7]~reg0.ACLR
reset => rom_add_cc_temp[0].ACLR
reset => rom_add_cc_temp[1].ACLR
reset => rom_add_cc_temp[2].ACLR
reset => rom_add_cc_temp[3].ACLR
reset => rom_add_cc_temp[4].ACLR
reset => rom_add_cc_temp[5].ACLR
reset => rom_add_cc_temp[6].ACLR
reset => rom_add_cs[0]~reg0.ACLR
reset => rom_add_cs[1]~reg0.ACLR
reset => rom_add_cs[2]~reg0.ACLR
reset => rom_add_cs[3]~reg0.ACLR
reset => rom_add_cs[4]~reg0.ACLR
reset => rom_add_cs[5]~reg0.ACLR
reset => rom_add_cs[6]~reg0.ACLR
clken => rom_add_f[0]~reg0.ENA
clken => rom_add_cs[6]~reg0.ENA
clken => rom_add_cs[5]~reg0.ENA
clken => rom_add_cs[4]~reg0.ENA
clken => rom_add_cs[3]~reg0.ENA
clken => rom_add_cs[2]~reg0.ENA
clken => rom_add_cs[1]~reg0.ENA
clken => rom_add_cs[0]~reg0.ENA
clken => rom_add_cc_temp[6].ENA
clken => rom_add_cc_temp[5].ENA
clken => rom_add_cc_temp[4].ENA
clken => rom_add_cc_temp[3].ENA
clken => rom_add_cc_temp[2].ENA
clken => rom_add_cc_temp[1].ENA
clken => rom_add_cc_temp[0].ENA
clken => rom_add_f[7]~reg0.ENA
clken => rom_add_f[6]~reg0.ENA
clken => rom_add_f[5]~reg0.ENA
clken => rom_add_f[4]~reg0.ENA
clken => rom_add_f[3]~reg0.ENA
clken => rom_add_f[2]~reg0.ENA
clken => rom_add_f[1]~reg0.ENA
phi_acc_w[0] => rom_add_f[0]~reg0.DATAIN
phi_acc_w[1] => rom_add_f[1]~reg0.DATAIN
phi_acc_w[2] => rom_add_f[2]~reg0.DATAIN
phi_acc_w[3] => rom_add_f[3]~reg0.DATAIN
phi_acc_w[4] => rom_add_f[4]~reg0.DATAIN
phi_acc_w[5] => rom_add_f[5]~reg0.DATAIN
phi_acc_w[6] => rom_add_f[6]~reg0.DATAIN
phi_acc_w[7] => rom_add_f[7]~reg0.DATAIN
phi_acc_w[8] => Add0.IN16
phi_acc_w[8] => rom_add_cs[0]~reg0.DATAIN
phi_acc_w[9] => Add0.IN15
phi_acc_w[9] => rom_add_cs[1]~reg0.DATAIN
phi_acc_w[10] => Add0.IN14
phi_acc_w[10] => rom_add_cs[2]~reg0.DATAIN
phi_acc_w[11] => Add0.IN13
phi_acc_w[11] => rom_add_cs[3]~reg0.DATAIN
phi_acc_w[12] => Add0.IN12
phi_acc_w[12] => rom_add_cs[4]~reg0.DATAIN
phi_acc_w[13] => Add0.IN11
phi_acc_w[13] => rom_add_cs[5]~reg0.DATAIN
phi_acc_w[14] => Add0.IN10
phi_acc_w[14] => rom_add_cs[6]~reg0.DATAIN
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[6] <= rom_add_cs[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[6] <= rom_add_cc_temp[6].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[6] <= rom_add_f[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[7] <= rom_add_f[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_a[6] => raxx_a[6].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
raxx_b[6] => raxx_b[6].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d772:auto_generated.data_a[0]
data_a[1] => altsyncram_d772:auto_generated.data_a[1]
data_a[2] => altsyncram_d772:auto_generated.data_a[2]
data_a[3] => altsyncram_d772:auto_generated.data_a[3]
data_a[4] => altsyncram_d772:auto_generated.data_a[4]
data_a[5] => altsyncram_d772:auto_generated.data_a[5]
data_a[6] => altsyncram_d772:auto_generated.data_a[6]
data_a[7] => altsyncram_d772:auto_generated.data_a[7]
data_a[8] => altsyncram_d772:auto_generated.data_a[8]
data_a[9] => altsyncram_d772:auto_generated.data_a[9]
data_a[10] => altsyncram_d772:auto_generated.data_a[10]
data_a[11] => altsyncram_d772:auto_generated.data_a[11]
data_b[0] => altsyncram_d772:auto_generated.data_b[0]
data_b[1] => altsyncram_d772:auto_generated.data_b[1]
data_b[2] => altsyncram_d772:auto_generated.data_b[2]
data_b[3] => altsyncram_d772:auto_generated.data_b[3]
data_b[4] => altsyncram_d772:auto_generated.data_b[4]
data_b[5] => altsyncram_d772:auto_generated.data_b[5]
data_b[6] => altsyncram_d772:auto_generated.data_b[6]
data_b[7] => altsyncram_d772:auto_generated.data_b[7]
data_b[8] => altsyncram_d772:auto_generated.data_b[8]
data_b[9] => altsyncram_d772:auto_generated.data_b[9]
data_b[10] => altsyncram_d772:auto_generated.data_b[10]
data_b[11] => altsyncram_d772:auto_generated.data_b[11]
address_a[0] => altsyncram_d772:auto_generated.address_a[0]
address_a[1] => altsyncram_d772:auto_generated.address_a[1]
address_a[2] => altsyncram_d772:auto_generated.address_a[2]
address_a[3] => altsyncram_d772:auto_generated.address_a[3]
address_a[4] => altsyncram_d772:auto_generated.address_a[4]
address_a[5] => altsyncram_d772:auto_generated.address_a[5]
address_a[6] => altsyncram_d772:auto_generated.address_a[6]
address_b[0] => altsyncram_d772:auto_generated.address_b[0]
address_b[1] => altsyncram_d772:auto_generated.address_b[1]
address_b[2] => altsyncram_d772:auto_generated.address_b[2]
address_b[3] => altsyncram_d772:auto_generated.address_b[3]
address_b[4] => altsyncram_d772:auto_generated.address_b[4]
address_b[5] => altsyncram_d772:auto_generated.address_b[5]
address_b[6] => altsyncram_d772:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d772:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_d772:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d772:auto_generated.q_a[0]
q_a[1] <= altsyncram_d772:auto_generated.q_a[1]
q_a[2] <= altsyncram_d772:auto_generated.q_a[2]
q_a[3] <= altsyncram_d772:auto_generated.q_a[3]
q_a[4] <= altsyncram_d772:auto_generated.q_a[4]
q_a[5] <= altsyncram_d772:auto_generated.q_a[5]
q_a[6] <= altsyncram_d772:auto_generated.q_a[6]
q_a[7] <= altsyncram_d772:auto_generated.q_a[7]
q_a[8] <= altsyncram_d772:auto_generated.q_a[8]
q_a[9] <= altsyncram_d772:auto_generated.q_a[9]
q_a[10] <= altsyncram_d772:auto_generated.q_a[10]
q_a[11] <= altsyncram_d772:auto_generated.q_a[11]
q_b[0] <= altsyncram_d772:auto_generated.q_b[0]
q_b[1] <= altsyncram_d772:auto_generated.q_b[1]
q_b[2] <= altsyncram_d772:auto_generated.q_b[2]
q_b[3] <= altsyncram_d772:auto_generated.q_b[3]
q_b[4] <= altsyncram_d772:auto_generated.q_b[4]
q_b[5] <= altsyncram_d772:auto_generated.q_b[5]
q_b[6] <= altsyncram_d772:auto_generated.q_b[6]
q_b[7] <= altsyncram_d772:auto_generated.q_b[7]
q_b[8] <= altsyncram_d772:auto_generated.q_b[8]
q_b[9] <= altsyncram_d772:auto_generated.q_b[9]
q_b[10] <= altsyncram_d772:auto_generated.q_b[10]
q_b[11] <= altsyncram_d772:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cv81:auto_generated.address_a[0]
address_a[1] => altsyncram_cv81:auto_generated.address_a[1]
address_a[2] => altsyncram_cv81:auto_generated.address_a[2]
address_a[3] => altsyncram_cv81:auto_generated.address_a[3]
address_a[4] => altsyncram_cv81:auto_generated.address_a[4]
address_a[5] => altsyncram_cv81:auto_generated.address_a[5]
address_a[6] => altsyncram_cv81:auto_generated.address_a[6]
address_a[7] => altsyncram_cv81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cv81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cv81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cv81:auto_generated.q_a[0]
q_a[1] <= altsyncram_cv81:auto_generated.q_a[1]
q_a[2] <= altsyncram_cv81:auto_generated.q_a[2]
q_a[3] <= altsyncram_cv81:auto_generated.q_a[3]
q_a[4] <= altsyncram_cv81:auto_generated.q_a[4]
q_a[5] <= altsyncram_cv81:auto_generated.q_a[5]
q_a[6] <= altsyncram_cv81:auto_generated.q_a[6]
q_a[7] <= altsyncram_cv81:auto_generated.q_a[7]
q_a[8] <= altsyncram_cv81:auto_generated.q_a[8]
q_a[9] <= altsyncram_cv81:auto_generated.q_a[9]
q_a[10] <= altsyncram_cv81:auto_generated.q_a[10]
q_a[11] <= altsyncram_cv81:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7v81:auto_generated.address_a[0]
address_a[1] => altsyncram_7v81:auto_generated.address_a[1]
address_a[2] => altsyncram_7v81:auto_generated.address_a[2]
address_a[3] => altsyncram_7v81:auto_generated.address_a[3]
address_a[4] => altsyncram_7v81:auto_generated.address_a[4]
address_a[5] => altsyncram_7v81:auto_generated.address_a[5]
address_a[6] => altsyncram_7v81:auto_generated.address_a[6]
address_a[7] => altsyncram_7v81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7v81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7v81:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7v81:auto_generated.q_a[0]
q_a[1] <= altsyncram_7v81:auto_generated.q_a[1]
q_a[2] <= altsyncram_7v81:auto_generated.q_a[2]
q_a[3] <= altsyncram_7v81:auto_generated.q_a[3]
q_a[4] <= altsyncram_7v81:auto_generated.q_a[4]
q_a[5] <= altsyncram_7v81:auto_generated.q_a[5]
q_a[6] <= altsyncram_7v81:auto_generated.q_a[6]
q_a[7] <= altsyncram_7v81:auto_generated.q_a[7]
q_a[8] <= altsyncram_7v81:auto_generated.q_a[8]
q_a[9] <= altsyncram_7v81:auto_generated.q_a[9]
q_a[10] <= altsyncram_7v81:auto_generated.q_a[10]
q_a[11] <= altsyncram_7v81:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0
clk => clk.IN3
reset => result_b[0].ACLR
reset => result_b[1].ACLR
reset => result_b[2].ACLR
reset => result_b[3].ACLR
reset => result_b[4].ACLR
reset => result_b[5].ACLR
reset => result_b[6].ACLR
reset => result_b[7].ACLR
reset => result_b[8].ACLR
reset => result_b[9].ACLR
reset => result_b[10].ACLR
reset => result_b[11].ACLR
reset => result_b[12].ACLR
reset => result_b[13].ACLR
reset => result_b[14].ACLR
reset => result_b[15].ACLR
reset => result_b[16].ACLR
reset => result_b[17].ACLR
reset => result_b[18].ACLR
reset => result_b[19].ACLR
reset => result_b[20].ACLR
reset => result_b[21].ACLR
reset => result_b[22].ACLR
reset => result_b[23].ACLR
reset => result_b[24].ACLR
reset => result_a[0].ACLR
reset => result_a[1].ACLR
reset => result_a[2].ACLR
reset => result_a[3].ACLR
reset => result_a[4].ACLR
reset => result_a[5].ACLR
reset => result_a[6].ACLR
reset => result_a[7].ACLR
reset => result_a[8].ACLR
reset => result_a[9].ACLR
reset => result_a[10].ACLR
reset => result_a[11].ACLR
reset => result_a[12].ACLR
reset => result_a[13].ACLR
reset => result_a[14].ACLR
reset => result_a[15].ACLR
reset => result_a[16].ACLR
reset => result_a[17].ACLR
reset => result_a[18].ACLR
reset => result_a[19].ACLR
reset => result_a[20].ACLR
reset => result_a[21].ACLR
reset => result_a[22].ACLR
reset => result_a[23].ACLR
reset => result_a[24].ACLR
clken => clken.IN3
a_or_s => a_or_s.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
dataa_1[0] => dataa_1[0].IN1
dataa_1[1] => dataa_1[1].IN1
dataa_1[2] => dataa_1[2].IN1
dataa_1[3] => dataa_1[3].IN1
dataa_1[4] => dataa_1[4].IN1
dataa_1[5] => dataa_1[5].IN1
dataa_1[6] => dataa_1[6].IN1
dataa_1[7] => dataa_1[7].IN1
dataa_1[8] => dataa_1[8].IN1
dataa_1[9] => dataa_1[9].IN1
dataa_1[10] => dataa_1[10].IN1
dataa_1[11] => dataa_1[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
datab_1[0] => datab_1[0].IN1
datab_1[1] => datab_1[1].IN1
datab_1[2] => datab_1[2].IN1
datab_1[3] => datab_1[3].IN1
datab_1[4] => datab_1[4].IN1
datab_1[5] => datab_1[5].IN1
datab_1[6] => datab_1[6].IN1
datab_1[7] => datab_1[7].IN1
datab_1[8] => datab_1[8].IN1
datab_1[9] => datab_1[9].IN1
datab_1[10] => datab_1[10].IN1
datab_1[11] => datab_1[11].IN1
result[0] <= las:a_0.result
result[1] <= las:a_0.result
result[2] <= las:a_0.result
result[3] <= las:a_0.result
result[4] <= las:a_0.result
result[5] <= las:a_0.result
result[6] <= las:a_0.result
result[7] <= las:a_0.result
result[8] <= las:a_0.result
result[9] <= las:a_0.result
result[10] <= las:a_0.result
result[11] <= las:a_0.result
result[12] <= las:a_0.result
result[13] <= las:a_0.result
result[14] <= las:a_0.result
result[15] <= las:a_0.result
result[16] <= las:a_0.result
result[17] <= las:a_0.result
result[18] <= las:a_0.result
result[19] <= las:a_0.result
result[20] <= las:a_0.result
result[21] <= las:a_0.result
result[22] <= las:a_0.result
result[23] <= las:a_0.result
result[24] <= las:a_0.result


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component
dataa[0] => mult_ohu:auto_generated.dataa[0]
dataa[1] => mult_ohu:auto_generated.dataa[1]
dataa[2] => mult_ohu:auto_generated.dataa[2]
dataa[3] => mult_ohu:auto_generated.dataa[3]
dataa[4] => mult_ohu:auto_generated.dataa[4]
dataa[5] => mult_ohu:auto_generated.dataa[5]
dataa[6] => mult_ohu:auto_generated.dataa[6]
dataa[7] => mult_ohu:auto_generated.dataa[7]
dataa[8] => mult_ohu:auto_generated.dataa[8]
dataa[9] => mult_ohu:auto_generated.dataa[9]
dataa[10] => mult_ohu:auto_generated.dataa[10]
dataa[11] => mult_ohu:auto_generated.dataa[11]
datab[0] => mult_ohu:auto_generated.datab[0]
datab[1] => mult_ohu:auto_generated.datab[1]
datab[2] => mult_ohu:auto_generated.datab[2]
datab[3] => mult_ohu:auto_generated.datab[3]
datab[4] => mult_ohu:auto_generated.datab[4]
datab[5] => mult_ohu:auto_generated.datab[5]
datab[6] => mult_ohu:auto_generated.datab[6]
datab[7] => mult_ohu:auto_generated.datab[7]
datab[8] => mult_ohu:auto_generated.datab[8]
datab[9] => mult_ohu:auto_generated.datab[9]
datab[10] => mult_ohu:auto_generated.datab[10]
datab[11] => mult_ohu:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_ohu:auto_generated.clock
clken => mult_ohu:auto_generated.clken
result[0] <= mult_ohu:auto_generated.result[0]
result[1] <= mult_ohu:auto_generated.result[1]
result[2] <= mult_ohu:auto_generated.result[2]
result[3] <= mult_ohu:auto_generated.result[3]
result[4] <= mult_ohu:auto_generated.result[4]
result[5] <= mult_ohu:auto_generated.result[5]
result[6] <= mult_ohu:auto_generated.result[6]
result[7] <= mult_ohu:auto_generated.result[7]
result[8] <= mult_ohu:auto_generated.result[8]
result[9] <= mult_ohu:auto_generated.result[9]
result[10] <= mult_ohu:auto_generated.result[10]
result[11] <= mult_ohu:auto_generated.result[11]
result[12] <= mult_ohu:auto_generated.result[12]
result[13] <= mult_ohu:auto_generated.result[13]
result[14] <= mult_ohu:auto_generated.result[14]
result[15] <= mult_ohu:auto_generated.result[15]
result[16] <= mult_ohu:auto_generated.result[16]
result[17] <= mult_ohu:auto_generated.result[17]
result[18] <= mult_ohu:auto_generated.result[18]
result[19] <= mult_ohu:auto_generated.result[19]
result[20] <= mult_ohu:auto_generated.result[20]
result[21] <= mult_ohu:auto_generated.result[21]
result[22] <= mult_ohu:auto_generated.result[22]
result[23] <= mult_ohu:auto_generated.result[23]


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated
clken => mac_mult1.ENA
clken => mac_out2.ENA
clken => dffe3a[23].ENA
clken => dffe3a[22].ENA
clken => dffe3a[21].ENA
clken => dffe3a[20].ENA
clken => dffe3a[19].ENA
clken => dffe3a[18].ENA
clken => dffe3a[17].ENA
clken => dffe3a[16].ENA
clken => dffe3a[15].ENA
clken => dffe3a[14].ENA
clken => dffe3a[13].ENA
clken => dffe3a[12].ENA
clken => dffe3a[11].ENA
clken => dffe3a[10].ENA
clken => dffe3a[9].ENA
clken => dffe3a[8].ENA
clken => dffe3a[7].ENA
clken => dffe3a[6].ENA
clken => dffe3a[5].ENA
clken => dffe3a[4].ENA
clken => dffe3a[3].ENA
clken => dffe3a[2].ENA
clken => dffe3a[1].ENA
clken => dffe3a[0].ENA
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[23].CLK
clock => dffe3a[22].CLK
clock => dffe3a[21].CLK
clock => dffe3a[20].CLK
clock => dffe3a[19].CLK
clock => dffe3a[18].CLK
clock => dffe3a[17].CLK
clock => dffe3a[16].CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe3a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe3a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe3a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe3a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe3a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe3a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe3a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe3a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe3a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe3a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe3a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe3a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe3a[23].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1
clk => clk.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
clken => clken.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component
dataa[0] => mult_ohu:auto_generated.dataa[0]
dataa[1] => mult_ohu:auto_generated.dataa[1]
dataa[2] => mult_ohu:auto_generated.dataa[2]
dataa[3] => mult_ohu:auto_generated.dataa[3]
dataa[4] => mult_ohu:auto_generated.dataa[4]
dataa[5] => mult_ohu:auto_generated.dataa[5]
dataa[6] => mult_ohu:auto_generated.dataa[6]
dataa[7] => mult_ohu:auto_generated.dataa[7]
dataa[8] => mult_ohu:auto_generated.dataa[8]
dataa[9] => mult_ohu:auto_generated.dataa[9]
dataa[10] => mult_ohu:auto_generated.dataa[10]
dataa[11] => mult_ohu:auto_generated.dataa[11]
datab[0] => mult_ohu:auto_generated.datab[0]
datab[1] => mult_ohu:auto_generated.datab[1]
datab[2] => mult_ohu:auto_generated.datab[2]
datab[3] => mult_ohu:auto_generated.datab[3]
datab[4] => mult_ohu:auto_generated.datab[4]
datab[5] => mult_ohu:auto_generated.datab[5]
datab[6] => mult_ohu:auto_generated.datab[6]
datab[7] => mult_ohu:auto_generated.datab[7]
datab[8] => mult_ohu:auto_generated.datab[8]
datab[9] => mult_ohu:auto_generated.datab[9]
datab[10] => mult_ohu:auto_generated.datab[10]
datab[11] => mult_ohu:auto_generated.datab[11]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_ohu:auto_generated.clock
clken => mult_ohu:auto_generated.clken
result[0] <= mult_ohu:auto_generated.result[0]
result[1] <= mult_ohu:auto_generated.result[1]
result[2] <= mult_ohu:auto_generated.result[2]
result[3] <= mult_ohu:auto_generated.result[3]
result[4] <= mult_ohu:auto_generated.result[4]
result[5] <= mult_ohu:auto_generated.result[5]
result[6] <= mult_ohu:auto_generated.result[6]
result[7] <= mult_ohu:auto_generated.result[7]
result[8] <= mult_ohu:auto_generated.result[8]
result[9] <= mult_ohu:auto_generated.result[9]
result[10] <= mult_ohu:auto_generated.result[10]
result[11] <= mult_ohu:auto_generated.result[11]
result[12] <= mult_ohu:auto_generated.result[12]
result[13] <= mult_ohu:auto_generated.result[13]
result[14] <= mult_ohu:auto_generated.result[14]
result[15] <= mult_ohu:auto_generated.result[15]
result[16] <= mult_ohu:auto_generated.result[16]
result[17] <= mult_ohu:auto_generated.result[17]
result[18] <= mult_ohu:auto_generated.result[18]
result[19] <= mult_ohu:auto_generated.result[19]
result[20] <= mult_ohu:auto_generated.result[20]
result[21] <= mult_ohu:auto_generated.result[21]
result[22] <= mult_ohu:auto_generated.result[22]
result[23] <= mult_ohu:auto_generated.result[23]


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated
clken => mac_mult1.ENA
clken => mac_out2.ENA
clken => dffe3a[23].ENA
clken => dffe3a[22].ENA
clken => dffe3a[21].ENA
clken => dffe3a[20].ENA
clken => dffe3a[19].ENA
clken => dffe3a[18].ENA
clken => dffe3a[17].ENA
clken => dffe3a[16].ENA
clken => dffe3a[15].ENA
clken => dffe3a[14].ENA
clken => dffe3a[13].ENA
clken => dffe3a[12].ENA
clken => dffe3a[11].ENA
clken => dffe3a[10].ENA
clken => dffe3a[9].ENA
clken => dffe3a[8].ENA
clken => dffe3a[7].ENA
clken => dffe3a[6].ENA
clken => dffe3a[5].ENA
clken => dffe3a[4].ENA
clken => dffe3a[3].ENA
clken => dffe3a[2].ENA
clken => dffe3a[1].ENA
clken => dffe3a[0].ENA
clock => mac_mult1.CLK
clock => mac_out2.CLK
clock => dffe3a[23].CLK
clock => dffe3a[22].CLK
clock => dffe3a[21].CLK
clock => dffe3a[20].CLK
clock => dffe3a[19].CLK
clock => dffe3a[18].CLK
clock => dffe3a[17].CLK
clock => dffe3a[16].CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
result[0] <= dffe3a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe3a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe3a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe3a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe3a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe3a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe3a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe3a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe3a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe3a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe3a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe3a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe3a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe3a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe3a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe3a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe3a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe3a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe3a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe3a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe3a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe3a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe3a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe3a[23].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0
add_sub => add_sub.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
clk => clk.IN1
clken => clken.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
result[22] <= lpm_add_sub:lpm_add_sub_component.result
result[23] <= lpm_add_sub:lpm_add_sub_component.result
result[24] <= lpm_add_sub:lpm_add_sub_component.result


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_5vi:auto_generated.dataa[0]
dataa[1] => add_sub_5vi:auto_generated.dataa[1]
dataa[2] => add_sub_5vi:auto_generated.dataa[2]
dataa[3] => add_sub_5vi:auto_generated.dataa[3]
dataa[4] => add_sub_5vi:auto_generated.dataa[4]
dataa[5] => add_sub_5vi:auto_generated.dataa[5]
dataa[6] => add_sub_5vi:auto_generated.dataa[6]
dataa[7] => add_sub_5vi:auto_generated.dataa[7]
dataa[8] => add_sub_5vi:auto_generated.dataa[8]
dataa[9] => add_sub_5vi:auto_generated.dataa[9]
dataa[10] => add_sub_5vi:auto_generated.dataa[10]
dataa[11] => add_sub_5vi:auto_generated.dataa[11]
dataa[12] => add_sub_5vi:auto_generated.dataa[12]
dataa[13] => add_sub_5vi:auto_generated.dataa[13]
dataa[14] => add_sub_5vi:auto_generated.dataa[14]
dataa[15] => add_sub_5vi:auto_generated.dataa[15]
dataa[16] => add_sub_5vi:auto_generated.dataa[16]
dataa[17] => add_sub_5vi:auto_generated.dataa[17]
dataa[18] => add_sub_5vi:auto_generated.dataa[18]
dataa[19] => add_sub_5vi:auto_generated.dataa[19]
dataa[20] => add_sub_5vi:auto_generated.dataa[20]
dataa[21] => add_sub_5vi:auto_generated.dataa[21]
dataa[22] => add_sub_5vi:auto_generated.dataa[22]
dataa[23] => add_sub_5vi:auto_generated.dataa[23]
dataa[24] => add_sub_5vi:auto_generated.dataa[24]
datab[0] => add_sub_5vi:auto_generated.datab[0]
datab[1] => add_sub_5vi:auto_generated.datab[1]
datab[2] => add_sub_5vi:auto_generated.datab[2]
datab[3] => add_sub_5vi:auto_generated.datab[3]
datab[4] => add_sub_5vi:auto_generated.datab[4]
datab[5] => add_sub_5vi:auto_generated.datab[5]
datab[6] => add_sub_5vi:auto_generated.datab[6]
datab[7] => add_sub_5vi:auto_generated.datab[7]
datab[8] => add_sub_5vi:auto_generated.datab[8]
datab[9] => add_sub_5vi:auto_generated.datab[9]
datab[10] => add_sub_5vi:auto_generated.datab[10]
datab[11] => add_sub_5vi:auto_generated.datab[11]
datab[12] => add_sub_5vi:auto_generated.datab[12]
datab[13] => add_sub_5vi:auto_generated.datab[13]
datab[14] => add_sub_5vi:auto_generated.datab[14]
datab[15] => add_sub_5vi:auto_generated.datab[15]
datab[16] => add_sub_5vi:auto_generated.datab[16]
datab[17] => add_sub_5vi:auto_generated.datab[17]
datab[18] => add_sub_5vi:auto_generated.datab[18]
datab[19] => add_sub_5vi:auto_generated.datab[19]
datab[20] => add_sub_5vi:auto_generated.datab[20]
datab[21] => add_sub_5vi:auto_generated.datab[21]
datab[22] => add_sub_5vi:auto_generated.datab[22]
datab[23] => add_sub_5vi:auto_generated.datab[23]
datab[24] => add_sub_5vi:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => add_sub_5vi:auto_generated.add_sub
clock => add_sub_5vi:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_5vi:auto_generated.clken
result[0] <= add_sub_5vi:auto_generated.result[0]
result[1] <= add_sub_5vi:auto_generated.result[1]
result[2] <= add_sub_5vi:auto_generated.result[2]
result[3] <= add_sub_5vi:auto_generated.result[3]
result[4] <= add_sub_5vi:auto_generated.result[4]
result[5] <= add_sub_5vi:auto_generated.result[5]
result[6] <= add_sub_5vi:auto_generated.result[6]
result[7] <= add_sub_5vi:auto_generated.result[7]
result[8] <= add_sub_5vi:auto_generated.result[8]
result[9] <= add_sub_5vi:auto_generated.result[9]
result[10] <= add_sub_5vi:auto_generated.result[10]
result[11] <= add_sub_5vi:auto_generated.result[11]
result[12] <= add_sub_5vi:auto_generated.result[12]
result[13] <= add_sub_5vi:auto_generated.result[13]
result[14] <= add_sub_5vi:auto_generated.result[14]
result[15] <= add_sub_5vi:auto_generated.result[15]
result[16] <= add_sub_5vi:auto_generated.result[16]
result[17] <= add_sub_5vi:auto_generated.result[17]
result[18] <= add_sub_5vi:auto_generated.result[18]
result[19] <= add_sub_5vi:auto_generated.result[19]
result[20] <= add_sub_5vi:auto_generated.result[20]
result[21] <= add_sub_5vi:auto_generated.result[21]
result[22] <= add_sub_5vi:auto_generated.result[22]
result[23] <= add_sub_5vi:auto_generated.result[23]
result[24] <= add_sub_5vi:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => data_tmp.DATAB
data_in[11] => Equal0.IN31
data_in[12] => data_tmp.DATAB
data_in[12] => Equal0.IN30
data_in[13] => data_tmp.DATAB
data_in[13] => Equal0.IN29
data_in[14] => data_tmp.DATAB
data_in[14] => Equal0.IN28
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN27
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN26
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN25
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN24
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN23
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN22
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN21
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN20
data_in[23] => Equal0.IN19
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_86l:auto_generated.dataa[0]
dataa[1] => add_sub_86l:auto_generated.dataa[1]
dataa[2] => add_sub_86l:auto_generated.dataa[2]
dataa[3] => add_sub_86l:auto_generated.dataa[3]
dataa[4] => add_sub_86l:auto_generated.dataa[4]
dataa[5] => add_sub_86l:auto_generated.dataa[5]
dataa[6] => add_sub_86l:auto_generated.dataa[6]
dataa[7] => add_sub_86l:auto_generated.dataa[7]
dataa[8] => add_sub_86l:auto_generated.dataa[8]
dataa[9] => add_sub_86l:auto_generated.dataa[9]
dataa[10] => add_sub_86l:auto_generated.dataa[10]
dataa[11] => add_sub_86l:auto_generated.dataa[11]
datab[0] => add_sub_86l:auto_generated.datab[0]
datab[1] => add_sub_86l:auto_generated.datab[1]
datab[2] => add_sub_86l:auto_generated.datab[2]
datab[3] => add_sub_86l:auto_generated.datab[3]
datab[4] => add_sub_86l:auto_generated.datab[4]
datab[5] => add_sub_86l:auto_generated.datab[5]
datab[6] => add_sub_86l:auto_generated.datab[6]
datab[7] => add_sub_86l:auto_generated.datab[7]
datab[8] => add_sub_86l:auto_generated.datab[8]
datab[9] => add_sub_86l:auto_generated.datab[9]
datab[10] => add_sub_86l:auto_generated.datab[10]
datab[11] => add_sub_86l:auto_generated.datab[11]
cin => add_sub_86l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_86l:auto_generated.clock
aclr => add_sub_86l:auto_generated.aclr
clken => add_sub_86l:auto_generated.clken
result[0] <= add_sub_86l:auto_generated.result[0]
result[1] <= add_sub_86l:auto_generated.result[1]
result[2] <= add_sub_86l:auto_generated.result[2]
result[3] <= add_sub_86l:auto_generated.result[3]
result[4] <= add_sub_86l:auto_generated.result[4]
result[5] <= add_sub_86l:auto_generated.result[5]
result[6] <= add_sub_86l:auto_generated.result[6]
result[7] <= add_sub_86l:auto_generated.result[7]
result[8] <= add_sub_86l:auto_generated.result[8]
result[9] <= add_sub_86l:auto_generated.result[9]
result[10] <= add_sub_86l:auto_generated.result[10]
result[11] <= add_sub_86l:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated
aclr => pipeline_dffe[11].IN0
cin => op_1.IN24
cin => op_1.IN25
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_fqi:auto_generated.clock
clk_en => cntr_fqi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_fqi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_fqi:auto_generated.q[0]
q[1] <= cntr_fqi:auto_generated.q[1]
q[2] <= cntr_fqi:auto_generated.q[2]
q[3] <= cntr_fqi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|Lab3|binaryConverter:binaryConverter
fsin_o[0] => Add2.IN24
fsin_o[0] => Add0.IN24
fsin_o[1] => Add2.IN23
fsin_o[1] => Add0.IN23
fsin_o[2] => Add2.IN22
fsin_o[2] => Add0.IN22
fsin_o[3] => Add2.IN21
fsin_o[3] => Add0.IN21
fsin_o[4] => Add2.IN20
fsin_o[4] => Add0.IN20
fsin_o[5] => Add2.IN19
fsin_o[5] => Add0.IN19
fsin_o[6] => Add2.IN18
fsin_o[6] => Add0.IN18
fsin_o[7] => Add2.IN17
fsin_o[7] => Add0.IN17
fsin_o[8] => Add2.IN16
fsin_o[8] => Add0.IN16
fsin_o[9] => Add2.IN15
fsin_o[9] => Add0.IN15
fsin_o[10] => Add2.IN14
fsin_o[10] => Add0.IN14
fsin_o[11] => Add2.IN13
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => fsin_oBinary.OUTPUTSELECT
fsin_o[11] => Add0.IN13
fsin_oBinary[0] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[1] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[2] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[3] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[4] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[5] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[6] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[7] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[8] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[9] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[10] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE
fsin_oBinary[11] <= fsin_oBinary.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|motorSpeed:motorSpeed
A => always0.IN1
A => aOld.DATAB
A => aOld.DATAB
A => aOld.DATAA
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => aOld.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => count.OUTPUTSELECT
B => aOld.OUTPUTSELECT
motorspeed[0] <= motorspeed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[1] <= motorspeed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[2] <= motorspeed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[3] <= motorspeed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[4] <= motorspeed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[5] <= motorspeed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[6] <= motorspeed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
motorspeed[7] <= motorspeed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => motorspeed[0]~reg0.ENA
reset => motorspeed[1]~reg0.ENA
reset => motorspeed[2]~reg0.ENA
reset => motorspeed[3]~reg0.ENA
reset => motorspeed[4]~reg0.ENA
reset => motorspeed[5]~reg0.ENA
reset => motorspeed[6]~reg0.ENA
reset => motorspeed[7]~reg0.ENA
serialClock => aOld.CLK
serialClock => count[0].CLK
serialClock => count[1].CLK
serialClock => count[2].CLK
serialClock => count[3].CLK
serialClock => count[4].CLK
serialClock => count[5].CLK
serialClock => count[6].CLK
serialClock => count[7].CLK
serialClock => motorspeed[0]~reg0.CLK
serialClock => motorspeed[1]~reg0.CLK
serialClock => motorspeed[2]~reg0.CLK
serialClock => motorspeed[3]~reg0.CLK
serialClock => motorspeed[4]~reg0.CLK
serialClock => motorspeed[5]~reg0.CLK
serialClock => motorspeed[6]~reg0.CLK
serialClock => motorspeed[7]~reg0.CLK


|Lab3|gainLogic:gainLogic
aCount[0] => Mult0.IN7
aCount[1] => Mult0.IN6
aCount[2] => Mult0.IN5
aCount[3] => Mult0.IN4
aCount[4] => Mult0.IN3
aCount[5] => Mult0.IN2
aCount[6] => Mult0.IN1
aCount[7] => Mult0.IN0
MHz50Clk => gainedOut[0]~reg0.CLK
MHz50Clk => gainedOut[1]~reg0.CLK
MHz50Clk => gainedOut[2]~reg0.CLK
MHz50Clk => gainedOut[3]~reg0.CLK
MHz50Clk => gainedOut[4]~reg0.CLK
MHz50Clk => gainedOut[5]~reg0.CLK
MHz50Clk => gainedOut[6]~reg0.CLK
MHz50Clk => gainedOut[7]~reg0.CLK
MHz50Clk => gainedOut[8]~reg0.CLK
MHz50Clk => gainedOut[9]~reg0.CLK
MHz50Clk => gainedOut[10]~reg0.CLK
MHz50Clk => gainedOut[11]~reg0.CLK
fsin_o[0] => Mult0.IN19
fsin_o[1] => Mult0.IN18
fsin_o[2] => Mult0.IN17
fsin_o[3] => Mult0.IN16
fsin_o[4] => Mult0.IN15
fsin_o[5] => Mult0.IN14
fsin_o[6] => Mult0.IN13
fsin_o[7] => Mult0.IN12
fsin_o[8] => Mult0.IN11
fsin_o[9] => Mult0.IN10
fsin_o[10] => Mult0.IN9
fsin_o[11] => Mult0.IN8
gainedOut[0] <= gainedOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[1] <= gainedOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[2] <= gainedOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[3] <= gainedOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[4] <= gainedOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[5] <= gainedOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[6] <= gainedOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[7] <= gainedOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[8] <= gainedOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[9] <= gainedOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[10] <= gainedOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gainedOut[11] <= gainedOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Lab3|DAC:DAC
gainedOut[0] => dIn.DATAB
gainedOut[1] => dIn.DATAB
gainedOut[2] => dIn.DATAB
gainedOut[3] => dIn.DATAB
gainedOut[4] => dIn.DATAB
gainedOut[5] => dIn.DATAB
gainedOut[6] => dIn.DATAB
gainedOut[7] => dIn.DATAB
gainedOut[8] => dIn.DATAB
gainedOut[9] => dIn.DATAB
gainedOut[10] => dIn.DATAB
gainedOut[11] => dIn.DATAB
serialClock => powerUp.CLK
serialClock => count[0].CLK
serialClock => count[1].CLK
serialClock => count[2].CLK
serialClock => count[3].CLK
serialClock => count[4].CLK
serialClock => count[5].CLK
serialClock => count[6].CLK
serialClock => count[7].CLK
serialClock => count[8].CLK
serialClock => count[9].CLK
serialClock => count[10].CLK
serialClock => count[11].CLK
serialClock => count[12].CLK
serialClock => count[13].CLK
serialClock => count[14].CLK
serialClock => count[15].CLK
serialClock => count[16].CLK
serialClock => count[17].CLK
serialClock => count[18].CLK
serialClock => count[19].CLK
serialClock => count[20].CLK
serialClock => count[21].CLK
serialClock => count[22].CLK
serialClock => count[23].CLK
serialClock => count[24].CLK
serialClock => count[25].CLK
serialClock => count[26].CLK
serialClock => count[27].CLK
serialClock => count[28].CLK
serialClock => count[29].CLK
serialClock => count[30].CLK
serialClock => count[31].CLK
serialClock => dIn~reg0.CLK
ldac <= <GND>
dIn <= dIn~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid => dIn.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => count.OUTPUTSELECT
syncDAC => powerUp.ENA
syncDAC => dIn~reg0.ENA
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT
syncNCO => count.OUTPUTSELECT


|Lab3|PLL:PLL
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Lab3|PLL:PLL|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Lab3|PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


