INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/sources_1/ip/mult_gen_0/mult_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_16
INFO: [VRFC 10-311] analyzing module mult_gen_0_dsp
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_16_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/test_ALU/new/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
