Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 27 16:20:14 2023
| Host         : LAPTOP-QUANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3122 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.563      -22.873                    168                 8870        0.053        0.000                      0                 8870        3.000        0.000                       0                  3124  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.571}        7.143           140.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk         -0.563      -22.873                    168                 8870        0.173        0.000                      0                 8870        3.071        0.000                       0                  3120  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1       -0.561      -22.524                    166                 8870        0.173        0.000                      0                 8870        3.071        0.000                       0                  3120  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk         -0.563      -22.873                    168                 8870        0.053        0.000                      0                 8870  
clk_out1_sys_clk    clk_out1_sys_clk_1       -0.563      -22.873                    168                 8870        0.053        0.000                      0                 8870  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :          168  Failing Endpoints,  Worst Slack       -0.563ns,  Total Violation      -22.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.841ns (37.634%)  route 4.708ns (62.366%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.186 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.186    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 2.823ns (37.614%)  route 4.682ns (62.386%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.552ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.819ns (37.581%)  route 4.682ns (62.419%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.138 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.138    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.552    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.827ns (37.518%)  route 4.708ns (62.482%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.172 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.172    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.784ns (37.159%)  route 4.708ns (62.841%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.129 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.129    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.770ns (37.170%)  route 4.682ns (62.830%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.089 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.089    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_5
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.761ns (36.966%)  route 4.708ns (63.034%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.106 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.106    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 2.748ns (36.984%)  route 4.682ns (63.016%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.067 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.067    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_7
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.749ns (36.864%)  route 4.708ns (63.136%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.094 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.094    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[27]
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.734ns (36.865%)  route 4.682ns (63.135%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.053 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.053    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_4
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 -0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.522%)  route 0.121ns (39.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_start_reg/Q
                         net (fo=9, routed)           0.121    -0.337    sigma/udm/udm_controller/tx_sendbyte_start_reg_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  sigma/udm/udm_controller/tx_escape_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/udm_controller/tx_escape_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.465    sigma/udm/udm_controller/tx_escape_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.594    -0.570    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y79          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  sigma/udm/uart_tx/databuf_reg[5]/Q
                         net (fo=1, routed)           0.105    -0.301    sigma/udm/uart_tx/in13[4]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.045    -0.256 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/udm/uart_tx/databuf[4]
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.862    -0.811    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.121    -0.436    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X11Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[1]
    SLICE_X10Y83         LUT3 (Prop_lut3_I2_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[9]
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.131    -0.450    sigma/csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.293%)  route 0.163ns (46.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.564    -0.600    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/Q
                         net (fo=3, routed)           0.163    -0.296    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][30]_0[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1_n_0
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.121    -0.442    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[3]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.512    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[5]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.512    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.402%)  route 0.112ns (37.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.568    -0.596    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.343    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[27]
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.837    -0.836    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.252%)  route 0.145ns (43.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.599    -0.565    sigma/sigma_tile/sfr/clk_out1
    SLICE_X4Y85          FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  sigma/sigma_tile/sfr/timer_period_reg[24]/Q
                         net (fo=2, routed)           0.145    -0.280    sigma/sigma_tile/sfr/timer_period_reg_n_0_[24]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.045    -0.235 r  sigma/sigma_tile/sfr/host\\.rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    sigma/sigma_tile/sfr/host\\.rdata[24]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.868    -0.805    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.430    sigma/sigma_tile/sfr/host\\.rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.323%)  route 0.145ns (50.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[4]
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.072    -0.517    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.487%)  route 0.168ns (47.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/Q
                         net (fo=5, routed)           0.168    -0.296    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[7]
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.828    -0.845    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.121    -0.449    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X12Y85     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y85     sigma/csr_rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X44Y85     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y85     sigma/csr_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X12Y85     sigma/csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X12Y85     sigma/csr_rdata_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X55Y88     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[21][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X53Y88     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y84     sigma/sigma_tile/arb_cpu/m0_s1_rd_inprogress_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y84     sigma/sigma_tile/arb_cpu/m1_s1_rd_inprogress_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X54Y88     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[28][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X51Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :          166  Failing Endpoints,  Worst Slack       -0.561ns,  Total Violation      -22.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.561ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.841ns (37.634%)  route 4.708ns (62.366%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.186 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.186    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.118     6.530    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.624    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -0.561    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 2.823ns (37.614%)  route 4.682ns (62.386%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.118     6.532    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.588    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.819ns (37.581%)  route 4.682ns (62.419%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.138 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.138    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.118     6.532    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.588    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.827ns (37.518%)  route 4.708ns (62.482%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.172 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.172    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.118     6.530    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.624    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.504ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.784ns (37.159%)  route 4.708ns (62.841%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.129 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.129    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.118     6.530    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.624    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 -0.504    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.770ns (37.170%)  route 4.682ns (62.830%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.089 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.089    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_5
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.118     6.532    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.588    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.761ns (36.966%)  route 4.708ns (63.034%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.106 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.106    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.118     6.530    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.624    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.479ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 2.748ns (36.984%)  route 4.682ns (63.016%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.067 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.067    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_7
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.118     6.532    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.588    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 -0.479    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.749ns (36.864%)  route 4.708ns (63.136%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.094 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.094    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[27]
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.118     6.530    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.094     6.624    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.734ns (36.865%)  route 4.682ns (63.135%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.053 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.053    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_4
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.118     6.532    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.056     6.588    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 -0.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.522%)  route 0.121ns (39.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_start_reg/Q
                         net (fo=9, routed)           0.121    -0.337    sigma/udm/udm_controller/tx_sendbyte_start_reg_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  sigma/udm/udm_controller/tx_escape_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/udm_controller/tx_escape_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.465    sigma/udm/udm_controller/tx_escape_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.594    -0.570    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y79          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  sigma/udm/uart_tx/databuf_reg[5]/Q
                         net (fo=1, routed)           0.105    -0.301    sigma/udm/uart_tx/in13[4]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.045    -0.256 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/udm/uart_tx/databuf[4]
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.862    -0.811    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.121    -0.436    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X11Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[1]
    SLICE_X10Y83         LUT3 (Prop_lut3_I2_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[9]
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.131    -0.450    sigma/csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.293%)  route 0.163ns (46.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.564    -0.600    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/Q
                         net (fo=3, routed)           0.163    -0.296    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][30]_0[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1_n_0
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.121    -0.442    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[3]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.512    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[5]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.512    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.402%)  route 0.112ns (37.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.568    -0.596    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.343    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[27]
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.837    -0.836    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.091    -0.492    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.252%)  route 0.145ns (43.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.599    -0.565    sigma/sigma_tile/sfr/clk_out1
    SLICE_X4Y85          FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  sigma/sigma_tile/sfr/timer_period_reg[24]/Q
                         net (fo=2, routed)           0.145    -0.280    sigma/sigma_tile/sfr/timer_period_reg_n_0_[24]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.045    -0.235 r  sigma/sigma_tile/sfr/host\\.rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    sigma/sigma_tile/sfr/host\\.rdata[24]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.868    -0.805    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.430    sigma/sigma_tile/sfr/host\\.rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.323%)  route 0.145ns (50.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[4]
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.072    -0.517    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.487%)  route 0.168ns (47.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/Q
                         net (fo=5, routed)           0.168    -0.296    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[7]
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.828    -0.845    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.121    -0.449    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.571 }
Period(ns):         7.143
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y18     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X0Y17     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.143       4.909      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.143       206.217    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X12Y85     sigma/csr_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y85     sigma/csr_rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X44Y85     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X56Y97     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[19][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X13Y85     sigma/csr_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X12Y85     sigma/csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X12Y85     sigma/csr_rdata_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X55Y88     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[21][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X53Y88     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[23][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y84     sigma/sigma_tile/arb_cpu/m0_s1_rd_inprogress_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X28Y84     sigma/sigma_tile/arb_cpu/m1_s1_rd_inprogress_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X43Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X45Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X54Y88     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[28][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X42Y84     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[29][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.571       3.071      SLICE_X51Y116    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[30][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :          168  Failing Endpoints,  Worst Slack       -0.563ns,  Total Violation      -22.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.841ns (37.634%)  route 4.708ns (62.366%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.186 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.186    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 2.823ns (37.614%)  route 4.682ns (62.386%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.552ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.819ns (37.581%)  route 4.682ns (62.419%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.138 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.138    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.552    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.827ns (37.518%)  route 4.708ns (62.482%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.172 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.172    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.784ns (37.159%)  route 4.708ns (62.841%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.129 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.129    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.770ns (37.170%)  route 4.682ns (62.830%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.089 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.089    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_5
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.761ns (36.966%)  route 4.708ns (63.034%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.106 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.106    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 2.748ns (36.984%)  route 4.682ns (63.016%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.067 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.067    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_7
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.749ns (36.864%)  route 4.708ns (63.136%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.094 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.094    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[27]
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk rise@7.143ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.734ns (36.865%)  route 4.682ns (63.135%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.053 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.053    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_4
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 -0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.522%)  route 0.121ns (39.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_start_reg/Q
                         net (fo=9, routed)           0.121    -0.337    sigma/udm/udm_controller/tx_sendbyte_start_reg_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  sigma/udm/udm_controller/tx_escape_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/udm_controller/tx_escape_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.120    -0.466    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.345    sigma/udm/udm_controller/tx_escape_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.594    -0.570    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y79          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  sigma/udm/uart_tx/databuf_reg[5]/Q
                         net (fo=1, routed)           0.105    -0.301    sigma/udm/uart_tx/in13[4]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.045    -0.256 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/udm/uart_tx/databuf[4]
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.862    -0.811    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.120    -0.437    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.121    -0.316    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X11Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[1]
    SLICE_X10Y83         LUT3 (Prop_lut3_I2_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[9]
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.120    -0.461    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.131    -0.330    sigma/csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.293%)  route 0.163ns (46.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.564    -0.600    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/Q
                         net (fo=3, routed)           0.163    -0.296    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][30]_0[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1_n_0
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.120    -0.443    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.121    -0.322    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[3]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.120    -0.455    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.392    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[5]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.120    -0.455    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.392    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.402%)  route 0.112ns (37.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.568    -0.596    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.343    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[27]
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.837    -0.836    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.091    -0.372    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.252%)  route 0.145ns (43.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.599    -0.565    sigma/sigma_tile/sfr/clk_out1
    SLICE_X4Y85          FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  sigma/sigma_tile/sfr/timer_period_reg[24]/Q
                         net (fo=2, routed)           0.145    -0.280    sigma/sigma_tile/sfr/timer_period_reg_n_0_[24]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.045    -0.235 r  sigma/sigma_tile/sfr/host\\.rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    sigma/sigma_tile/sfr/host\\.rdata[24]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.868    -0.805    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.120    -0.431    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.310    sigma/sigma_tile/sfr/host\\.rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.323%)  route 0.145ns (50.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[4]
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.120    -0.469    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.072    -0.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.487%)  route 0.168ns (47.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/Q
                         net (fo=5, routed)           0.168    -0.296    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[7]
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.828    -0.845    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.120    -0.450    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.121    -0.329    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :          168  Failing Endpoints,  Worst Slack       -0.563ns,  Total Violation      -22.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.549ns  (logic 2.841ns (37.634%)  route 4.708ns (62.366%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.186 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.186    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[31]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 -0.563    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 2.823ns (37.614%)  route 4.682ns (62.386%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.142 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.142    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_4
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.552ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.819ns (37.581%)  route 4.682ns (62.419%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.138 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.138    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_6
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][29]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.552    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 2.827ns (37.518%)  route 4.708ns (62.482%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.172 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.172    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[29]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.784ns (37.159%)  route 4.708ns (62.841%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.129 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.129    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[30]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][30]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.503ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.452ns  (logic 2.770ns (37.170%)  route 4.682ns (62.830%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.089 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.089    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_5
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][30]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 -0.503    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.761ns (36.966%)  route 4.708ns (63.034%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.949 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.949    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.106 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.106    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[28]
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][28]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 2.748ns (36.984%)  route 4.682ns (63.016%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.908 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.908    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_0
    SLICE_X47Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.067 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.067    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_i_2_n_7
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y103        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][28]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.749ns (36.864%)  route 4.708ns (63.136%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 6.361 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     4.871 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/O[0]
                         net (fo=5, routed)           0.457     5.328    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[4]
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.209     5.537 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4/O
                         net (fo=1, routed)           0.565     6.102    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][7]_i_4_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.488 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.488    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][7]_i_1_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.580 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.580    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][11]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.672 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][15]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.764 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.765    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][19]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.857 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.857    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][23]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.094 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.094    sigma/sigma_tile/coproc_custom0_wrapper/elem7_out[27]
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.122     6.361    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X50Y101        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]/C
                         clock pessimism              0.287     6.648    
                         clock uncertainty           -0.120     6.528    
    SLICE_X50Y101        FDRE (Setup_fdre_C_D)        0.094     6.622    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][27]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out1_sys_clk_1 rise@7.143ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.734ns (36.865%)  route 4.682ns (63.135%))
  Logic Levels:           16  (CARRY4=8 LUT6=8)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 6.363 - 7.143 ) 
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.254    -0.363    sigma/sigma_tile/sfr/clk_out1
    SLICE_X39Y96         FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.313    -0.050 r  sigma/sigma_tile/sfr/core_reset_o_reg_replica/Q
                         net (fo=93, routed)          1.024     0.973    sigma/sigma_tile/riscv/core_reset_o_reg_0_repN_alias
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.213     1.186 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5/O
                         net (fo=6, routed)           0.349     1.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_5_n_0
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.097     1.633 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY[0]_i_4/O
                         net (fo=267, routed)         0.571     2.204    sigma/sigma_tile/riscv/genmcopipe_coproc_custom0_if_wr_done
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.097     2.301 f  sigma/sigma_tile/riscv/elem[8][31]_i_12/O
                         net (fo=2, routed)           0.199     2.500    sigma/sigma_tile/riscv/elem[8][31]_i_12_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.097     2.597 f  sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6/O
                         net (fo=2, routed)           0.223     2.820    sigma/sigma_tile/riscv/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][31]_i_6_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.097     2.917 r  sigma/sigma_tile/riscv/elem[8][31]_i_3/O
                         net (fo=568, routed)         0.588     3.505    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][31]_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I2_O)        0.097     3.602 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30/O
                         net (fo=4, routed)           0.731     4.333    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_30_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I1_O)        0.097     4.430 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17/O
                         net (fo=1, routed)           0.000     4.430    sigma/sigma_tile/coproc_custom0_wrapper/elem[0][3]_i_17_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.714 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.714    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[0][3]_i_5_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.806 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.806    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][11]_i_10_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.898 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.898    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][15]_i_10_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.990 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10/CO[3]
                         net (fo=1, routed)           0.001     4.991    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][19]_i_10_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.083 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.083    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_10_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.240 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_10/O[0]
                         net (fo=5, routed)           0.362     5.602    sigma/sigma_tile/coproc_custom0_wrapper/p_0_in[20]
    SLICE_X45Y101        LUT6 (Prop_lut6_I5_O)        0.209     5.811 r  sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4/O
                         net (fo=2, routed)           0.634     6.445    sigma/sigma_tile/coproc_custom0_wrapper/elem[4][23]_i_4_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.819 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][23]_i_1_n_0
    SLICE_X47Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.053 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.053    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]_i_1_n_4
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.143     7.143 r  
    E3                                                0.000     7.143 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.143    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.406 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.322    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     3.932 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.167    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.239 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        1.124     6.363    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X47Y102        FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]/C
                         clock pessimism              0.287     6.650    
                         clock uncertainty           -0.120     6.530    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.056     6.586    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[4][27]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.053    
  -------------------------------------------------------------------
                         slack                                 -0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/udm_controller/tx_escape_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.522%)  route 0.121ns (39.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.565    -0.599    sigma/udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  sigma/udm/udm_controller/tx_sendbyte_start_reg/Q
                         net (fo=9, routed)           0.121    -0.337    sigma/udm/udm_controller/tx_sendbyte_start_reg_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.292 r  sigma/udm/udm_controller/tx_escape_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/udm_controller/tx_escape_i_1_n_0
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.834    -0.839    sigma/udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  sigma/udm/udm_controller/tx_escape_reg/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.120    -0.466    
    SLICE_X8Y78          FDRE (Hold_fdre_C_D)         0.121    -0.345    sigma/udm/udm_controller/tx_escape_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.464%)  route 0.105ns (33.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.594    -0.570    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y79          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  sigma/udm/uart_tx/databuf_reg[5]/Q
                         net (fo=1, routed)           0.105    -0.301    sigma/udm/uart_tx/in13[4]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.045    -0.256 r  sigma/udm/uart_tx/databuf[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    sigma/udm/uart_tx/databuf[4]
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.862    -0.811    sigma/udm/uart_tx/clk_out1
    SLICE_X6Y78          FDRE                                         r  sigma/udm/uart_tx/databuf_reg[4]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.120    -0.437    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.121    -0.316    sigma/udm/uart_tx/databuf_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sigma/gpio_bi_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X11Y83         FDRE                                         r  sigma/gpio_bi_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bi_reg_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/csr_rdata_reg[23]_0[1]
    SLICE_X10Y83         LUT3 (Prop_lut3_I2_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[9]
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.839    -0.834    sigma/clk_out1
    SLICE_X10Y83         FDRE                                         r  sigma/csr_rdata_reg[9]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.120    -0.461    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.131    -0.330    sigma/csr_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.293%)  route 0.163ns (46.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.564    -0.600    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][3]/Q
                         net (fo=3, routed)           0.163    -0.296    sigma/sigma_tile/coproc_custom0_wrapper/elem_reg[7][30]_0[1]
    SLICE_X56Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo[rd0_wdata][3]_i_1_n_0
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y95         FDRE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.120    -0.443    
    SLICE_X56Y95         FDRE (Hold_fdre_C_D)         0.121    -0.322    sigma/sigma_tile/coproc_custom0_wrapper/stream_resp_bus_genfifo_wdata_bo_reg[rd0_wdata][3]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[3]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.120    -0.455    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.392    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.572    -0.592    sigma/clk_out1
    SLICE_X10Y87         FDRE                                         r  sigma/gpio_bo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  sigma/gpio_bo_reg_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.319    sigma/Q[5]
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.844    -0.829    sigma/clk_out1
    SLICE_X10Y88         FDRE                                         r  sigma/csr_rdata_reg[5]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.120    -0.455    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.063    -0.392    sigma/csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.402%)  route 0.112ns (37.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.568    -0.596    sigma/sigma_tile/riscv/clk_out1
    SLICE_X29Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.343    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_pc[27]
    SLICE_X28Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    sigma/sigma_tile/riscv/genpstage_IDECODE_TRX_BUF[0][curinstr_addr][27]
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.837    -0.836    sigma/sigma_tile/riscv/clk_out1
    SLICE_X28Y85         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.120    -0.463    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.091    -0.372    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][27]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/timer_period_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.252%)  route 0.145ns (43.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.599    -0.565    sigma/sigma_tile/sfr/clk_out1
    SLICE_X4Y85          FDRE                                         r  sigma/sigma_tile/sfr/timer_period_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  sigma/sigma_tile/sfr/timer_period_reg[24]/Q
                         net (fo=2, routed)           0.145    -0.280    sigma/sigma_tile/sfr/timer_period_reg_n_0_[24]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.045    -0.235 r  sigma/sigma_tile/sfr/host\\.rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    sigma/sigma_tile/sfr/host\\.rdata[24]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.868    -0.805    sigma/sigma_tile/sfr/clk_out1
    SLICE_X6Y84          FDRE                                         r  sigma/sigma_tile/sfr/host\\.rdata_reg[24]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.120    -0.431    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.121    -0.310    sigma/sigma_tile/sfr/host\\.rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.323%)  route 0.145ns (50.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y109        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.319    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/p_2_in[4]
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.830    -0.843    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.120    -0.469    
    SLICE_X48Y108        FDRE (Hold_fdre_C_D)         0.072    -0.397    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.571ns period=7.143ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.571ns period=7.143ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.487%)  route 0.168ns (47.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.559    -0.605    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg[7]/Q
                         net (fo=5, routed)           0.168    -0.296    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q_reg_n_0_[7]
    SLICE_X50Y108        LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[7]
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=3122, routed)        0.828    -0.845    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y108        FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]/C
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.120    -0.450    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.121    -0.329    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.078    





