INFO: [VRFC 10-2263] Analyzing Verilog file "/home/P33011_12/electric-engineering/lab1/lab1.srcs/sources_1/new/majority_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/P33011_12/electric-engineering/lab1/lab1.srcs/sim_1/new/sim_majority_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_majority_5
