# Vel_Acc_Counter
  Counting velocity and acceleration as clock cycles in between pulse.

## RTL simulations
  These simulations are executed and tested by the testbench.

> ===========================================================================================<br>
> **==================================[Constant Velocity Test]=====================================**<br>
> ===========================================================================================<br>
> **Test 0:**<br>
> Case 0 | Testing constant clockwise velocity in normal mode.
> ![Vel_Acc_Test0_Dir0_Mode0](Image/Test0_Dir0_Mode0_RTL_view.png "Vel_Acc Test0, Dir='0',Mode='0'")
>
> Case 1 | Testing constant counterclockwise velocity in normal mode.
> ![Vel_Acc_Test0_Dir1_Mode0](Image/Test0_Dir1_Mode0_RTL_view.png "Vel_Acc Test0, Dir='1',Mode='0'")
>
> Case 2 | Testing constant clockwise velocity in predictive mode.
> ![Vel_Acc_Test0_Dir0_Mode1](Image/Test0_Dir0_Mode1_RTL_view.png "Vel_Acc Test0, Dir='0',Mode='1'")
>
> Case 3 | Testing constant counterclockwise velocity in predictive mode.
> ![Vel_Acc_Test0_Dir1_Mode1](Image/Test0_Dir1_Mode1_RTL_view.png "Vel_Acc Test0, Dir='1',Mode='1'")
>
> ===========================================================================================<br>
> **================================[Increasing Acceleration Test]==================================**<br>
> ===========================================================================================<br>
> **Test 1:**<br>
> Case 0 | Testing increasing clockwise acceleration in normal mode.
> ![Vel_Acc_Test1_Dir0_Mode0](Image/Test1_Dir0_Mode0_RTL_view.png "Vel_Acc Test1, Dir='0',Mode='0'")
>
> Case 1 | Testing increasing counterclockwise acceleration in normal mode.
> ![Vel_Acc_Test1_Dir1_Mode0](Image/Test1_Dir1_Mode0_RTL_view.png "Vel_Acc Test1, Dir='1',Mode='0'")
>
> Case 2 | Testing increasing clockwise acceleration in predictive mode.
> ![Vel_Acc_Test1_Dir0_Mode1](Image/Test1_Dir0_Mode1_RTL_view.png "Vel_Acc Test1, Dir='0',Mode='1'")
>
> Case 3 | Testing increasing counterclockwise acceleration in predictive mode.
> ![Vel_Acc_Test1_Dir1_Mode1](Image/Test1_Dir1_Mode1_RTL_view.png "Vel_Acc Test1, Dir='1',Mode='1'")
>
> ===========================================================================================<br>
> **===============================[Increasing Decreasing Test]====================================**<br>
> ===========================================================================================<br>
> **Test 2:**<br>
> Case 0 | Testing decreasing clockwise acceleration in normal mode.
> ![Vel_Acc_Test2_Dir0_Mode0](Image/Test2_Dir0_Mode0_RTL_view.png "Vel_Acc Test2, Dir='0',Mode='0'")
>
> Case 0 | Testing decreasing counterclockwise acceleration in normal mode.
> ![Vel_Acc_Test2_Dir1_Mode0](Image/Test2_Dir1_Mode0_RTL_view.png "Vel_Acc Test2, Dir='1',Mode='0'")
>
> Case 0 | Testing decreasing clockwise acceleration in predictive mode.
> ![Vel_Acc_Test2_Dir0_Mode1](Image/Test2_Dir0_Mode1_RTL_view.png "Vel_Acc Test2, Dir='0',Mode='1'")
>
> Case 0 | Testing decreasing counterclockwise acceleration in predictive mode.
> ![Vel_Acc_Test2_Dir1_Mode1](Image/Test2_Dir1_Mode1_RTL_view.png "Vel_Acc Test2, Dir='1',Mode='1'")
