library ieee;
	use ieee.std_logic_1164.all;
	
entity top is
	port (
		clk		: in	std_logic;
		output	: out std_logic
	);
end top;

architecture behavior of top is
	signal state	: std_logic_vector(15 downto 0) := x"ACE1";

begin
	
	main : process( clk )
	begin
			
		if rising_edge( clk ) then
			
			state <= state(14 downto 0) 
						& (((state(15) xor state(13)) xor state(12)) xor state(10));
			
			output <= state(15);
			
		end if;
	end process;
	
end behavior;