{"vcs1":{"timestamp_begin":1747219478.005062181, "rt":10.91, "ut":10.99, "st":0.61}}
{"vcselab":{"timestamp_begin":1747219488.999282565, "rt":0.39, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747219489.449247071, "rt":0.41, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747219477.351779617}
{"VCS_COMP_START_TIME": 1747219477.351779617}
{"VCS_COMP_END_TIME": 1747219490.014434141}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486312}}
{"vcselab": {"peak_mem": 183884}}
