<html><body><samp><pre>
<!@TC:1566761480>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sun Aug 25 21:31:20 2019

#Implementation: communication_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566761480> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566761480> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/communication/top.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:14:7:14:14:@N:CG364:@XP_MSG">uart_tx.v(14)</a><!@TM:1566761480> | Synthesizing module uart_tx in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:14:7:14:14:@N:CG364:@XP_MSG">uart_rx.v(14)</a><!@TM:1566761480> | Synthesizing module uart_rx in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:1:7:1:11:@N:CG364:@XP_MSG">coms.v(1)</a><!@TM:1566761480> | Synthesizing module coms in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:138:22:138:40:@W:CG360:@XP_MSG">coms.v(138)</a><!@TM:1566761480> | Removing wire rx_data_ready_prev, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:164:2:164:8:@W:CL169:@XP_MSG">coms.v(164)</a><!@TM:1566761480> | Pruning unused register rx_crc[15:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:115:2:115:8:@W:CL169:@XP_MSG">coms.v(115)</a><!@TM:1566761480> | Pruning unused register tx_crc[15:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:2:7:2:10:@N:CG364:@XP_MSG">top.v(2)</a><!@TM:1566761480> | Synthesizing module top in library work.

<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:9:8:9:13:@W:CL158:@XP_MSG">top.v(9)</a><!@TM:1566761480> | Inout PIN_4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:10:8:10:13:@W:CL158:@XP_MSG">top.v(10)</a><!@TM:1566761480> | Inout PIN_5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:11:8:11:13:@W:CL158:@XP_MSG">top.v(11)</a><!@TM:1566761480> | Inout PIN_6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:12:8:12:13:@W:CL158:@XP_MSG">top.v(12)</a><!@TM:1566761480> | Inout PIN_7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:13:8:13:13:@W:CL158:@XP_MSG">top.v(13)</a><!@TM:1566761480> | Inout PIN_8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:14:8:14:13:@W:CL158:@XP_MSG">top.v(14)</a><!@TM:1566761480> | Inout PIN_9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:15:8:15:14:@W:CL158:@XP_MSG">top.v(15)</a><!@TM:1566761480> | Inout PIN_10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:16:8:16:14:@W:CL158:@XP_MSG">top.v(16)</a><!@TM:1566761480> | Inout PIN_11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:17:8:17:14:@W:CL158:@XP_MSG">top.v(17)</a><!@TM:1566761480> | Inout PIN_12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:18:8:18:14:@W:CL158:@XP_MSG">top.v(18)</a><!@TM:1566761480> | Inout PIN_13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:19:8:19:14:@W:CL158:@XP_MSG">top.v(19)</a><!@TM:1566761480> | Inout PIN_14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:20:8:20:14:@W:CL158:@XP_MSG">top.v(20)</a><!@TM:1566761480> | Inout PIN_15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:21:8:21:14:@W:CL158:@XP_MSG">top.v(21)</a><!@TM:1566761480> | Inout PIN_16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:22:8:22:14:@W:CL158:@XP_MSG">top.v(22)</a><!@TM:1566761480> | Inout PIN_17 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:23:8:23:14:@W:CL158:@XP_MSG">top.v(23)</a><!@TM:1566761480> | Inout PIN_18 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:24:8:24:14:@W:CL158:@XP_MSG">top.v(24)</a><!@TM:1566761480> | Inout PIN_19 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:25:8:25:14:@W:CL158:@XP_MSG">top.v(25)</a><!@TM:1566761480> | Inout PIN_20 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:26:8:26:14:@W:CL158:@XP_MSG">top.v(26)</a><!@TM:1566761480> | Inout PIN_21 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:27:8:27:14:@W:CL158:@XP_MSG">top.v(27)</a><!@TM:1566761480> | Inout PIN_22 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:28:8:28:14:@W:CL158:@XP_MSG">top.v(28)</a><!@TM:1566761480> | Inout PIN_23 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:29:8:29:14:@W:CL158:@XP_MSG">top.v(29)</a><!@TM:1566761480> | Inout PIN_24 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@N:CL201:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761480> | Trying to extract state machine for register r_SM_Main.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Register bit r_Clock_Count[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Register bit r_Clock_Count[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Register bit r_Clock_Count[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Register bit r_Clock_Count[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:CL189:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Register bit r_Clock_Count[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:CL279:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Pruning register bits 8 to 4 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:CL201:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761480> | Trying to extract state machine for register r_SM_Main.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:31:20 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566761480> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1566761480> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1566761480> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:31:20 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:31:20 2019

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1566761481> | Running in 64-bit mode 
File /home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/synwork/communication_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1566761481> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:2:7:2:10:@N:NF107:@XP_MSG">top.v(2)</a><!@TM:1566761481> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Aug 25 21:31:21 2019

###########################################################]
Pre-mapping Report

# Sun Aug 25 21:31:21 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1566761482> | No constraint file specified. 
Linked File: <a href="/home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/communication_scck.rpt:@XP_FILE">communication_scck.rpt</a>
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/communication_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1566761482> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1566761482> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     94.7 MHz      10.562        inferred     Autoconstr_clkgroup_0     320  
====================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:MT529:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761482> | Found inferred clock top|CLK which controls 320 sequential elements including c0.tx.r_SM_Main[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1566761482> | Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/communication.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Aug 25 21:31:22 2019

###########################################################]
Map & Optimize Report

# Sun Aug 25 21:31:22 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1566761484> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1566761484> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1566761484> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:50:15:50:51:@W:FA239:@XP_MSG">top.v(50)</a><!@TM:1566761484> | ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:50:15:50:51:@W:FA239:@XP_MSG">top.v(50)</a><!@TM:1566761484> | ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:50:15:50:51:@N:MO106:@XP_MSG">top.v(50)</a><!@TM:1566761484> | Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx.r_SM_Main[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx.r_Bit_Index[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx.r_Clock_Count[3:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx.r_Tx_Done is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx.r_Tx_Active is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx.r_Tx_Data[7:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@W:FX1039:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_Clock_Count[7:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@W:FX1039:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_SM_Main[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@W:FX1039:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_Bit_Index[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@W:FX1039:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_Rx_DV is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@W:FX1039:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_Rx_Byte[7:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:41:2:41:8:@W:FX1039:@XP_MSG">uart_rx.v(41)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_Rx_Data_R is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:41:2:41:8:@W:FX1039:@XP_MSG">uart_rx.v(41)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.rx.r_Rx_Data is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx2.r_SM_Main[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx2.r_Bit_Index[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx2.r_Clock_Count[3:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx2.r_Tx_Done is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx2.r_Tx_Active is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@W:FX1039:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | User-specified initial value defined for instance c0.tx2.r_Tx_Data[7:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:45:2:45:8:@N:MO231:@XP_MSG">top.v(45)</a><!@TM:1566761484> | Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/icecube2_template/coms.v:115:2:115:8:@N:MO231:@XP_MSG">coms.v(115)</a><!@TM:1566761484> | Found counter in view:work.coms(verilog) instance data[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:BN362:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | Removing sequential instance c0.tx.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_tx.v:37:2:37:8:@N:BN362:@XP_MSG">uart_tx.v(37)</a><!@TM:1566761484> | Removing sequential instance c0.tx2.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.50ns		 449 /       318
   2		0h:00m:01s		    -4.50ns		 414 /       318
   3		0h:00m:01s		    -3.10ns		 414 /       318
   4		0h:00m:01s		    -3.10ns		 414 /       318

   5		0h:00m:01s		    -1.70ns		 449 /       318
   6		0h:00m:01s		    -1.70ns		 449 /       318


   7		0h:00m:01s		    -1.70ns		 453 /       318
   8		0h:00m:01s		    -0.95ns		 459 /       318
   9		0h:00m:01s		    -0.95ns		 461 /       318
Re-levelizing using alternate method
Assigned 0 out of 1003 signals to level zero using alternate method
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/top.v:3:8:3:11:@N:FX1016:@XP_MSG">top.v(3)</a><!@TM:1566761484> | SB_GB_IO inserted on the port CLK.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="/home/letrend/workspace/bldc_motorboard/software/communication/uart_rx.v:49:2:49:8:@N:FX1017:@XP_MSG">uart_rx.v(49)</a><!@TM:1566761484> | SB_GB inserted on the net c0.rx_data_ready.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1566761484> | SB_GB inserted on the net c0.data_in_frame_0__0_sqmuxa. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1566761484> | SB_GB inserted on the net c0.data_out_0__1_sqmuxa. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 163MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 318 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
<a href="@|S:CLK_ibuf_gb_io@|E:blink_counter[10]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_ibuf_gb_io      SB_GB_IO               318        blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 163MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/synwork/communication_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 163MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1566761484> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1566761484> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1566761484> | Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/communication.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 163MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1566761484> | Found inferred clock top|CLK with period 15.69ns. Please declare a user-defined clock on object "p:CLK"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Aug 25 21:31:24 2019
#


Top view:               top
Requested Frequency:    63.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1566761484> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1566761484> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.769

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            63.7 MHz      54.2 MHz      15.691        18.460        -2.769     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  15.691      -2.769  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|CLK</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                  Arrival           
Instance                   Reference     Type        Pin     Net                     Time        Slack 
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
c0.data_in_frame_0_[4]     top|CLK       SB_DFFE     Q       data_in_frame_0_[4]     0.796       -2.769
c0.data_in_frame_0_[6]     top|CLK       SB_DFFE     Q       data_in_frame_0_[6]     0.796       -2.738
c0.data_in_frame_4_[1]     top|CLK       SB_DFFE     Q       data_in_frame_4_[1]     0.796       -2.697
c0.data_in_frame_2_[3]     top|CLK       SB_DFFE     Q       data_in_frame_2_[3]     0.796       -2.666
c0.data_in_frame_3_[3]     top|CLK       SB_DFFE     Q       data_in_frame_3_[3]     0.796       -2.666
c0.data_in_frame_3_[7]     top|CLK       SB_DFFE     Q       data_in_frame_3_[7]     0.796       -2.666
c0.data_in_frame_4_[2]     top|CLK       SB_DFFE     Q       data_in_frame_4_[2]     0.796       -2.666
c0.data_in_frame_1_[3]     top|CLK       SB_DFFE     Q       data_in_frame_1_[3]     0.796       -2.645
c0.data_in_frame_4_[3]     top|CLK       SB_DFFE     Q       data_in_frame_4_[3]     0.796       -2.635
c0.data_in_frame_5_[4]     top|CLK       SB_DFFE     Q       data_in_frame_5_[4]     0.796       -2.635
=======================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                 Starting                                                             Required           
Instance                         Reference     Type         Pin     Net                               Time         Slack 
                                 Clock                                                                                   
-------------------------------------------------------------------------------------------------------------------------
c0.byte_transmit_counter2[0]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[0]     15.536       -2.769
c0.byte_transmit_counter2[1]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[1]     15.536       -2.769
c0.byte_transmit_counter2[2]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[2]     15.536       -2.769
c0.byte_transmit_counter2[3]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[3]     15.536       -2.769
c0.byte_transmit_counter2[4]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[4]     15.536       -2.769
c0.byte_transmit_counter2[5]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[5]     15.536       -2.769
c0.byte_transmit_counter2[6]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[6]     15.536       -2.769
c0.byte_transmit_counter2[7]     top|CLK       SB_DFFSR     D       byte_transmit_counter2_RNO[7]     15.536       -2.769
c0.byte_transmit_counter2[0]     top|CLK       SB_DFFSR     R       tx2_transmit_0_sqmuxa             15.536       -0.850
c0.byte_transmit_counter2[1]     top|CLK       SB_DFFSR     R       tx2_transmit_0_sqmuxa             15.536       -0.850
=========================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/communication.srr:srsf/home/letrend/workspace/bldc_motorboard/software/communication/communication_Implmnt/communication.srs:fp:30722:33476:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      15.691
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.536

    - Propagation time:                      18.305
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.769

    Number of logic level(s):                8
    Starting point:                          c0.data_in_frame_0_[4] / Q
    Ending point:                            c0.byte_transmit_counter2[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
c0.data_in_frame_0_[4]                 SB_DFFE      Q        Out     0.796     0.796       -         
data_in_frame_0_[4]                    Net          -        -       1.599     -           2         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      I0       In      -         2.395       -         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      O        Out     0.661     3.056       -         
N_108                                  Net          -        -       1.371     -           3         
c0.d_4_RNI5L571[45]                    SB_LUT4      I0       In      -         4.427       -         
c0.d_4_RNI5L571[45]                    SB_LUT4      O        Out     0.661     5.089       -         
N_128                                  Net          -        -       1.371     -           6         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      I0       In      -         6.460       -         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      O        Out     0.661     7.121       -         
un1_data_in_7__0_0_a2_1_a2_5_0         Net          -        -       1.371     -           3         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      I1       In      -         8.492       -         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      O        Out     0.589     9.082       -         
i12_7_c_RNIP740G                       Net          -        -       1.371     -           1         
c0.d_4_RNIM68GI[19]                    SB_LUT4      I2       In      -         10.453      -         
c0.d_4_RNIM68GI[19]                    SB_LUT4      O        Out     0.558     11.011      -         
g1_5                                   Net          -        -       1.371     -           1         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      I3       In      -         12.382      -         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      O        Out     0.424     12.806      -         
d_4_RNI9LFUV[43]                       Net          -        -       1.371     -           1         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      I1       In      -         14.177      -         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      O        Out     0.589     14.766      -         
wait_for_transmission_RNI9PP5B1        Net          -        -       1.371     -           9         
c0.byte_transmit_counter2_RNO[0]       SB_LUT4      I0       In      -         16.137      -         
c0.byte_transmit_counter2_RNO[0]       SB_LUT4      O        Out     0.661     16.798      -         
byte_transmit_counter2_RNO[0]          Net          -        -       1.507     -           1         
c0.byte_transmit_counter2[0]           SB_DFFSR     D        In      -         18.305      -         
=====================================================================================================
Total path delay (propagation time + setup) of 18.460 is 5.757(31.2%) logic and 12.703(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      15.691
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.536

    - Propagation time:                      18.305
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.769

    Number of logic level(s):                8
    Starting point:                          c0.data_in_frame_0_[4] / Q
    Ending point:                            c0.byte_transmit_counter2[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
c0.data_in_frame_0_[4]                 SB_DFFE      Q        Out     0.796     0.796       -         
data_in_frame_0_[4]                    Net          -        -       1.599     -           2         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      I0       In      -         2.395       -         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      O        Out     0.661     3.056       -         
N_108                                  Net          -        -       1.371     -           3         
c0.d_4_RNI5L571[45]                    SB_LUT4      I0       In      -         4.427       -         
c0.d_4_RNI5L571[45]                    SB_LUT4      O        Out     0.661     5.089       -         
N_128                                  Net          -        -       1.371     -           6         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      I0       In      -         6.460       -         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      O        Out     0.661     7.121       -         
un1_data_in_7__0_0_a2_1_a2_5_0         Net          -        -       1.371     -           3         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      I1       In      -         8.492       -         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      O        Out     0.589     9.082       -         
i12_7_c_RNIP740G                       Net          -        -       1.371     -           1         
c0.d_4_RNIM68GI[19]                    SB_LUT4      I2       In      -         10.453      -         
c0.d_4_RNIM68GI[19]                    SB_LUT4      O        Out     0.558     11.011      -         
g1_5                                   Net          -        -       1.371     -           1         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      I3       In      -         12.382      -         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      O        Out     0.424     12.806      -         
d_4_RNI9LFUV[43]                       Net          -        -       1.371     -           1         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      I1       In      -         14.177      -         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      O        Out     0.589     14.766      -         
wait_for_transmission_RNI9PP5B1        Net          -        -       1.371     -           9         
c0.byte_transmit_counter2_RNO[7]       SB_LUT4      I0       In      -         16.137      -         
c0.byte_transmit_counter2_RNO[7]       SB_LUT4      O        Out     0.661     16.798      -         
byte_transmit_counter2_RNO[7]          Net          -        -       1.507     -           1         
c0.byte_transmit_counter2[7]           SB_DFFSR     D        In      -         18.305      -         
=====================================================================================================
Total path delay (propagation time + setup) of 18.460 is 5.757(31.2%) logic and 12.703(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      15.691
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.536

    - Propagation time:                      18.305
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.769

    Number of logic level(s):                8
    Starting point:                          c0.data_in_frame_0_[4] / Q
    Ending point:                            c0.byte_transmit_counter2[6] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
c0.data_in_frame_0_[4]                 SB_DFFE      Q        Out     0.796     0.796       -         
data_in_frame_0_[4]                    Net          -        -       1.599     -           2         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      I0       In      -         2.395       -         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      O        Out     0.661     3.056       -         
N_108                                  Net          -        -       1.371     -           3         
c0.d_4_RNI5L571[45]                    SB_LUT4      I0       In      -         4.427       -         
c0.d_4_RNI5L571[45]                    SB_LUT4      O        Out     0.661     5.089       -         
N_128                                  Net          -        -       1.371     -           6         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      I0       In      -         6.460       -         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      O        Out     0.661     7.121       -         
un1_data_in_7__0_0_a2_1_a2_5_0         Net          -        -       1.371     -           3         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      I1       In      -         8.492       -         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      O        Out     0.589     9.082       -         
i12_7_c_RNIP740G                       Net          -        -       1.371     -           1         
c0.d_4_RNIM68GI[19]                    SB_LUT4      I2       In      -         10.453      -         
c0.d_4_RNIM68GI[19]                    SB_LUT4      O        Out     0.558     11.011      -         
g1_5                                   Net          -        -       1.371     -           1         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      I3       In      -         12.382      -         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      O        Out     0.424     12.806      -         
d_4_RNI9LFUV[43]                       Net          -        -       1.371     -           1         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      I1       In      -         14.177      -         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      O        Out     0.589     14.766      -         
wait_for_transmission_RNI9PP5B1        Net          -        -       1.371     -           9         
c0.byte_transmit_counter2_RNO[6]       SB_LUT4      I0       In      -         16.137      -         
c0.byte_transmit_counter2_RNO[6]       SB_LUT4      O        Out     0.661     16.798      -         
byte_transmit_counter2_RNO[6]          Net          -        -       1.507     -           1         
c0.byte_transmit_counter2[6]           SB_DFFSR     D        In      -         18.305      -         
=====================================================================================================
Total path delay (propagation time + setup) of 18.460 is 5.757(31.2%) logic and 12.703(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      15.691
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.536

    - Propagation time:                      18.305
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.769

    Number of logic level(s):                8
    Starting point:                          c0.data_in_frame_0_[4] / Q
    Ending point:                            c0.byte_transmit_counter2[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
c0.data_in_frame_0_[4]                 SB_DFFE      Q        Out     0.796     0.796       -         
data_in_frame_0_[4]                    Net          -        -       1.599     -           2         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      I0       In      -         2.395       -         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      O        Out     0.661     3.056       -         
N_108                                  Net          -        -       1.371     -           3         
c0.d_4_RNI5L571[45]                    SB_LUT4      I0       In      -         4.427       -         
c0.d_4_RNI5L571[45]                    SB_LUT4      O        Out     0.661     5.089       -         
N_128                                  Net          -        -       1.371     -           6         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      I0       In      -         6.460       -         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      O        Out     0.661     7.121       -         
un1_data_in_7__0_0_a2_1_a2_5_0         Net          -        -       1.371     -           3         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      I1       In      -         8.492       -         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      O        Out     0.589     9.082       -         
i12_7_c_RNIP740G                       Net          -        -       1.371     -           1         
c0.d_4_RNIM68GI[19]                    SB_LUT4      I2       In      -         10.453      -         
c0.d_4_RNIM68GI[19]                    SB_LUT4      O        Out     0.558     11.011      -         
g1_5                                   Net          -        -       1.371     -           1         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      I3       In      -         12.382      -         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      O        Out     0.424     12.806      -         
d_4_RNI9LFUV[43]                       Net          -        -       1.371     -           1         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      I1       In      -         14.177      -         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      O        Out     0.589     14.766      -         
wait_for_transmission_RNI9PP5B1        Net          -        -       1.371     -           9         
c0.byte_transmit_counter2_RNO[5]       SB_LUT4      I0       In      -         16.137      -         
c0.byte_transmit_counter2_RNO[5]       SB_LUT4      O        Out     0.661     16.798      -         
byte_transmit_counter2_RNO[5]          Net          -        -       1.507     -           1         
c0.byte_transmit_counter2[5]           SB_DFFSR     D        In      -         18.305      -         
=====================================================================================================
Total path delay (propagation time + setup) of 18.460 is 5.757(31.2%) logic and 12.703(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      15.691
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.536

    - Propagation time:                      18.305
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.769

    Number of logic level(s):                8
    Starting point:                          c0.data_in_frame_0_[4] / Q
    Ending point:                            c0.byte_transmit_counter2[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
c0.data_in_frame_0_[4]                 SB_DFFE      Q        Out     0.796     0.796       -         
data_in_frame_0_[4]                    Net          -        -       1.599     -           2         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      I0       In      -         2.395       -         
c0.d_4_RNIH9JJ[4]                      SB_LUT4      O        Out     0.661     3.056       -         
N_108                                  Net          -        -       1.371     -           3         
c0.d_4_RNI5L571[45]                    SB_LUT4      I0       In      -         4.427       -         
c0.d_4_RNI5L571[45]                    SB_LUT4      O        Out     0.661     5.089       -         
N_128                                  Net          -        -       1.371     -           6         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      I0       In      -         6.460       -         
c0.d_4_RNIG1RP4[13]                    SB_LUT4      O        Out     0.661     7.121       -         
un1_data_in_7__0_0_a2_1_a2_5_0         Net          -        -       1.371     -           3         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      I1       In      -         8.492       -         
c0.FRAME_MATCHER\.i12_7_c_RNIP740G     SB_LUT4      O        Out     0.589     9.082       -         
i12_7_c_RNIP740G                       Net          -        -       1.371     -           1         
c0.d_4_RNIM68GI[19]                    SB_LUT4      I2       In      -         10.453      -         
c0.d_4_RNIM68GI[19]                    SB_LUT4      O        Out     0.558     11.011      -         
g1_5                                   Net          -        -       1.371     -           1         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      I3       In      -         12.382      -         
c0.d_4_RNI9LFUV[43]                    SB_LUT4      O        Out     0.424     12.806      -         
d_4_RNI9LFUV[43]                       Net          -        -       1.371     -           1         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      I1       In      -         14.177      -         
c0.wait_for_transmission_RNI9PP5B1     SB_LUT4      O        Out     0.589     14.766      -         
wait_for_transmission_RNI9PP5B1        Net          -        -       1.371     -           9         
c0.byte_transmit_counter2_RNO[4]       SB_LUT4      I0       In      -         16.137      -         
c0.byte_transmit_counter2_RNO[4]       SB_LUT4      O        Out     0.661     16.798      -         
byte_transmit_counter2_RNO[4]          Net          -        -       1.507     -           1         
c0.byte_transmit_counter2[4]           SB_DFFSR     D        In      -         18.305      -         
=====================================================================================================
Total path delay (propagation time + setup) of 18.460 is 5.757(31.2%) logic and 12.703(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 163MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for top </a>

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        62 uses
SB_DFF          89 uses
SB_DFFE         185 uses
SB_DFFSR        25 uses
SB_DFFSS        19 uses
SB_GB           3 uses
VCC             4 uses
SB_LUT4         463 uses

I/O ports: 27
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   318 (4%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 463 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 463 = 463 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 163MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun Aug 25 21:31:24 2019

###########################################################]

</pre></samp></body></html>
