
*** Running vivado
    with args -log dma_axis_ip_example_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_ip_example_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  2 15:50:47 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source dma_axis_ip_example_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 646.328 ; gain = 204.004
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/EECE4632/Lab3/stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top dma_axis_ip_example_wrapper -part xczu3eg-sfvc784-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2015.496 ; gain = 392.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_wrapper' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/hdl/dma_axis_ip_example_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:13]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_axi_dma_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_axi_dma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_axi_dma_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_axi_dma_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'dma_axis_ip_example_axi_dma_0' is unconnected for instance 'axi_dma' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:161]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'dma_axis_ip_example_axi_dma_0' is unconnected for instance 'axi_dma' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:161]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'dma_axis_ip_example_axi_dma_0' is unconnected for instance 'axi_dma' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:161]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'dma_axis_ip_example_axi_dma_0' is unconnected for instance 'axi_dma' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:161]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'dma_axis_ip_example_axi_dma_0' is unconnected for instance 'axi_dma' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:161]
WARNING: [Synth 8-7023] instance 'axi_dma' of module 'dma_axis_ip_example_axi_dma_0' has 64 connections declared, but only 59 given [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:161]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_axi_mem_intercon_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:525]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1I4LYQ' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1676]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_auto_us_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_auto_us_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'dma_axis_ip_example_auto_us_0' is unconnected for instance 'auto_us' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1827]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'dma_axis_ip_example_auto_us_0' has 40 connections declared, but only 39 given [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1827]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1I4LYQ' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1676]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_axi_mem_intercon_0' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:525]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_axi_mem_intercon_1_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:725]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_AEAWSB' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1869]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_AEAWSB' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1869]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_axi_mem_intercon_1_0' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:725]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_example_0_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_example_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_example_0_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_example_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'dma_axis_ip_example_example_0_0' is unconnected for instance 'example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:295]
WARNING: [Synth 8-7071] port 'B_TDEST' of module 'dma_axis_ip_example_example_0_0' is unconnected for instance 'example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:295]
WARNING: [Synth 8-7071] port 'B_TID' of module 'dma_axis_ip_example_example_0_0' is unconnected for instance 'example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:295]
WARNING: [Synth 8-7071] port 'B_TSTRB' of module 'dma_axis_ip_example_example_0_0' is unconnected for instance 'example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:295]
WARNING: [Synth 8-7071] port 'B_TUSER' of module 'dma_axis_ip_example_example_0_0' is unconnected for instance 'example' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:295]
WARNING: [Synth 8-7023] instance 'example' of module 'dma_axis_ip_example_example_0_0' has 38 connections declared, but only 33 given [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:295]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_ps7_0_axi_periph_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:885]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1JVAPJJ' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1419]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1JVAPJJ' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1419]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1B9OXD7' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1544]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1B9OXD7' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1544]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WTLA5T' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1973]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_auto_ds_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_auto_ds_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_auto_pc_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_auto_pc_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WTLA5T' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1973]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_xbar_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_xbar_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'dma_axis_ip_example_xbar_0' is unconnected for instance 'xbar' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1378]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'dma_axis_ip_example_xbar_0' is unconnected for instance 'xbar' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1378]
WARNING: [Synth 8-7023] instance 'xbar' of module 'dma_axis_ip_example_xbar_0' has 40 connections declared, but only 38 given [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:1378]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_ps7_0_axi_periph_0' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:885]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_rst_ps7_0_100M_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_rst_ps7_0_100M_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'dma_axis_ip_example_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:408]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'dma_axis_ip_example_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:408]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'dma_axis_ip_example_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:408]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'dma_axis_ip_example_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:408]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'dma_axis_ip_example_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:408]
INFO: [Synth 8-6157] synthesizing module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' (0#1) [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/.Xil/Vivado-17916-WFXA4BB6DBB67AF/realtime/dma_axis_ip_example_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_arready' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_rdata' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_rresp' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_rlast' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp2_rvalid' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp4_awready' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp4_wready' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp4_bresp' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp4_bvalid' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'dma_axis_ip_example_zynq_ultra_ps_e_0_0' has 122 connections declared, but only 107 given [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:415]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/synth/dma_axis_ip_example.v:13]
INFO: [Synth 8-6155] done synthesizing module 'dma_axis_ip_example_wrapper' (0#1) [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/hdl/dma_axis_ip_example_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_WTLA5T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_WTLA5T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1B9OXD7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1B9OXD7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1B9OXD7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1B9OXD7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1JVAPJJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1JVAPJJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1JVAPJJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1JVAPJJ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_AEAWSB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_AEAWSB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_AEAWSB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_AEAWSB is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1I4LYQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1I4LYQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dma_axis_ip_example_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dma_axis_ip_example_axi_mem_intercon_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2135.016 ; gain = 512.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2135.016 ; gain = 512.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2135.016 ; gain = 512.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2135.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_axi_dma_0/dma_axis_ip_example_axi_dma_0/dma_axis_ip_example_axi_dma_0_in_context.xdc] for cell 'dma_axis_ip_example_i/axi_dma'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_axi_dma_0/dma_axis_ip_example_axi_dma_0/dma_axis_ip_example_axi_dma_0_in_context.xdc] for cell 'dma_axis_ip_example_i/axi_dma'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_us_0/dma_axis_ip_example_auto_us_0/dma_axis_ip_example_auto_us_0_in_context.xdc] for cell 'dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_us_0/dma_axis_ip_example_auto_us_0/dma_axis_ip_example_auto_us_0_in_context.xdc] for cell 'dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_zynq_ultra_ps_e_0_0/dma_axis_ip_example_zynq_ultra_ps_e_0_0/dma_axis_ip_example_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'dma_axis_ip_example_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_zynq_ultra_ps_e_0_0/dma_axis_ip_example_zynq_ultra_ps_e_0_0/dma_axis_ip_example_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'dma_axis_ip_example_i/zynq_ultra_ps_e_0'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_xbar_0/dma_axis_ip_example_xbar_0/dma_axis_ip_example_xbar_0_in_context.xdc] for cell 'dma_axis_ip_example_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_xbar_0/dma_axis_ip_example_xbar_0/dma_axis_ip_example_xbar_0_in_context.xdc] for cell 'dma_axis_ip_example_i/ps7_0_axi_periph/xbar'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_ds_0/dma_axis_ip_example_auto_ds_0/dma_axis_ip_example_auto_ds_0_in_context.xdc] for cell 'dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_ds_0/dma_axis_ip_example_auto_ds_0/dma_axis_ip_example_auto_ds_0_in_context.xdc] for cell 'dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_pc_0/dma_axis_ip_example_auto_pc_0/dma_axis_ip_example_auto_pc_0_in_context.xdc] for cell 'dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_auto_pc_0/dma_axis_ip_example_auto_pc_0/dma_axis_ip_example_auto_pc_0_in_context.xdc] for cell 'dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_rst_ps7_0_100M_0/dma_axis_ip_example_rst_ps7_0_100M_0/dma_axis_ip_example_rst_ps7_0_100M_0_in_context.xdc] for cell 'dma_axis_ip_example_i/rst_ps7_0_100M'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_rst_ps7_0_100M_0/dma_axis_ip_example_rst_ps7_0_100M_0/dma_axis_ip_example_rst_ps7_0_100M_0_in_context.xdc] for cell 'dma_axis_ip_example_i/rst_ps7_0_100M'
Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0/dma_axis_ip_example_example_0_0/dma_axis_ip_example_example_0_0_in_context.xdc] for cell 'dma_axis_ip_example_i/example'
Finished Parsing XDC File [f:/EECE4632/Lab3/Vivado/stream/stream.gen/sources_1/bd/dma_axis_ip_example/ip/dma_axis_ip_example_example_0_0/dma_axis_ip_example_example_0_0/dma_axis_ip_example_example_0_0_in_context.xdc] for cell 'dma_axis_ip_example_i/example'
Parsing XDC File [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2146.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2146.605 ; gain = 524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2146.605 ; gain = 524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/axi_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/axi_mem_intercon_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/rst_ps7_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dma_axis_ip_example_i/example. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2146.605 ; gain = 524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.605 ; gain = 524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module dma_axis_ip_example_ps7_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module dma_axis_ip_example_axi_mem_intercon_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module dma_axis_ip_example_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module dma_axis_ip_example_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module dma_axis_ip_example_axi_mem_intercon_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module dma_axis_ip_example_axi_mem_intercon_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2146.605 ; gain = 524.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2623.559 ; gain = 1000.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2623.559 ; gain = 1000.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 2634.012 ; gain = 1011.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |dma_axis_ip_example_axi_dma_0           |         1|
|2     |dma_axis_ip_example_auto_us_0           |         1|
|3     |dma_axis_ip_example_example_0_0         |         1|
|4     |dma_axis_ip_example_xbar_0              |         1|
|5     |dma_axis_ip_example_auto_ds_0           |         1|
|6     |dma_axis_ip_example_auto_pc_0           |         1|
|7     |dma_axis_ip_example_rst_ps7_0_100M_0    |         1|
|8     |dma_axis_ip_example_zynq_ultra_ps_e_0_0 |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |dma_axis_ip_example_auto_ds           |     1|
|2     |dma_axis_ip_example_auto_pc           |     1|
|3     |dma_axis_ip_example_auto_us           |     1|
|4     |dma_axis_ip_example_axi_dma           |     1|
|5     |dma_axis_ip_example_example_0         |     1|
|6     |dma_axis_ip_example_rst_ps7_0_100M    |     1|
|7     |dma_axis_ip_example_xbar              |     1|
|8     |dma_axis_ip_example_zynq_ultra_ps_e_0 |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2648.812 ; gain = 1026.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2648.812 ; gain = 1014.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 2648.812 ; gain = 1026.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2648.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2648.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 68bbe598
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 2648.812 ; gain = 1948.395
INFO: [Common 17-1381] The checkpoint 'F:/EECE4632/Lab3/Vivado/stream/stream.runs/synth_1/dma_axis_ip_example_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file dma_axis_ip_example_wrapper_utilization_synth.rpt -pb dma_axis_ip_example_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 15:52:13 2026...
