// Seed: 1281137800
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    output logic id_5
);
  assign id_3 = ~id_4;
  logic id_6 = id_4 ^ id_4;
  always id_5 = "" && id_6;
endmodule
`define pp_6 0
