Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  8 23:35:29 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.997        0.000                      0                   68        0.198        0.000                      0                   68        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.997        0.000                      0                   68        0.198        0.000                      0                   68        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.263ns (41.934%)  route 3.134ns (58.066%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.956     8.555    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[24]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y97        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.263ns (41.934%)  route 3.134ns (58.066%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.956     8.555    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[25]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y97        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.263ns (41.934%)  route 3.134ns (58.066%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.956     8.555    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[26]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y97        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             3.997ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.263ns (41.934%)  route 3.134ns (58.066%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.956     8.555    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[27]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y97        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  3.997    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.263ns (43.112%)  route 2.986ns (56.888%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.808     8.407    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[28]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y98        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.263ns (43.112%)  route 2.986ns (56.888%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.808     8.407    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[29]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y98        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.263ns (43.112%)  route 2.986ns (56.888%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.808     8.407    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[30]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y98        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.263ns (43.112%)  route 2.986ns (56.888%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 12.866 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.808     8.407    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.687    12.866    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[31]/C
                         clock pessimism              0.269    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X111Y98        FDRE (Setup_fdre_C_R)       -0.429    12.552    nolabel_line17/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.263ns (42.986%)  route 3.001ns (57.014%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.824     8.422    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.685    12.864    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
                         clock pessimism              0.294    13.158    
                         clock uncertainty           -0.154    13.004    
    SLICE_X111Y91        FDRE (Setup_fdre_C_R)       -0.429    12.575    nolabel_line17/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 nolabel_line17/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.263ns (42.986%)  route 3.001ns (57.014%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.864     3.158    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456     3.614 r  nolabel_line17/counter_reg[0]/Q
                         net (fo=2, routed)           0.310     3.924    nolabel_line17/counter_reg[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I0_O)        0.124     4.048 r  nolabel_line17/counter[0]_i_48/O
                         net (fo=1, routed)           0.330     4.378    nolabel_line17/counter0_out[0]
    SLICE_X110Y91        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.958 r  nolabel_line17/counter_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.958    nolabel_line17/counter_reg[0]_i_43_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.072 r  nolabel_line17/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.072    nolabel_line17/counter_reg[0]_i_19_n_0
    SLICE_X110Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  nolabel_line17/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     5.186    nolabel_line17/counter_reg[0]_i_18_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.300 r  nolabel_line17/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     5.300    nolabel_line17/counter_reg[0]_i_17_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.634 r  nolabel_line17/counter_reg[0]_i_16/O[1]
                         net (fo=2, routed)           0.590     6.225    nolabel_line17/p_0_in[18]
    SLICE_X109Y94        LUT4 (Prop_lut4_I1_O)        0.303     6.528 r  nolabel_line17/counter[0]_i_5/O
                         net (fo=1, routed)           0.947     7.475    nolabel_line17/counter[0]_i_5_n_0
    SLICE_X109Y95        LUT6 (Prop_lut6_I2_O)        0.124     7.599 r  nolabel_line17/counter[0]_i_1/O
                         net (fo=36, routed)          0.824     8.422    nolabel_line17/counter[0]_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          1.685    12.864    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y91        FDRE                                         r  nolabel_line17/counter_reg[1]/C
                         clock pessimism              0.294    13.158    
                         clock uncertainty           -0.154    13.004    
    SLICE_X111Y91        FDRE (Setup_fdre_C_R)       -0.429    12.575    nolabel_line17/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  4.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line17/led_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/led_n_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.148     1.120 f  nolabel_line17/led_n_reg[2]/Q
                         net (fo=4, routed)           0.073     1.193    nolabel_line17/Q[2]
    SLICE_X112Y95        LUT6 (Prop_lut6_I2_O)        0.098     1.291 r  nolabel_line17/led_n[0]_i_1/O
                         net (fo=1, routed)           0.000     1.291    nolabel_line17/led_n[0]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[0]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.121     1.093    nolabel_line17/led_n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line17/led_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/led_n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.329%)  route 0.189ns (47.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  nolabel_line17/led_n_reg[1]/Q
                         net (fo=4, routed)           0.189     1.324    nolabel_line17/Q[1]
    SLICE_X112Y95        LUT4 (Prop_lut4_I0_O)        0.043     1.367 r  nolabel_line17/led_n[2]_i_1/O
                         net (fo=1, routed)           0.000     1.367    nolabel_line17/led_n[2]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[2]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.131     1.103    nolabel_line17/led_n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 nolabel_line17/led_n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/led_n_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.246ns (61.175%)  route 0.156ns (38.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.148     1.120 r  nolabel_line17/led_n_reg[2]/Q
                         net (fo=4, routed)           0.156     1.276    nolabel_line17/Q[2]
    SLICE_X112Y97        LUT4 (Prop_lut4_I0_O)        0.098     1.374 r  nolabel_line17/led_n[3]_i_1/O
                         net (fo=1, routed)           0.000     1.374    nolabel_line17/led_n[3]_i_1_n_0
    SLICE_X112Y97        FDRE                                         r  nolabel_line17/led_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.909     1.275    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y97        FDRE                                         r  nolabel_line17/led_n_reg[3]/C
                         clock pessimism             -0.286     0.989    
    SLICE_X112Y97        FDRE (Hold_fdre_C_D)         0.120     1.109    nolabel_line17/led_n_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 nolabel_line17/led_n_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/led_n_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.569%)  route 0.189ns (47.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  nolabel_line17/led_n_reg[1]/Q
                         net (fo=4, routed)           0.189     1.324    nolabel_line17/Q[1]
    SLICE_X112Y95        LUT4 (Prop_lut4_I1_O)        0.045     1.369 r  nolabel_line17/led_n[1]_i_1/O
                         net (fo=1, routed)           0.000     1.369    nolabel_line17/led_n[1]_i_1_n_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X112Y95        FDRE                                         r  nolabel_line17/led_n_reg[1]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.120     1.092    nolabel_line17/led_n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line17/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.637     0.973    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  nolabel_line17/counter_reg[27]/Q
                         net (fo=2, routed)           0.169     1.283    nolabel_line10/counter_reg[27]
    SLICE_X111Y97        LUT2 (Prop_lut2_I1_O)        0.045     1.328 r  nolabel_line10/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.328    nolabel_line10/counter[24]_i_2_n_0
    SLICE_X111Y97        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.391 r  nolabel_line10/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.391    nolabel_line17/counter_reg[27]_0[3]
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.909     1.275    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y97        FDRE                                         r  nolabel_line17/counter_reg[27]/C
                         clock pessimism             -0.302     0.973    
    SLICE_X111Y97        FDRE (Hold_fdre_C_D)         0.105     1.078    nolabel_line17/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line17/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.637     0.973    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  nolabel_line17/counter_reg[31]/Q
                         net (fo=2, routed)           0.169     1.283    nolabel_line10/counter_reg[31]
    SLICE_X111Y98        LUT2 (Prop_lut2_I1_O)        0.045     1.328 r  nolabel_line10/counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.328    nolabel_line10/counter[28]_i_2_n_0
    SLICE_X111Y98        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.391 r  nolabel_line10/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.391    nolabel_line17/counter_reg[31]_0[3]
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.909     1.275    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y98        FDRE                                         r  nolabel_line17/counter_reg[31]/C
                         clock pessimism             -0.302     0.973    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.105     1.078    nolabel_line17/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line17/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y93        FDRE                                         r  nolabel_line17/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  nolabel_line17/counter_reg[11]/Q
                         net (fo=2, routed)           0.169     1.282    nolabel_line10/counter_reg[11]
    SLICE_X111Y93        LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  nolabel_line10/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.327    nolabel_line10/counter[8]_i_2_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.390 r  nolabel_line10/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    nolabel_line17/counter_reg[11]_0[3]
    SLICE_X111Y93        FDRE                                         r  nolabel_line17/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y93        FDRE                                         r  nolabel_line17/counter_reg[11]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.105     1.077    nolabel_line17/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line17/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y94        FDRE                                         r  nolabel_line17/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  nolabel_line17/counter_reg[15]/Q
                         net (fo=2, routed)           0.169     1.282    nolabel_line10/counter_reg[15]
    SLICE_X111Y94        LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  nolabel_line10/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.327    nolabel_line10/counter[12]_i_2_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.390 r  nolabel_line10/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    nolabel_line17/counter_reg[15]_0[3]
    SLICE_X111Y94        FDRE                                         r  nolabel_line17/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y94        FDRE                                         r  nolabel_line17/counter_reg[15]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.105     1.077    nolabel_line17/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line17/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y95        FDRE                                         r  nolabel_line17/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  nolabel_line17/counter_reg[19]/Q
                         net (fo=2, routed)           0.169     1.282    nolabel_line10/counter_reg[19]
    SLICE_X111Y95        LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  nolabel_line10/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.327    nolabel_line10/counter[16]_i_2_n_0
    SLICE_X111Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.390 r  nolabel_line10/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    nolabel_line17/counter_reg[19]_0[3]
    SLICE_X111Y95        FDRE                                         r  nolabel_line17/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y95        FDRE                                         r  nolabel_line17/counter_reg[19]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X111Y95        FDRE (Hold_fdre_C_D)         0.105     1.077    nolabel_line17/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line17/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line17/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.636     0.972    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y96        FDRE                                         r  nolabel_line17/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  nolabel_line17/counter_reg[23]/Q
                         net (fo=2, routed)           0.169     1.282    nolabel_line10/counter_reg[23]
    SLICE_X111Y96        LUT2 (Prop_lut2_I1_O)        0.045     1.327 r  nolabel_line10/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.327    nolabel_line10/counter[20]_i_2_n_0
    SLICE_X111Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.390 r  nolabel_line10/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    nolabel_line17/counter_reg[23]_0[3]
    SLICE_X111Y96        FDRE                                         r  nolabel_line17/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line10/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37, routed)          0.908     1.274    nolabel_line17/FCLK_CLK0_0
    SLICE_X111Y96        FDRE                                         r  nolabel_line17/counter_reg[23]/C
                         clock pessimism             -0.302     0.972    
    SLICE_X111Y96        FDRE (Hold_fdre_C_D)         0.105     1.077    nolabel_line17/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line10/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  nolabel_line10/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y93   nolabel_line17/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y93   nolabel_line17/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y94   nolabel_line17/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y94   nolabel_line17/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y94   nolabel_line17/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y94   nolabel_line17/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y95   nolabel_line17/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y95   nolabel_line17/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y95   nolabel_line17/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y93   nolabel_line17/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y93   nolabel_line17/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y93   nolabel_line17/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y93   nolabel_line17/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y94   nolabel_line17/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y95   nolabel_line17/counter_reg[19]/C



