// Seed: 2719451871
module module_0;
endmodule
module module_1 #(
    parameter id_5 = 32'd16
) (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4,
    output supply1 _id_5
);
  struct packed {
    logic id_7;
    logic [id_5 : -1] id_8;
  } id_9;
  module_0 modCall_1 ();
  assign id_4 = -1;
  wire id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output logic [7:0] id_4;
  module_0 modCall_1 ();
  output wire id_3;
  input wire id_2;
  input wire id_1;
  if (-1) assign id_4[1] = id_2;
  else
    initial begin : LABEL_0
      $clog2(55);
      ;
    end
endmodule
