$date
	Sun Oct 20 11:14:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sipo_sr $end
$var wire 1 ! CS $end
$var wire 1 " RESET_N $end
$var wire 1 # SC $end
$var wire 1 $ SIO $end
$var reg 16 % sipo_Q [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
1#
0"
1!
$end
#5000
b0 %
0#
#9500
1"
#10000
1#
#11500
0!
#15000
0#
#20000
1#
#25000
0#
#30000
1#
#35000
0#
#40000
1#
#45000
0#
#50000
1#
#51500
1$
#55000
b1 %
0#
#60000
1#
#61500
0$
#65000
b10 %
0#
#70000
1#
#75000
b100 %
0#
#80000
1#
#81500
1$
#85000
b1001 %
0#
#90000
1#
#91500
0$
#95000
b10010 %
0#
#100000
1#
#101500
1$
#105000
b100101 %
0#
#110000
1#
#115000
b1001011 %
0#
#120000
1#
#125000
b10010111 %
0#
#130000
1#
#135000
b100101111 %
0#
#140000
1#
#145000
b1001011111 %
0#
#150000
1#
#155000
b10010111111 %
0#
#160000
1#
#165000
b100101111111 %
0#
#170000
1#
#171500
0"
1!
#175000
b0 %
0#
#180000
1#
#185000
0#
#190000
1#
#191501
