commit 1cc624fd6265abe16de78e9cd84272435156aa72
Author: Joel Sing <joel@sing.id.au>
Date:   Wed Feb 12 23:40:58 2025 +1100

    cmd/internal/obj/riscv: add support for vector permutation instructions
    
    Add support for vector permutation instructions to the RISC-V assembler.
    This includes integer scalar move, floating point scalar move, slide up
    and slide down, register gather, compression and whole vector register
    move instructions.
    
    Change-Id: I1da9f393091504fd81714006355725b8b9ecadea
    Reviewed-on: https://go-review.googlesource.com/c/go/+/646780
    LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com>
    Reviewed-by: Carlos Amedee <carlos@golang.org>
    Reviewed-by: Mark Ryan <markdryan@rivosinc.com>
    Reviewed-by: Junyang Shao <shaojunyang@google.com>
    Reviewed-by: Meng Zhuo <mengzhuo1203@gmail.com>

 src/cmd/asm/internal/asm/testdata/riscv64.s        | 45 +++++++++++++
 src/cmd/asm/internal/asm/testdata/riscv64error.s   | 12 ++++
 .../asm/internal/asm/testdata/riscv64validation.s  | 28 ++++++++
 src/cmd/internal/obj/riscv/obj.go                  | 77 +++++++++++++++++++++-
 4 files changed, 159 insertions(+), 3 deletions(-)
