
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: C:\lscc\diamond\3.14\synpbase
OS: Windows 10 or later
Hostname: BRMASOFT50

Implementation : impl1

# Written on Fri Oct 31 13:59:07 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                            Requested     Requested     Clock        Clock          Clock
Level     Clock                            Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------
0 -       energy_system_all_in_one|clk     200.0 MHz     5.000         inferred     (multiple)     5    
========================================================================================================


Clock Load Summary
******************

                                 Clock     Source        Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                            Load      Pin           Seq Example                    Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------
energy_system_all_in_one|clk     5         clk(port)     u_energy.current_mode[0].C     -                 -            
=======================================================================================================================
