INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/JhonsonCounter/JhonsonCounter.sim/sim_1/synth/timing/xsim/johnson_counter_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module glbl
