[2021-09-09 09:52:26,223]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 09:52:26,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:52:36,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; ".

Peak memory: 19611648 bytes

[2021-09-09 09:52:36,647]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:52:36,995]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.14 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39268352 bytes

[2021-09-09 09:52:37,027]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 09:52:37,027]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:52:38,245]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4434
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4434
score:100
	Report mapping result:
		klut_size()     :7476
		klut.num_gates():4464
		max delay       :9
		max area        :4434
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :272
		LUT fanins:3	 numbers :240
		LUT fanins:4	 numbers :3949
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 54554624 bytes

[2021-09-09 09:52:38,246]mapper_test.py:220:[INFO]: area: 4464 level: 9
[2021-09-09 11:47:28,357]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 11:47:28,358]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:47:40,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; ".

Peak memory: 19259392 bytes

[2021-09-09 11:47:40,720]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:47:41,097]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.15 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39211008 bytes

[2021-09-09 11:47:41,129]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 11:47:41,129]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:47:49,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4434
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :6688
score:100
	Report mapping result:
		klut_size()     :7476
		klut.num_gates():4464
		max delay       :9
		max area        :4434
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :272
		LUT fanins:3	 numbers :240
		LUT fanins:4	 numbers :3949
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96276480 bytes

[2021-09-09 11:47:49,114]mapper_test.py:220:[INFO]: area: 4464 level: 9
[2021-09-09 13:17:52,882]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 13:17:52,882]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:18:03,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; ".

Peak memory: 19615744 bytes

[2021-09-09 13:18:03,232]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:18:03,578]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39346176 bytes

[2021-09-09 13:18:03,609]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 13:18:03,610]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:18:10,754]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4667
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :6607
score:100
	Report mapping result:
		klut_size()     :7708
		klut.num_gates():4696
		max delay       :9
		max area        :4667
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :264
		LUT fanins:3	 numbers :1377
		LUT fanins:4	 numbers :3052
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96194560 bytes

[2021-09-09 13:18:10,755]mapper_test.py:220:[INFO]: area: 4696 level: 9
[2021-09-09 15:02:04,113]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 15:02:04,113]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:04,113]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:04,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.15 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39153664 bytes

[2021-09-09 15:02:04,525]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 15:02:04,526]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:12,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7335
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96194560 bytes

[2021-09-09 15:02:12,349]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-09 15:31:08,174]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 15:31:08,175]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:08,175]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:08,561]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.15 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39280640 bytes

[2021-09-09 15:31:08,594]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 15:31:08,594]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:16,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7335
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96104448 bytes

[2021-09-09 15:31:16,598]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-09 16:09:10,341]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 16:09:10,341]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:10,341]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:10,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.15 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39235584 bytes

[2021-09-09 16:09:10,757]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 16:09:10,757]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:18,777]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7335
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96059392 bytes

[2021-09-09 16:09:18,778]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-09 16:43:52,750]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 16:43:52,754]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:43:52,754]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:43:53,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.14 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39079936 bytes

[2021-09-09 16:43:53,176]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 16:43:53,177]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:01,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7335
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96268288 bytes

[2021-09-09 16:44:01,139]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-09 17:20:16,982]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-09 17:20:16,983]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:16,983]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:17,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.15 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39596032 bytes

[2021-09-09 17:20:17,396]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-09 17:20:17,397]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:25,392]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7349
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96129024 bytes

[2021-09-09 17:20:25,393]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-13 23:26:17,211]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-13 23:26:17,212]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:17,213]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:17,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38858752 bytes

[2021-09-13 23:26:17,627]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-13 23:26:17,627]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:23,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7182
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 90222592 bytes

[2021-09-13 23:26:23,668]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-13 23:41:37,395]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-13 23:41:37,395]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:37,396]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:37,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38842368 bytes

[2021-09-13 23:41:37,770]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-13 23:41:37,770]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:38,911]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 53207040 bytes

[2021-09-13 23:41:38,911]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-14 08:55:43,944]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-14 08:55:43,944]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:55:43,944]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:55:44,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.14 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38850560 bytes

[2021-09-14 08:55:44,370]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-14 08:55:44,370]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:55:51,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7349
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 96079872 bytes

[2021-09-14 08:55:51,357]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-14 09:20:35,231]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-14 09:20:35,231]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:35,232]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:35,580]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39260160 bytes

[2021-09-14 09:20:35,613]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-14 09:20:35,613]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:36,827]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 54390784 bytes

[2021-09-14 09:20:36,828]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-15 15:29:58,143]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-15 15:29:58,144]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:29:58,144]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:29:58,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39079936 bytes

[2021-09-15 15:29:58,546]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-15 15:29:58,546]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:04,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :6351
score:100
	Report mapping result:
		klut_size()     :9385
		klut.num_gates():6373
		max delay       :8
		max area        :6351
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :1068
		LUT fanins:3	 numbers :2611
		LUT fanins:4	 numbers :2691
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 85454848 bytes

[2021-09-15 15:30:04,525]mapper_test.py:220:[INFO]: area: 6373 level: 8
[2021-09-15 15:54:02,487]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-15 15:54:02,487]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:02,487]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:02,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39002112 bytes

[2021-09-15 15:54:02,882]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-15 15:54:02,882]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:03,882]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 22024192 bytes

[2021-09-15 15:54:03,883]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-18 14:00:28,373]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-18 14:00:28,377]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:28,377]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:28,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38973440 bytes

[2021-09-18 14:00:28,726]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-18 14:00:28,726]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:34,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7386
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 85573632 bytes

[2021-09-18 14:00:34,369]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-18 16:25:07,578]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-18 16:25:07,579]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:07,579]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:07,953]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.14 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39030784 bytes

[2021-09-18 16:25:07,986]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-18 16:25:07,986]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:13,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7359
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 66084864 bytes

[2021-09-18 16:25:13,489]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-22 08:56:57,308]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-22 08:56:57,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:57,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:57,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38891520 bytes

[2021-09-22 08:56:57,715]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-22 08:56:57,715]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:00,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 58183680 bytes

[2021-09-22 08:57:00,802]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-22 11:23:51,661]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-22 11:23:51,661]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:23:51,661]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:23:51,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38817792 bytes

[2021-09-22 11:23:52,009]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-22 11:23:52,009]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:23:57,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 75952128 bytes

[2021-09-22 11:23:57,593]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-23 16:42:34,243]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-23 16:42:34,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:42:34,244]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:42:34,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38850560 bytes

[2021-09-23 16:42:34,586]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-23 16:42:34,586]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:42:40,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
balancing!
	current map manager:
		current min nodes:12277
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:18
balancing!
	current map manager:
		current min nodes:12277
		current min depth:17
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 60325888 bytes

[2021-09-23 16:42:40,716]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-23 17:05:51,422]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-23 17:05:51,422]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:05:51,422]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:05:51,735]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39026688 bytes

[2021-09-23 17:05:51,764]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-23 17:05:51,765]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:05:57,588]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
balancing!
	current map manager:
		current min nodes:12277
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:18
balancing!
	current map manager:
		current min nodes:12277
		current min depth:17
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 75767808 bytes

[2021-09-23 17:05:57,589]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-23 18:07:12,527]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-23 18:07:12,527]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:12,527]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:12,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38678528 bytes

[2021-09-23 18:07:12,866]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-23 18:07:12,866]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:19,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
balancing!
	current map manager:
		current min nodes:12277
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:18
balancing!
	current map manager:
		current min nodes:12277
		current min depth:17
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 60514304 bytes

[2021-09-23 18:07:19,015]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-27 16:34:22,569]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-27 16:34:22,570]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:22,571]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:22,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38936576 bytes

[2021-09-27 16:34:22,925]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-27 16:34:22,926]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:29,040]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
balancing!
	current map manager:
		current min nodes:12277
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:18
balancing!
	current map manager:
		current min nodes:12277
		current min depth:17
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 69128192 bytes

[2021-09-27 16:34:29,041]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-27 17:41:10,665]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-27 17:41:10,665]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:10,665]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:10,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38944768 bytes

[2021-09-27 17:41:11,010]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-27 17:41:11,010]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:16,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
balancing!
	current map manager:
		current min nodes:12277
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:18
balancing!
	current map manager:
		current min nodes:12277
		current min depth:17
rewriting!
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7340
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 68042752 bytes

[2021-09-27 17:41:16,755]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-28 02:07:25,535]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-28 02:07:25,535]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:25,535]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:25,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38948864 bytes

[2021-09-28 02:07:25,881]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-28 02:07:25,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:31,805]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 54943744 bytes

[2021-09-28 02:07:31,806]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-28 16:47:00,321]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-28 16:47:00,322]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:00,322]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:00,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38850560 bytes

[2021-09-28 16:47:00,679]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-28 16:47:00,679]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:06,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 50896896 bytes

[2021-09-28 16:47:06,299]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-09-28 17:26:00,856]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-09-28 17:26:00,857]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:00,857]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:01,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38993920 bytes

[2021-09-28 17:26:01,207]mapper_test.py:156:[INFO]: area: 3746 level: 9
[2021-09-28 17:26:01,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:06,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7718
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 81936384 bytes

[2021-09-28 17:26:06,928]mapper_test.py:220:[INFO]: area: 4987 level: 9
[2021-10-09 10:40:59,285]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-09 10:40:59,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:59,286]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:59,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39034880 bytes

[2021-10-09 10:40:59,682]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-09 10:40:59,682]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:02,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7027
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 27238400 bytes

[2021-10-09 10:41:02,127]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-09 11:23:34,788]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-09 11:23:34,788]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:34,788]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:35,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38977536 bytes

[2021-10-09 11:23:35,134]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-09 11:23:35,134]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:37,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7028
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 31002624 bytes

[2021-10-09 11:23:37,485]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-09 16:31:21,680]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-09 16:31:21,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:21,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:22,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38715392 bytes

[2021-10-09 16:31:22,041]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-09 16:31:22,042]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:24,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 29732864 bytes

[2021-10-09 16:31:24,452]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-09 16:48:30,735]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-09 16:48:30,736]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:30,736]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:31,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38912000 bytes

[2021-10-09 16:48:31,105]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-09 16:48:31,105]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:33,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 29732864 bytes

[2021-10-09 16:48:33,403]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-12 10:57:07,469]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-12 10:57:07,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:07,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:07,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39251968 bytes

[2021-10-12 10:57:07,837]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-12 10:57:07,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:13,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7822
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 40308736 bytes

[2021-10-12 10:57:13,877]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-12 11:17:43,350]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-12 11:17:43,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:43,351]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:43,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39186432 bytes

[2021-10-12 11:17:43,712]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-12 11:17:43,712]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:46,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7027
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 26943488 bytes

[2021-10-12 11:17:46,242]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-12 13:32:35,404]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-12 13:32:35,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:32:35,405]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:32:35,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39026688 bytes

[2021-10-12 13:32:35,759]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-12 13:32:35,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:32:41,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7822
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 40517632 bytes

[2021-10-12 13:32:41,762]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-12 15:03:15,410]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-12 15:03:15,411]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:15,411]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:15,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38965248 bytes

[2021-10-12 15:03:15,770]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-12 15:03:15,770]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:21,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7822
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 40357888 bytes

[2021-10-12 15:03:21,820]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-12 18:48:07,027]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-12 18:48:07,028]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:07,028]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:07,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38924288 bytes

[2021-10-12 18:48:07,397]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-12 18:48:07,397]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:13,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7438
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35991552 bytes

[2021-10-12 18:48:13,465]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-18 11:41:35,128]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-18 11:41:35,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:41:35,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:41:35,468]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38936576 bytes

[2021-10-18 11:41:35,494]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-18 11:41:35,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:41:41,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7438
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35962880 bytes

[2021-10-18 11:41:41,688]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-18 12:03:44,279]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-18 12:03:44,279]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:44,280]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:44,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38809600 bytes

[2021-10-18 12:03:44,644]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-18 12:03:44,644]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:45,437]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 20258816 bytes

[2021-10-18 12:03:45,438]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-19 14:11:41,434]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-19 14:11:41,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:41,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:41,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38871040 bytes

[2021-10-19 14:11:41,792]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-19 14:11:41,793]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:42,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 20054016 bytes

[2021-10-19 14:11:42,585]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-22 13:32:43,269]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-22 13:32:43,269]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:43,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:43,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39075840 bytes

[2021-10-22 13:32:43,672]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-22 13:32:43,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:47,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 23171072 bytes

[2021-10-22 13:32:47,473]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-22 13:53:36,366]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-22 13:53:36,366]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:36,366]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:36,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39100416 bytes

[2021-10-22 13:53:36,722]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-22 13:53:36,722]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:40,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 23080960 bytes

[2021-10-22 13:53:40,482]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-22 14:02:02,244]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-22 14:02:02,244]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:02,244]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:02,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39141376 bytes

[2021-10-22 14:02:02,609]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-22 14:02:02,609]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:03,393]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 20189184 bytes

[2021-10-22 14:02:03,394]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-22 14:05:23,241]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-22 14:05:23,241]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:23,241]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:23,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.14 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38797312 bytes

[2021-10-22 14:05:23,644]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-22 14:05:23,645]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:24,431]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 20307968 bytes

[2021-10-22 14:05:24,431]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-23 13:31:17,677]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-23 13:31:17,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:17,677]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:18,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38866944 bytes

[2021-10-23 13:31:18,081]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-23 13:31:18,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:23,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :7264
score:100
	Report mapping result:
		klut_size()     :10295
		klut.num_gates():7283
		max delay       :9
		max area        :7264
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :2437
		LUT fanins:3	 numbers :2642
		LUT fanins:4	 numbers :2201
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35987456 bytes

[2021-10-23 13:31:23,871]mapper_test.py:224:[INFO]: area: 7283 level: 9
[2021-10-24 17:42:48,204]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-24 17:42:48,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:42:48,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:42:48,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38809600 bytes

[2021-10-24 17:42:48,562]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-24 17:42:48,562]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:42:54,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :7264
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 36118528 bytes

[2021-10-24 17:42:54,550]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-24 18:03:15,315]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-24 18:03:15,316]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:15,316]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:15,641]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39182336 bytes

[2021-10-24 18:03:15,675]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-24 18:03:15,676]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:21,694]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:18
	current map manager:
		current min nodes:12277
		current min depth:17
	current map manager:
		current min nodes:12277
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4958
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7438
score:100
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35991552 bytes

[2021-10-24 18:03:21,695]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-26 10:25:13,730]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-26 10:25:13,730]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:13,731]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:14,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38866944 bytes

[2021-10-26 10:25:14,093]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-26 10:25:14,093]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:14,745]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	current map manager:
		current min nodes:12277
		current min depth:21
	Report mapping result:
		klut_size()     :7485
		klut.num_gates():4473
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :349
		LUT fanins:3	 numbers :1113
		LUT fanins:4	 numbers :3008
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 20054016 bytes

[2021-10-26 10:25:14,745]mapper_test.py:224:[INFO]: area: 4473 level: 9
[2021-10-26 11:00:56,333]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-26 11:00:56,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:00:56,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:00:56,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.14 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38993920 bytes

[2021-10-26 11:00:56,748]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-26 11:00:56,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:02,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :7485
		klut.num_gates():4473
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :349
		LUT fanins:3	 numbers :1113
		LUT fanins:4	 numbers :3008
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35897344 bytes

[2021-10-26 11:01:02,950]mapper_test.py:224:[INFO]: area: 4473 level: 9
[2021-10-26 11:21:56,702]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-26 11:21:56,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:21:56,702]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:21:57,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39165952 bytes

[2021-10-26 11:21:57,064]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-26 11:21:57,064]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:02,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :9133
		klut.num_gates():6121
		max delay       :9
		max area        :7264
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :544
		LUT fanins:3	 numbers :1407
		LUT fanins:4	 numbers :4167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35844096 bytes

[2021-10-26 11:22:02,685]mapper_test.py:224:[INFO]: area: 6121 level: 9
[2021-10-26 12:20:01,243]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-26 12:20:01,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:01,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:01,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38854656 bytes

[2021-10-26 12:20:01,603]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-26 12:20:01,604]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:07,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 35966976 bytes

[2021-10-26 12:20:07,235]mapper_test.py:224:[INFO]: area: 4987 level: 9
[2021-10-26 14:12:45,540]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-26 14:12:45,541]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:45,541]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:45,873]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38916096 bytes

[2021-10-26 14:12:45,905]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-26 14:12:45,905]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:46,472]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :7485
		klut.num_gates():4473
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :349
		LUT fanins:3	 numbers :1113
		LUT fanins:4	 numbers :3008
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 19935232 bytes

[2021-10-26 14:12:46,472]mapper_test.py:224:[INFO]: area: 4473 level: 9
[2021-10-29 16:09:50,447]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-10-29 16:09:50,447]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:50,448]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:50,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39149568 bytes

[2021-10-29 16:09:50,808]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-10-29 16:09:50,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:51,391]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :9677
		klut.num_gates():6665
		max delay       :10
		max area        :6629
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :861
		LUT fanins:3	 numbers :1431
		LUT fanins:4	 numbers :4370
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
Peak memory: 20156416 bytes

[2021-10-29 16:09:51,392]mapper_test.py:224:[INFO]: area: 6665 level: 10
[2021-11-03 09:51:24,723]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-03 09:51:24,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:24,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:25,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39051264 bytes

[2021-11-03 09:51:25,095]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-03 09:51:25,095]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:26,165]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :9677
		klut.num_gates():6665
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :861
		LUT fanins:3	 numbers :1431
		LUT fanins:4	 numbers :4370
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig_output.v
	Peak memory: 21909504 bytes

[2021-11-03 09:51:26,166]mapper_test.py:226:[INFO]: area: 6665 level: 9
[2021-11-03 10:03:32,615]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-03 10:03:32,615]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:32,615]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:32,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38760448 bytes

[2021-11-03 10:03:32,980]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-03 10:03:32,980]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:34,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :9809
		klut.num_gates():6797
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :964
		LUT fanins:3	 numbers :1384
		LUT fanins:4	 numbers :4446
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig_output.v
	Peak memory: 21966848 bytes

[2021-11-03 10:03:34,046]mapper_test.py:226:[INFO]: area: 6797 level: 9
[2021-11-03 13:43:32,082]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-03 13:43:32,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:32,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:32,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38764544 bytes

[2021-11-03 13:43:32,447]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-03 13:43:32,448]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:33,533]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :9809
		klut.num_gates():6797
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :964
		LUT fanins:3	 numbers :1384
		LUT fanins:4	 numbers :4446
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig_output.v
	Peak memory: 21884928 bytes

[2021-11-03 13:43:33,534]mapper_test.py:226:[INFO]: area: 6797 level: 9
[2021-11-03 13:49:47,886]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-03 13:49:47,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:47,887]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:48,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38957056 bytes

[2021-11-03 13:49:48,250]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-03 13:49:48,250]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:49,338]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :9809
		klut.num_gates():6797
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :964
		LUT fanins:3	 numbers :1384
		LUT fanins:4	 numbers :4446
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig_output.v
	Peak memory: 22110208 bytes

[2021-11-03 13:49:49,339]mapper_test.py:226:[INFO]: area: 6797 level: 9
[2021-11-04 15:56:41,528]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-04 15:56:41,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:41,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:41,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38932480 bytes

[2021-11-04 15:56:41,902]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-04 15:56:41,903]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:43,022]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
	Report mapping result:
		klut_size()     :7419
		klut.num_gates():4407
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :1078
		LUT fanins:4	 numbers :2851
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig_output.v
	Peak memory: 21544960 bytes

[2021-11-04 15:56:43,022]mapper_test.py:226:[INFO]: area: 4407 level: 9
[2021-11-16 12:27:53,804]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-16 12:27:53,805]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:53,806]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:54,139]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38936576 bytes

[2021-11-16 12:27:54,172]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-16 12:27:54,172]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:54,771]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.182876 secs
	Report mapping result:
		klut_size()     :7419
		klut.num_gates():4407
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :1078
		LUT fanins:4	 numbers :2851
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 19910656 bytes

[2021-11-16 12:27:54,771]mapper_test.py:228:[INFO]: area: 4407 level: 9
[2021-11-16 14:16:50,246]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-16 14:16:50,246]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:50,246]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:50,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38899712 bytes

[2021-11-16 14:16:50,615]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-16 14:16:50,615]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:51,218]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.185106 secs
	Report mapping result:
		klut_size()     :7419
		klut.num_gates():4407
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :1078
		LUT fanins:4	 numbers :2851
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 19906560 bytes

[2021-11-16 14:16:51,219]mapper_test.py:228:[INFO]: area: 4407 level: 9
[2021-11-16 14:23:10,118]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-16 14:23:10,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:10,118]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:10,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38903808 bytes

[2021-11-16 14:23:10,488]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-16 14:23:10,488]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:11,141]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.182986 secs
	Report mapping result:
		klut_size()     :7419
		klut.num_gates():4407
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :475
		LUT fanins:3	 numbers :1078
		LUT fanins:4	 numbers :2851
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 20070400 bytes

[2021-11-16 14:23:11,142]mapper_test.py:228:[INFO]: area: 4407 level: 9
[2021-11-17 16:35:50,458]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-17 16:35:50,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:50,459]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:50,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38916096 bytes

[2021-11-17 16:35:50,819]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-17 16:35:50,819]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:51,417]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.182338 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 20590592 bytes

[2021-11-17 16:35:51,418]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-18 10:18:21,603]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-18 10:18:21,603]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:21,604]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:21,935]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38703104 bytes

[2021-11-18 10:18:21,968]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-18 10:18:21,968]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:22,711]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.320357 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4338
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 22441984 bytes

[2021-11-18 10:18:22,712]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-23 16:11:12,286]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-23 16:11:12,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:12,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:12,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38993920 bytes

[2021-11-23 16:11:12,655]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-23 16:11:12,656]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:13,389]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.315318 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4338
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 22294528 bytes

[2021-11-23 16:11:13,390]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-23 16:42:10,364]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-23 16:42:10,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:10,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:10,698]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39092224 bytes

[2021-11-23 16:42:10,729]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-23 16:42:10,729]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:11,506]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.317167 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4338
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 22298624 bytes

[2021-11-23 16:42:11,507]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-24 11:38:36,906]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 11:38:36,906]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:36,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:37,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38940672 bytes

[2021-11-24 11:38:37,279]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 11:38:37,279]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:37,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.009327 secs
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 20074496 bytes

[2021-11-24 11:38:37,704]mapper_test.py:228:[INFO]: area: 4987 level: 9
[2021-11-24 12:01:51,246]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 12:01:51,246]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:51,246]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:51,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38707200 bytes

[2021-11-24 12:01:51,608]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 12:01:51,609]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:52,034]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.009309 secs
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 19918848 bytes

[2021-11-24 12:01:52,035]mapper_test.py:228:[INFO]: area: 4987 level: 9
[2021-11-24 12:05:30,540]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 12:05:30,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:30,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:30,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38789120 bytes

[2021-11-24 12:05:30,901]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 12:05:30,901]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:31,493]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.182061 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 20480000 bytes

[2021-11-24 12:05:31,493]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-24 12:11:12,384]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 12:11:12,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:12,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:12,716]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38871040 bytes

[2021-11-24 12:11:12,748]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 12:11:12,748]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:13,211]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
[i] total time =  0.06 secs
Mapping time: 0.05704 secs
	Report mapping result:
		klut_size()     :6419
		klut.num_gates():3407
		max delay       :16
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :346
		LUT fanins:3	 numbers :642
		LUT fanins:4	 numbers :2416
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 47046656 bytes

[2021-11-24 12:11:13,211]mapper_test.py:228:[INFO]: area: 3407 level: 16
[2021-11-24 12:57:29,015]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 12:57:29,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:29,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:29,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.13 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 39014400 bytes

[2021-11-24 12:57:29,380]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 12:57:29,380]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:29,971]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.182323 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 20467712 bytes

[2021-11-24 12:57:29,972]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-24 13:08:09,584]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 13:08:09,584]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:09,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:09,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38957056 bytes

[2021-11-24 13:08:09,949]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 13:08:09,949]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:16,035]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.18241 secs
Mapping time: 0.306351 secs
	Report mapping result:
		klut_size()     :7350
		klut.num_gates():4338
		max delay       :9
		max area        :4300
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :432
		LUT fanins:3	 numbers :372
		LUT fanins:4	 numbers :3531
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 35864576 bytes

[2021-11-24 13:08:16,035]mapper_test.py:228:[INFO]: area: 4338 level: 9
[2021-11-24 13:31:16,145]mapper_test.py:79:[INFO]: run case "pci_bridge32_comb"
[2021-11-24 13:31:16,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:16,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:16,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9266.  Ch =     0.  Total mem =    1.83 MB. Peak cut mem =    0.11 MB.
P:  Del =    9.00.  Ar =    4942.0.  Edge =    16539.  Cut =    48569.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3907.0.  Edge =    14558.  Cut =    48147.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3793.0.  Edge =    13914.  Cut =    48327.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3771.0.  Edge =    13859.  Cut =    48327.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3745.0.  Edge =    13815.  Cut =    35694.  T =     0.01 sec
E:  Del =    9.00.  Ar =    3744.0.  Edge =    13811.  Cut =    35694.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3738.0.  Edge =    13431.  Cut =    34892.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3738.0.  Edge =    13432.  Cut =    34892.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3736.0.  Edge =    13427.  Cut =    34798.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3736.0.  Edge =    13428.  Cut =    34798.  T =     0.01 sec
Total time =     0.12 sec
Duplicated 10 gates to decouple the CO drivers.
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =       10      0.27 %
And          =     1457     38.87 %
Or           =        0      0.00 %
Other        =     2279     60.81 %
TOTAL        =     3748    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =  167.    16.2 %
Level =    2.  COs =   83.    24.1 %
Level =    3.  COs =   43.    28.3 %
Level =    4.  COs =  124.    40.1 %
Level =    5.  COs =  173.    56.7 %
Level =    6.  COs =   80.    64.4 %
Level =    7.  COs =   51.    69.3 %
Level =    8.  COs =   77.    76.6 %
Level =    9.  COs =  244.   100.0 %
Peak memory: 38817792 bytes

[2021-11-24 13:31:16,500]mapper_test.py:160:[INFO]: area: 3746 level: 9
[2021-11-24 13:31:16,501]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:22,106]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.opt.aig
Mapping time: 0.00927 secs
Mapping time: 0.014709 secs
	Report mapping result:
		klut_size()     :7999
		klut.num_gates():4987
		max delay       :9
		max area        :4958
	LUTs statics:
		LUT fanins:1	 numbers :3
		LUT fanins:2	 numbers :853
		LUT fanins:3	 numbers :1572
		LUT fanins:4	 numbers :2559
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pci_bridge32_comb/pci_bridge32_comb.ifpga.v
	Peak memory: 35864576 bytes

[2021-11-24 13:31:22,106]mapper_test.py:228:[INFO]: area: 4987 level: 9
