

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Sat Jun  4 16:23:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.746|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  53873|  53873|  53873|  53873|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_height  |  53872|  53872|       296|          -|          -|   182|    no    |
        | + loop_width  |    293|    293|         3|          1|          1|   292|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      0|       0|     876|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      78|    -|
|Memory           |        3|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     117|    -|
|Register         |        -|      -|     236|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      2|     236|    1071|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |TOP_fuct_mux_32_8hbi_U67  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U68  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U69  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U70  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U71  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    |TOP_fuct_mux_32_8hbi_U72  |TOP_fuct_mux_32_8hbi  |        0|      0|  0|  13|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  78|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |TOP_fuct_mac_mulaibs_U73  |TOP_fuct_mac_mulaibs  | i0 + i1 * i2 |
    |TOP_fuct_mac_mulajbC_U74  |TOP_fuct_mac_mulajbC  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_10_1_2_fu_1043_p2              |     *    |      0|  0|  40|           4|           8|
    |r_V_10_1_fu_1017_p2                |     *    |      0|  0|  40|           3|           8|
    |r_V_10_2_1_fu_1075_p2              |     *    |      0|  0|  40|           3|           8|
    |r_V_10_2_fu_1062_p2                |     *    |      0|  0|  40|           2|           8|
    |ImagLoc_x_fu_670_p2                |     +    |      0|  0|  17|           2|          10|
    |i_V_fu_356_p2                      |     +    |      0|  0|  15|           8|           1|
    |j_V_fu_648_p2                      |     +    |      0|  0|  16|           9|           1|
    |p_Val2_1_fu_1146_p2                |     +    |      0|  0|  19|           8|           8|
    |p_Val2_s_fu_1114_p2                |     +    |      0|  0|  19|          12|          12|
    |p_assign_6_1_fu_488_p2             |     +    |      0|  0|  16|           3|           9|
    |p_assign_6_2_fu_514_p2             |     +    |      0|  0|  16|           3|           9|
    |sum_V_1_1_fu_1033_p2               |     +    |      0|  0|  19|          12|          12|
    |tmp3_fu_1088_p2                    |     +    |      0|  0|  19|          12|          12|
    |tmp4_fu_1104_p2                    |     +    |      0|  0|  18|          11|          11|
    |tmp5_fu_1094_p2                    |     +    |      0|  0|  17|          10|          10|
    |tmp6_fu_1128_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp7_fu_1140_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp8_fu_1134_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_14_fu_412_p2                   |     +    |      0|  0|  16|           2|           9|
    |tmp_30_cast_fu_418_p2              |     +    |      0|  0|   9|           2|           2|
    |tmp_31_fu_600_p2                   |     +    |      0|  0|   9|           1|           2|
    |tmp_38_fu_1052_p2                  |     +    |      0|  0|  19|           8|           8|
    |col_assign_3_t_fu_821_p2           |     -    |      0|  0|   9|           1|           2|
    |p_assign_1_fu_710_p2               |     -    |      0|  0|  17|           1|          10|
    |p_assign_2_fu_734_p2               |     -    |      0|  0|  17|          10|          10|
    |p_assign_7_fu_458_p2               |     -    |      0|  0|  16|           1|           9|
    |p_assign_8_fu_482_p2               |     -    |      0|  0|  11|           3|           2|
    |r_V_s_fu_992_p2                    |     -    |      0|  0|  16|           1|           9|
    |tmp_48_fu_568_p2                   |     -    |      0|  0|  11|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_933                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op165_store_state4    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_444_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_798_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_696_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1174_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_764_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_fu_642_p2            |   icmp   |      0|  0|  13|           9|           9|
    |exitcond461_i_fu_350_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp1_fu_664_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |icmp_fu_384_p2                     |   icmp   |      0|  0|  11|           7|           1|
    |not_i_i_fu_1168_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_11_fu_728_p2                   |   icmp   |      0|  0|  13|          10|           9|
    |tmp_120_1_fu_396_p2                |   icmp   |      0|  0|  11|           8|           1|
    |tmp_12_fu_402_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_16_fu_438_p2                   |   icmp   |      0|  0|  13|           9|           8|
    |tmp_18_fu_476_p2                   |   icmp   |      0|  0|  13|           9|           8|
    |tmp_1_fu_390_p2                    |   icmp   |      0|  0|  11|           8|           1|
    |tmp_2_fu_362_p2                    |   icmp   |      0|  0|  11|           8|           8|
    |tmp_9_fu_690_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_786_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_758_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_fu_1188_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_838_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_857_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_876_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_9_fu_1194_p3                |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_740_p3               |  select  |      0|  0|  10|           1|          10|
    |p_mux_i_i_cast_fu_1180_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_fu_464_p3              |  select  |      0|  0|   9|           1|           9|
    |p_p2_i497_i_p_assign_8_fu_540_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_716_p3                 |  select  |      0|  0|  10|           1|          10|
    |src_kernel_win_0_va_6_fu_930_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_948_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_966_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_586_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_33_fu_624_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_44_fu_578_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_47_fu_616_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_770_p3                        |  select  |      0|  0|  11|           1|          11|
    |y_fu_548_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_684_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_432_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_t_fu_556_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_1_t_fu_594_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_2_t_fu_632_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_27_fu_562_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_50_fu_606_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_76_0_not_fu_368_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_9_not_fu_752_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_1162_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 876|         318|         440|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |  15|          3|    1|          3|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_311              |   9|          2|    9|         18|
    |t_V_reg_300                |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 117|         24|   38|         96|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |brmerge_reg_1434                  |   1|   0|    1|          0|
    |exitcond460_i_reg_1416            |   1|   0|    1|          0|
    |i_V_reg_1367                      |   8|   0|    8|          0|
    |icmp_reg_1381                     |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1441       |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1447       |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1453       |  11|   0|   11|          0|
    |or_cond_i_i_reg_1425              |   1|   0|    1|          0|
    |or_cond_i_reg_1459                |   1|   0|    1|          0|
    |or_cond_i_reg_1459_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Val2_9_reg_1463                 |   8|   0|    8|          0|
    |right_border_buf_0_1_fu_166       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_170       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_174       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_178       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_182       |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_162       |   8|   0|    8|          0|
    |row_assign_10_0_t_reg_1401        |   2|   0|    2|          0|
    |row_assign_10_1_t_reg_1406        |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1411        |   2|   0|    2|          0|
    |src_kernel_win_0_va_1_fu_142      |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_146      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_150      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_154      |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_158      |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_138        |   8|   0|    8|          0|
    |t_V_2_reg_311                     |   9|   0|    9|          0|
    |t_V_reg_300                       |   8|   0|    8|          0|
    |tmp_120_1_reg_1390                |   1|   0|    1|          0|
    |tmp_12_reg_1394                   |   1|   0|    1|          0|
    |tmp_161_0_1_cast_reg_1333         |  10|   0|   10|          0|
    |tmp_161_0_2_cast_reg_1338         |  10|   0|   10|          0|
    |tmp_161_1_2_cast_reg_1348         |   4|   0|   12|          8|
    |tmp_161_1_cast_reg_1343           |  11|   0|   11|          0|
    |tmp_161_2_1_cast_reg_1358         |   3|   0|   11|          8|
    |tmp_161_2_cast_reg_1353           |  10|   0|   10|          0|
    |tmp_1_reg_1386                    |   1|   0|    1|          0|
    |tmp_2_reg_1372                    |   1|   0|    1|          0|
    |tmp_55_reg_1429                   |   2|   0|    2|          0|
    |tmp_76_0_not_reg_1376             |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 236|   0|  252|         16|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	6  / (exitcond460_i)
	5  / (!exitcond460_i)
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 21 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 22 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 23 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 24 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 25 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 26 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_161_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'sext' 'tmp_161_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_161_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'sext' 'tmp_161_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_161_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'sext' 'tmp_161_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_161_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'zext' 'tmp_161_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_161_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'tmp_161_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_161_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'zext' 'tmp_161_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.65ns)   --->   "br label %0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_V_cast = zext i8 %t_V to i9" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%exitcond461_i = icmp eq i8 %t_V, -74" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 182, i64 182, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.76ns)   --->   "%i_V = add i8 %t_V, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'add' 'i_V' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_int<8>, int, 800, 1280, 3, 3>.exit", label %1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%tmp_2 = icmp ult i8 %t_V, -76" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'icmp' 'tmp_2' <Predicate = (!exitcond461_i)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.28ns)   --->   "%tmp_76_0_not = xor i1 %tmp_2, true" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'xor' 'tmp_76_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_28 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %t_V, i32 1, i32 7)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'partselect' 'tmp_28' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.81ns)   --->   "%icmp = icmp ne i7 %tmp_28, 0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%tmp_1 = icmp eq i8 %t_V, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'icmp' 'tmp_1' <Predicate = (!exitcond461_i)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%tmp_120_1 = icmp eq i8 %t_V, 0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'icmp' 'tmp_120_1' <Predicate = (!exitcond461_i)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.84ns)   --->   "%tmp_12 = icmp ugt i8 %t_V, -76" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'tmp_12' <Predicate = (!exitcond461_i)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i8 %t_V to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'trunc' 'tmp_32' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.76ns)   --->   "%tmp_14 = add i9 -1, %t_V_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'add' 'tmp_14' <Predicate = (!exitcond461_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.54ns)   --->   "%tmp_30_cast = add i2 -1, %tmp_32" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'add' 'tmp_30_cast' <Predicate = (!exitcond461_i)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_14, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'bitselect' 'tmp_35' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%rev = xor i1 %tmp_35, true" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'xor' 'rev' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%tmp_16 = icmp slt i9 %tmp_14, 180" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'icmp' 'tmp_16' <Predicate = (!exitcond461_i)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%or_cond_i496_i = and i1 %tmp_16, %rev" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'and' 'or_cond_i496_i' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_14, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'bitselect' 'tmp_36' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.76ns)   --->   "%p_assign_7 = sub i9 1, %t_V_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'sub' 'p_assign_7' <Predicate = (!exitcond461_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.39ns)   --->   "%p_p2_i497_i = select i1 %tmp_36, i9 %p_assign_7, i9 %tmp_14" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'select' 'p_p2_i497_i' <Predicate = (!exitcond461_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i9 %p_p2_i497_i to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'trunc' 'tmp_37' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.88ns)   --->   "%tmp_18 = icmp slt i9 %p_p2_i497_i, 180" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'icmp' 'tmp_18' <Predicate = (!exitcond461_i)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.54ns)   --->   "%p_assign_8 = sub i2 -2, %tmp_37" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'sub' 'p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.76ns)   --->   "%p_assign_6_1 = add i9 -2, %t_V_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'add' 'p_assign_6_1' <Predicate = (!exitcond461_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_assign_6_1, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'bitselect' 'tmp_39' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_assign_6_1, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'bitselect' 'tmp_40' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i8 %t_V to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'trunc' 'tmp_42' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.76ns)   --->   "%p_assign_6_2 = add i9 -3, %t_V_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'add' 'p_assign_6_2' <Predicate = (!exitcond461_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_assign_6_2, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'bitselect' 'tmp_43' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_assign_6_2, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'bitselect' 'tmp_45' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_46 = trunc i8 %t_V to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'trunc' 'tmp_46' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%p_p2_i497_i_p_assign_8 = select i1 %tmp_18, i2 %tmp_37, i2 %p_assign_8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'select' 'p_p2_i497_i_p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%y = select i1 %or_cond_i496_i, i2 %tmp_30_cast, i2 %p_p2_i497_i_p_assign_8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'select' 'y' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.28ns) (out node of the LUT)   --->   "%row_assign_10_0_t = xor i2 %y, -1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'xor' 'row_assign_10_0_t' <Predicate = (!exitcond461_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_27 = xor i2 %tmp_32, -2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'xor' 'tmp_27' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%tmp_48 = sub i2 -2, %tmp_42" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'sub' 'tmp_48' <Predicate = (!exitcond461_i)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_49 = trunc i9 %p_assign_6_1 to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'trunc' 'tmp_49' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_44 = select i1 %tmp_40, i2 %tmp_48, i2 %tmp_49" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'select' 'tmp_44' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_29 = select i1 %tmp_39, i2 %tmp_44, i2 %tmp_27" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'select' 'tmp_29' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%row_assign_10_1_t = xor i2 %tmp_29, -1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'xor' 'row_assign_10_1_t' <Predicate = (!exitcond461_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.54ns)   --->   "%tmp_31 = add i2 1, %tmp_32" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'add' 'tmp_31' <Predicate = (!exitcond461_i)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_50 = xor i2 %tmp_46, -1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'xor' 'tmp_50' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_51 = trunc i9 %p_assign_6_2 to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'trunc' 'tmp_51' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_47 = select i1 %tmp_45, i2 %tmp_50, i2 %tmp_51" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'select' 'tmp_47' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_33 = select i1 %tmp_43, i2 %tmp_47, i2 %tmp_31" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'select' 'tmp_33' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%row_assign_10_2_t = xor i2 %tmp_33, -1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'xor' 'row_assign_10_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "br label %2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'br' <Predicate = (!exitcond461_i)> <Delay = 0.65>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 91 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%t_V_2 = phi i9 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 92 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%t_V_2_cast = zext i9 %t_V_2 to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'zext' 't_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.88ns)   --->   "%exitcond460_i = icmp eq i9 %t_V_2, -220" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.77ns)   --->   "%j_V = add i9 %t_V_2, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'add' 'j_V' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %t_V_2, i32 1, i32 8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'partselect' 'tmp_52' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.84ns)   --->   "%icmp1 = icmp ne i8 %tmp_52, 0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'icmp1' <Predicate = (!exitcond460_i)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.77ns)   --->   "%ImagLoc_x = add i10 -1, %t_V_2_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ImagLoc_x, i32 9)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'bitselect' 'tmp_53' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev3 = xor i1 %tmp_53, true" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'xor' 'rev3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.91ns)   --->   "%tmp_9 = icmp slt i10 %ImagLoc_x, 290" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'icmp' 'tmp_9' <Predicate = (!exitcond460_i)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_9, %rev3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %ImagLoc_x, i32 9)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'bitselect' 'tmp_54' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.77ns)   --->   "%p_assign_1 = sub i10 1, %t_V_2_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.40ns)   --->   "%p_p2_i_i = select i1 %tmp_54, i10 %p_assign_1, i10 %ImagLoc_x" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast = sext i10 %p_p2_i_i to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.91ns)   --->   "%tmp_11 = icmp slt i10 %p_p2_i_i, 290" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'icmp' 'tmp_11' <Predicate = (!exitcond460_i)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.78ns)   --->   "%p_assign_2 = sub i10 -446, %p_p2_i_i" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i10 %ImagLoc_x, i10 %p_assign_2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'select' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i10 %p_assign_3 to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'zext' 'sel_tmp_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_9_not = xor i1 %tmp_9, true" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'xor' 'tmp_9_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_53, %tmp_9_not" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.28ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_11, %sel_tmp7" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.40ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i11 %p_p2_i_i_cast, i11 %sel_tmp_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i11 %x to i32" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'sext' 'col_assign_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i11 %x to i2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'trunc' 'tmp_55' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.28ns)   --->   "%brmerge = or i1 %tmp_9, %tmp_76_0_not" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %col_assign_cast to i64" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'zext' 'tmp_22' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_22" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.23ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_22" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.23ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_22" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_120_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 130 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.28ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.74>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 134 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 292, i64 292, i64 0)"   --->   Operation 135 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'specregionbegin' 'tmp_8' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str248) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'specpipeline' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str35) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 146 [1/2] (1.23ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 147 [1/1] (0.54ns)   --->   "%col_assign_3_t = sub i2 1, %tmp_55" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'sub' 'col_assign_3_t' <Predicate = (!exitcond460_i)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.40ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_3_t)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'mux' 'tmp_23' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.39ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_23" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/2] (1.23ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 151 [1/1] (0.40ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_3_t)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'mux' 'tmp_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.39ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_24" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 153 [1/2] (1.23ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 154 [1/1] (0.40ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_3_t)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'mux' 'tmp_25' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.39ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_25" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (1.83ns)   --->   "%tmp_65 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'read' 'tmp_65' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 157 [1/1] (1.23ns)   --->   "store i8 %tmp_65, i8* %k_buf_0_val_5_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.23ns)   --->   "store i8 %tmp_65, i8* %k_buf_0_val_4_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_120_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_120_1)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (1.23ns)   --->   "store i8 %tmp_65, i8* %k_buf_0_val_3_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_1)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (1.23ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 166 [1/1] (1.23ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 167 [1/1] (1.83ns)   --->   "%tmp_57 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'read' 'tmp_57' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 168 [1/1] (1.23ns)   --->   "store i8 %tmp_57, i8* %k_buf_0_val_3_addr, align 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_2)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.40ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_t)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'mux' 'tmp_26' <Predicate = (!exitcond460_i & tmp_12)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.39ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_12, i8 %tmp_26, i8 %col_buf_0_val_0_0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond460_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.40ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'mux' 'tmp_30' <Predicate = (!exitcond460_i & tmp_12)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.39ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_12, i8 %tmp_30, i8 %col_buf_0_val_1_0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond460_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.40ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'mux' 'tmp_34' <Predicate = (!exitcond460_i & tmp_12)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.39ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_12, i8 %tmp_34, i8 %col_buf_0_val_2_0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond460_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'load' 'src_kernel_win_0_va_9' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'load' 'src_kernel_win_0_va_10' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_4" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'src_kernel_win_0_va_12' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_5" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'src_kernel_win_0_va_13' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%r_V_0_cast = zext i8 %src_kernel_win_0_va_13 to i9" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'r_V_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.76ns)   --->   "%r_V_s = sub i9 0, %r_V_0_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'sub' 'r_V_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_162_0_cast = sext i9 %r_V_s to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'sext' 'tmp_162_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_0_1_cast = zext i8 %src_kernel_win_0_va_12 to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'r_V_0_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.49ns) (grouped into DSP with root node sum_V_0_1)   --->   "%r_V_10_0_1 = mul i10 %tmp_161_0_1_cast, %r_V_0_1_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'mul' 'r_V_10_0_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_1)   --->   "%tmp_162_0_1_cast = sext i10 %r_V_10_0_1 to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'sext' 'tmp_162_0_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (2.03ns) (root node of the DSP)   --->   "%sum_V_0_1 = add i11 %tmp_162_0_cast, %tmp_162_0_1_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'add' 'sum_V_0_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%r_V_0_2_cast = zext i8 %src_kernel_win_0_va_8 to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'zext' 'r_V_0_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.49ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_10_0_2 = mul i10 %tmp_161_0_2_cast, %r_V_0_2_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'mul' 'r_V_10_0_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp_162_0_2_cast_cas = sext i10 %r_V_10_0_2 to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'sext' 'tmp_162_0_2_cast_cas' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (2.03ns) (root node of the DSP)   --->   "%sum_V_0_2 = add i11 %tmp_162_0_2_cast_cas, %sum_V_0_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'add' 'sum_V_0_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = sext i11 %sum_V_0_2 to i12" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'sext' 'sum_V_0_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i8 %src_kernel_win_0_va_11 to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'r_V_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.65ns)   --->   "%r_V_10_1 = mul i11 %tmp_161_1_cast, %r_V_1_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'mul' 'r_V_10_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_162_1_cast_cast = sext i11 %r_V_10_1 to i12" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'sext' 'tmp_162_1_cast_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i11 %r_V_10_1 to i8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'trunc' 'tmp_58' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i11 %sum_V_0_2 to i8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'trunc' 'tmp_59' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.79ns)   --->   "%sum_V_1_1 = add i12 %tmp_162_1_cast_cast, %sum_V_0_2_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'add' 'sum_V_1_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%r_V_1_2_cast = zext i8 %src_kernel_win_0_va_7 to i12" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'zext' 'r_V_1_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.65ns)   --->   "%r_V_10_1_2 = mul i12 %tmp_161_1_2_cast, %r_V_1_2_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'mul' 'r_V_10_1_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i12 %r_V_10_1_2 to i8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'trunc' 'tmp_60' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_38 = add i8 %tmp_59, %tmp_58" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'add' 'tmp_38' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_10 to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'zext' 'r_V_2_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.65ns)   --->   "%r_V_10_2 = mul i10 %tmp_161_2_cast, %r_V_2_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'mul' 'r_V_10_2' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i10 %r_V_10_2 to i8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'trunc' 'tmp_61' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%r_V_2_1_cast = zext i8 %src_kernel_win_0_va_9 to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'zext' 'r_V_2_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.65ns)   --->   "%r_V_10_2_1 = mul i11 %tmp_161_2_1_cast, %r_V_2_1_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'mul' 'r_V_10_2_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i11 %r_V_10_2_1 to i8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'trunc' 'tmp_62' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_162_2_2_cast_cas = zext i8 %src_kernel_win_0_va_6 to i10" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'zext' 'tmp_162_2_2_cast_cas' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i12 %r_V_10_1_2, %sum_V_1_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'add' 'tmp3' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.78ns)   --->   "%tmp5 = add i10 %tmp_162_2_2_cast_cas, %r_V_10_2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'add' 'tmp5' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i10 %tmp5 to i11" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'sext' 'tmp5_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.79ns)   --->   "%tmp4 = add i11 %r_V_10_2_1, %tmp5_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'add' 'tmp4' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i11 %tmp4 to i12" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'sext' 'tmp4_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %tmp3, %tmp4_cast" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'add' 'p_Val2_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.86> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'bitselect' 'p_Result_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp6 = add i8 %tmp_38, %tmp_60" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'add' 'tmp6' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.76ns)   --->   "%tmp8 = add i8 %src_kernel_win_0_va_6, %tmp_62" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'add' 'tmp8' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_61, %tmp8" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'add' 'tmp7' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 226 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp6, %tmp7" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'add' 'p_Val2_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_41 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 8, i32 11)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'partselect' 'tmp_41' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.28ns)   --->   "%tmp_i_i = xor i1 %p_Result_s, true" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'xor' 'tmp_i_i' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.72ns)   --->   "%not_i_i = icmp ne i4 %tmp_41, 0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'icmp' 'not_i_i' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%overflow = and i1 %not_i_i, %tmp_i_i" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'and' 'overflow' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'select' 'p_mux_i_i_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_1_i_i = or i1 %p_Result_s, %overflow" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'or' 'tmp_1_i_i' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %tmp_1_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'select' 'p_Val2_9' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'load' 'src_kernel_win_0_va_14' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va_2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_4" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_8)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_5" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_3" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_14, i8* %src_kernel_win_0_va_1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 245 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_9)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'write' <Predicate = (or_cond_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'specregionend' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "br label %0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
right_border_buf_0_2   (alloca           ) [ 0011111]
right_border_buf_0_3   (alloca           ) [ 0011111]
right_border_buf_0_4   (alloca           ) [ 0011111]
right_border_buf_0_5   (alloca           ) [ 0011111]
StgValue_19            (specinterface    ) [ 0000000]
StgValue_20            (specinterface    ) [ 0000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
rbegin_i_i             (specregionbegin  ) [ 0000000]
rend_i_i_0             (specregionend    ) [ 0000000]
tmp_161_0_1_cast       (sext             ) [ 0011111]
tmp_161_0_2_cast       (sext             ) [ 0011111]
tmp_161_1_cast         (sext             ) [ 0011111]
tmp_161_1_2_cast       (zext             ) [ 0011111]
tmp_161_2_cast         (sext             ) [ 0011111]
tmp_161_2_1_cast       (zext             ) [ 0011111]
StgValue_38            (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
t_V_cast               (zext             ) [ 0000000]
exitcond461_i          (icmp             ) [ 0011111]
StgValue_42            (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
StgValue_44            (br               ) [ 0000000]
StgValue_45            (specloopname     ) [ 0000000]
tmp                    (specregionbegin  ) [ 0001111]
tmp_2                  (icmp             ) [ 0001110]
tmp_76_0_not           (xor              ) [ 0001110]
tmp_28                 (partselect       ) [ 0000000]
icmp                   (icmp             ) [ 0001110]
tmp_1                  (icmp             ) [ 0001110]
tmp_120_1              (icmp             ) [ 0001110]
tmp_12                 (icmp             ) [ 0001110]
tmp_32                 (trunc            ) [ 0000000]
tmp_14                 (add              ) [ 0000000]
tmp_30_cast            (add              ) [ 0000000]
tmp_35                 (bitselect        ) [ 0000000]
rev                    (xor              ) [ 0000000]
tmp_16                 (icmp             ) [ 0000000]
or_cond_i496_i         (and              ) [ 0000000]
tmp_36                 (bitselect        ) [ 0000000]
p_assign_7             (sub              ) [ 0000000]
p_p2_i497_i            (select           ) [ 0000000]
tmp_37                 (trunc            ) [ 0000000]
tmp_18                 (icmp             ) [ 0000000]
p_assign_8             (sub              ) [ 0000000]
p_assign_6_1           (add              ) [ 0000000]
tmp_39                 (bitselect        ) [ 0000000]
tmp_40                 (bitselect        ) [ 0000000]
tmp_42                 (trunc            ) [ 0000000]
p_assign_6_2           (add              ) [ 0000000]
tmp_43                 (bitselect        ) [ 0000000]
tmp_45                 (bitselect        ) [ 0000000]
tmp_46                 (trunc            ) [ 0000000]
p_p2_i497_i_p_assign_8 (select           ) [ 0000000]
y                      (select           ) [ 0000000]
row_assign_10_0_t      (xor              ) [ 0001110]
tmp_27                 (xor              ) [ 0000000]
tmp_48                 (sub              ) [ 0000000]
tmp_49                 (trunc            ) [ 0000000]
tmp_44                 (select           ) [ 0000000]
tmp_29                 (select           ) [ 0000000]
row_assign_10_1_t      (xor              ) [ 0001110]
tmp_31                 (add              ) [ 0000000]
tmp_50                 (xor              ) [ 0000000]
tmp_51                 (trunc            ) [ 0000000]
tmp_47                 (select           ) [ 0000000]
tmp_33                 (select           ) [ 0000000]
row_assign_10_2_t      (xor              ) [ 0001110]
StgValue_90            (br               ) [ 0011111]
StgValue_91            (ret              ) [ 0000000]
t_V_2                  (phi              ) [ 0001010]
t_V_2_cast             (zext             ) [ 0000000]
exitcond460_i          (icmp             ) [ 0011111]
j_V                    (add              ) [ 0011111]
tmp_52                 (partselect       ) [ 0000000]
icmp1                  (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
tmp_53                 (bitselect        ) [ 0000000]
rev3                   (xor              ) [ 0000000]
tmp_9                  (icmp             ) [ 0000000]
or_cond_i_i            (and              ) [ 0011111]
tmp_54                 (bitselect        ) [ 0000000]
p_assign_1             (sub              ) [ 0000000]
p_p2_i_i               (select           ) [ 0000000]
p_p2_i_i_cast          (sext             ) [ 0000000]
tmp_11                 (icmp             ) [ 0000000]
p_assign_2             (sub              ) [ 0000000]
p_assign_3             (select           ) [ 0000000]
sel_tmp_cast           (zext             ) [ 0000000]
tmp_9_not              (xor              ) [ 0000000]
sel_tmp7               (or               ) [ 0000000]
sel_tmp8               (and              ) [ 0000000]
x                      (select           ) [ 0000000]
col_assign_cast        (sext             ) [ 0000000]
tmp_55                 (trunc            ) [ 0001100]
brmerge                (or               ) [ 0001100]
tmp_22                 (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
StgValue_125           (br               ) [ 0000000]
StgValue_126           (br               ) [ 0000000]
StgValue_127           (br               ) [ 0000000]
StgValue_128           (br               ) [ 0000000]
StgValue_129           (br               ) [ 0000000]
StgValue_130           (br               ) [ 0000000]
StgValue_131           (br               ) [ 0000000]
or_cond_i              (and              ) [ 0001110]
StgValue_133           (br               ) [ 0000000]
right_border_buf_0_6   (load             ) [ 0000000]
StgValue_135           (speclooptripcount) [ 0000000]
StgValue_136           (br               ) [ 0000000]
right_border_buf_0_7   (load             ) [ 0000000]
right_border_buf_0_8   (load             ) [ 0000000]
right_border_buf_0_9   (load             ) [ 0000000]
right_border_buf_0_10  (load             ) [ 0000000]
right_border_buf_0_11  (load             ) [ 0000000]
StgValue_142           (specloopname     ) [ 0000000]
tmp_8                  (specregionbegin  ) [ 0000000]
StgValue_144           (specpipeline     ) [ 0000000]
StgValue_145           (specloopname     ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
col_assign_3_t         (sub              ) [ 0000000]
tmp_23                 (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_24                 (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_25                 (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_65                 (read             ) [ 0000000]
StgValue_157           (store            ) [ 0000000]
StgValue_158           (br               ) [ 0000000]
StgValue_159           (store            ) [ 0000000]
StgValue_160           (br               ) [ 0000000]
StgValue_161           (store            ) [ 0000000]
StgValue_162           (br               ) [ 0000000]
right_border_buf_0_12  (load             ) [ 0000000]
right_border_buf_0_13  (load             ) [ 0000000]
StgValue_165           (store            ) [ 0000000]
StgValue_166           (store            ) [ 0000000]
tmp_57                 (read             ) [ 0000000]
StgValue_168           (store            ) [ 0000000]
StgValue_169           (store            ) [ 0000000]
StgValue_170           (store            ) [ 0000000]
StgValue_171           (store            ) [ 0000000]
StgValue_172           (store            ) [ 0000000]
StgValue_173           (store            ) [ 0000000]
StgValue_174           (store            ) [ 0000000]
StgValue_175           (br               ) [ 0000000]
tmp_26                 (mux              ) [ 0000000]
src_kernel_win_0_va_6  (select           ) [ 0000000]
tmp_30                 (mux              ) [ 0000000]
src_kernel_win_0_va_7  (select           ) [ 0000000]
tmp_34                 (mux              ) [ 0000000]
src_kernel_win_0_va_8  (select           ) [ 0000000]
src_kernel_win_0_va_9  (load             ) [ 0000000]
src_kernel_win_0_va_10 (load             ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
src_kernel_win_0_va_12 (load             ) [ 0000000]
src_kernel_win_0_va_13 (load             ) [ 0000000]
r_V_0_cast             (zext             ) [ 0000000]
r_V_s                  (sub              ) [ 0000000]
tmp_162_0_cast         (sext             ) [ 0000000]
r_V_0_1_cast           (zext             ) [ 0000000]
r_V_10_0_1             (mul              ) [ 0000000]
tmp_162_0_1_cast       (sext             ) [ 0000000]
sum_V_0_1              (add              ) [ 0000000]
r_V_0_2_cast           (zext             ) [ 0000000]
r_V_10_0_2             (mul              ) [ 0000000]
tmp_162_0_2_cast_cas   (sext             ) [ 0000000]
sum_V_0_2              (add              ) [ 0000000]
sum_V_0_2_cast         (sext             ) [ 0000000]
r_V_1_cast             (zext             ) [ 0000000]
r_V_10_1               (mul              ) [ 0000000]
tmp_162_1_cast_cast    (sext             ) [ 0000000]
tmp_58                 (trunc            ) [ 0000000]
tmp_59                 (trunc            ) [ 0000000]
sum_V_1_1              (add              ) [ 0000000]
r_V_1_2_cast           (zext             ) [ 0000000]
r_V_10_1_2             (mul              ) [ 0000000]
tmp_60                 (trunc            ) [ 0000000]
tmp_38                 (add              ) [ 0000000]
r_V_2_cast             (zext             ) [ 0000000]
r_V_10_2               (mul              ) [ 0000000]
tmp_61                 (trunc            ) [ 0000000]
r_V_2_1_cast           (zext             ) [ 0000000]
r_V_10_2_1             (mul              ) [ 0000000]
tmp_62                 (trunc            ) [ 0000000]
tmp_162_2_2_cast_cas   (zext             ) [ 0000000]
tmp3                   (add              ) [ 0000000]
tmp5                   (add              ) [ 0000000]
tmp5_cast              (sext             ) [ 0000000]
tmp4                   (add              ) [ 0000000]
tmp4_cast              (sext             ) [ 0000000]
p_Val2_s               (add              ) [ 0000000]
p_Result_s             (bitselect        ) [ 0000000]
tmp6                   (add              ) [ 0000000]
tmp8                   (add              ) [ 0000000]
tmp7                   (add              ) [ 0000000]
p_Val2_1               (add              ) [ 0000000]
tmp_41                 (partselect       ) [ 0000000]
tmp_i_i                (xor              ) [ 0000000]
not_i_i                (icmp             ) [ 0000000]
overflow               (and              ) [ 0000000]
p_mux_i_i_cast         (select           ) [ 0000000]
tmp_1_i_i              (or               ) [ 0000000]
p_Val2_9               (select           ) [ 0001010]
src_kernel_win_0_va_14 (load             ) [ 0000000]
src_kernel_win_0_va_15 (load             ) [ 0000000]
src_kernel_win_0_va_16 (load             ) [ 0000000]
empty                  (specregionend    ) [ 0000000]
StgValue_238           (store            ) [ 0000000]
StgValue_239           (store            ) [ 0000000]
StgValue_240           (store            ) [ 0000000]
StgValue_241           (store            ) [ 0000000]
StgValue_242           (store            ) [ 0000000]
StgValue_243           (store            ) [ 0000000]
StgValue_244           (br               ) [ 0011111]
StgValue_245           (write            ) [ 0000000]
StgValue_246           (br               ) [ 0000000]
empty_141              (specregionend    ) [ 0000000]
StgValue_248           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str248"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="src_kernel_win_0_va_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="src_kernel_win_0_va_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="src_kernel_win_0_va_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="src_kernel_win_0_va_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="right_border_buf_0_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="right_border_buf_0_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="right_border_buf_0_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_buf_0_val_3_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_buf_0_val_4_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="k_buf_0_val_5_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_kernel_val_2_V_1_s_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_kernel_val_2_V_0_s_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_kernel_val_1_V_2_s_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_kernel_val_1_V_0_s_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_0_V_2_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_0_V_1_s_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_65/4 tmp_57/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_245_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="1"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_245/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="k_buf_0_val_3_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="293" dir="0" index="4" bw="11" slack="0"/>
<pin id="294" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
<pin id="296" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 StgValue_161/4 StgValue_168/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="k_buf_0_val_4_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="1"/>
<pin id="288" dir="0" index="4" bw="11" slack="0"/>
<pin id="289" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
<pin id="291" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 StgValue_159/4 StgValue_166/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_buf_0_val_5_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="1"/>
<pin id="283" dir="0" index="4" bw="11" slack="0"/>
<pin id="284" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
<pin id="286" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 StgValue_157/4 StgValue_165/4 "/>
</bind>
</comp>

<comp id="300" class="1005" name="t_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="t_V_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="t_V_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="t_V_2_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_161_0_1_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_0_1_cast/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_161_0_2_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_0_2_cast/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_161_1_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_1_cast/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_161_1_2_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_1_2_cast/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_161_2_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_161_2_cast/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_161_2_1_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_2_1_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="t_V_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond461_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="i_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_76_0_not_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_76_0_not/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_28_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="0" index="3" bw="4" slack="0"/>
<pin id="379" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_120_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_120_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_12_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_32_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_14_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_30_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30_cast/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_35_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="9" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="rev_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_16_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_cond_i496_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_36_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_assign_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_p2_i497_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="0" index="2" bw="9" slack="0"/>
<pin id="468" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_37_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_18_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_assign_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_assign_6_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_39_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_40_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_42_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_assign_6_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_43_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="9" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_45_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="9" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_46_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_p2_i497_i_p_assign_8_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="0" index="2" bw="2" slack="0"/>
<pin id="544" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_p_assign_8/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="y_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="2" slack="0"/>
<pin id="551" dir="0" index="2" bw="2" slack="0"/>
<pin id="552" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="row_assign_10_0_t_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_t/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_27_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_48_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_49_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_44_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="0" index="2" bw="2" slack="0"/>
<pin id="582" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_29_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="0" index="2" bw="2" slack="0"/>
<pin id="590" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="row_assign_10_1_t_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_1_t/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_31_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_50_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="0" index="1" bw="2" slack="0"/>
<pin id="609" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_51_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="0"/>
<pin id="614" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_47_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="0" index="2" bw="2" slack="0"/>
<pin id="620" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_33_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="0" index="2" bw="2" slack="0"/>
<pin id="628" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="row_assign_10_2_t_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="0" index="1" bw="2" slack="0"/>
<pin id="635" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_2_t/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="t_V_2_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="0"/>
<pin id="640" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_2_cast/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exitcond460_i_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="0" index="1" bw="9" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="j_V_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_52_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="9" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="0" index="3" bw="5" slack="0"/>
<pin id="659" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="ImagLoc_x_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="0"/>
<pin id="673" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_53_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="10" slack="0"/>
<pin id="679" dir="0" index="2" bw="5" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="rev3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_cond_i_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_54_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="10" slack="0"/>
<pin id="705" dir="0" index="2" bw="5" slack="0"/>
<pin id="706" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_assign_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="9" slack="0"/>
<pin id="713" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_p2_i_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="10" slack="0"/>
<pin id="719" dir="0" index="2" bw="10" slack="0"/>
<pin id="720" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_p2_i_i_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="10" slack="0"/>
<pin id="726" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_11_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="0" index="1" bw="10" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_assign_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="0" index="1" bw="10" slack="0"/>
<pin id="737" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_assign_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="10" slack="0"/>
<pin id="743" dir="0" index="2" bw="10" slack="0"/>
<pin id="744" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sel_tmp_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="10" slack="0"/>
<pin id="750" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_9_not_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_9_not/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sel_tmp7_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="sel_tmp8_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="x_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="11" slack="0"/>
<pin id="773" dir="0" index="2" bw="11" slack="0"/>
<pin id="774" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="col_assign_cast_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="11" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_55_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="11" slack="0"/>
<pin id="784" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="brmerge_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="1"/>
<pin id="789" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_22_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="or_cond_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="right_border_buf_0_6_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="3"/>
<pin id="805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="right_border_buf_0_7_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="3"/>
<pin id="808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="right_border_buf_0_8_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="3"/>
<pin id="811" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="right_border_buf_0_9_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="3"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="right_border_buf_0_10_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="3"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="right_border_buf_0_11_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="3"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="col_assign_3_t_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="2" slack="1"/>
<pin id="824" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_3_t/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_23_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="0" index="2" bw="8" slack="0"/>
<pin id="830" dir="0" index="3" bw="1" slack="0"/>
<pin id="831" dir="0" index="4" bw="2" slack="0"/>
<pin id="832" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="col_buf_0_val_0_0_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="0" index="2" bw="8" slack="0"/>
<pin id="842" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_24_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="0" index="3" bw="1" slack="0"/>
<pin id="850" dir="0" index="4" bw="2" slack="0"/>
<pin id="851" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="col_buf_0_val_1_0_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="0" index="2" bw="8" slack="0"/>
<pin id="861" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_25_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="0"/>
<pin id="867" dir="0" index="2" bw="8" slack="0"/>
<pin id="868" dir="0" index="3" bw="1" slack="0"/>
<pin id="869" dir="0" index="4" bw="2" slack="0"/>
<pin id="870" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="col_buf_0_val_2_0_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="right_border_buf_0_12_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="3"/>
<pin id="885" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="right_border_buf_0_13_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="3"/>
<pin id="888" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="889" class="1004" name="StgValue_169_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="3"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_169/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="StgValue_170_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="3"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="StgValue_171_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="3"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="StgValue_172_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="3"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="StgValue_173_store_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="3"/>
<pin id="912" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="StgValue_174_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="8" slack="0"/>
<pin id="916" dir="0" index="1" bw="8" slack="3"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_26_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="0" index="2" bw="8" slack="0"/>
<pin id="923" dir="0" index="3" bw="8" slack="0"/>
<pin id="924" dir="0" index="4" bw="2" slack="2"/>
<pin id="925" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="src_kernel_win_0_va_6_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="2"/>
<pin id="932" dir="0" index="1" bw="8" slack="0"/>
<pin id="933" dir="0" index="2" bw="8" slack="0"/>
<pin id="934" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_30_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="0" index="2" bw="8" slack="0"/>
<pin id="941" dir="0" index="3" bw="8" slack="0"/>
<pin id="942" dir="0" index="4" bw="2" slack="2"/>
<pin id="943" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="src_kernel_win_0_va_7_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="2"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="0" index="2" bw="8" slack="0"/>
<pin id="952" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_34_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="0" index="2" bw="8" slack="0"/>
<pin id="959" dir="0" index="3" bw="8" slack="0"/>
<pin id="960" dir="0" index="4" bw="2" slack="2"/>
<pin id="961" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="966" class="1004" name="src_kernel_win_0_va_8_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="2"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="0" index="2" bw="8" slack="0"/>
<pin id="970" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="src_kernel_win_0_va_9_load_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="3"/>
<pin id="975" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="976" class="1004" name="src_kernel_win_0_va_10_load_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="3"/>
<pin id="978" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="src_kernel_win_0_va_11_load_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="3"/>
<pin id="981" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="982" class="1004" name="src_kernel_win_0_va_12_load_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="3"/>
<pin id="984" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="src_kernel_win_0_va_13_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="3"/>
<pin id="987" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/4 "/>
</bind>
</comp>

<comp id="988" class="1004" name="r_V_0_cast_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast/4 "/>
</bind>
</comp>

<comp id="992" class="1004" name="r_V_s_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="0"/>
<pin id="995" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_s/4 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_162_0_cast_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="0"/>
<pin id="1000" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_162_0_cast/4 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="r_V_0_1_cast_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_1_cast/4 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="r_V_0_2_cast_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sum_V_0_2_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="0"/>
<pin id="1012" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V_0_2_cast/4 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="r_V_1_cast_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="r_V_10_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="3" slack="3"/>
<pin id="1019" dir="0" index="1" bw="8" slack="0"/>
<pin id="1020" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1/4 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_162_1_cast_cast_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="11" slack="0"/>
<pin id="1024" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_162_1_cast_cast/4 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_58_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="11" slack="0"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_59_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="0"/>
<pin id="1032" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sum_V_1_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="0"/>
<pin id="1035" dir="0" index="1" bw="11" slack="0"/>
<pin id="1036" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_1_1/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="r_V_1_2_cast_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_2_cast/4 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="r_V_10_1_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="3"/>
<pin id="1045" dir="0" index="1" bw="8" slack="0"/>
<pin id="1046" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_2/4 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_60_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="12" slack="0"/>
<pin id="1050" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_38_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="r_V_2_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/4 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="r_V_10_2_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="2" slack="3"/>
<pin id="1064" dir="0" index="1" bw="8" slack="0"/>
<pin id="1065" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_2/4 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_61_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="10" slack="0"/>
<pin id="1069" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="r_V_2_1_cast_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_1_cast/4 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="r_V_10_2_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="3" slack="3"/>
<pin id="1077" dir="0" index="1" bw="8" slack="0"/>
<pin id="1078" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_2_1/4 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_62_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="11" slack="0"/>
<pin id="1082" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_162_2_2_cast_cas_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_162_2_2_cast_cas/4 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="12" slack="0"/>
<pin id="1090" dir="0" index="1" bw="12" slack="0"/>
<pin id="1091" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp5_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="10" slack="0"/>
<pin id="1097" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp5_cast_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="0"/>
<pin id="1102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/4 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp4_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="11" slack="0"/>
<pin id="1106" dir="0" index="1" bw="10" slack="0"/>
<pin id="1107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp4_cast_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="11" slack="0"/>
<pin id="1112" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/4 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_Val2_s_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="12" slack="0"/>
<pin id="1116" dir="0" index="1" bw="11" slack="0"/>
<pin id="1117" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="p_Result_s_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="12" slack="0"/>
<pin id="1123" dir="0" index="2" bw="5" slack="0"/>
<pin id="1124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp6_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp8_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="0"/>
<pin id="1137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp7_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="0"/>
<pin id="1142" dir="0" index="1" bw="8" slack="0"/>
<pin id="1143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Val2_1_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="8" slack="0"/>
<pin id="1149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_41_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="4" slack="0"/>
<pin id="1154" dir="0" index="1" bw="12" slack="0"/>
<pin id="1155" dir="0" index="2" bw="5" slack="0"/>
<pin id="1156" dir="0" index="3" bw="5" slack="0"/>
<pin id="1157" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_i_i_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="not_i_i_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="0"/>
<pin id="1170" dir="0" index="1" bw="4" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i/4 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="overflow_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/4 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="p_mux_i_i_cast_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="8" slack="0"/>
<pin id="1183" dir="0" index="2" bw="8" slack="0"/>
<pin id="1184" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/4 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp_1_i_i_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="0"/>
<pin id="1190" dir="0" index="1" bw="1" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1_i_i/4 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="p_Val2_9_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="8" slack="0"/>
<pin id="1197" dir="0" index="2" bw="8" slack="0"/>
<pin id="1198" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/4 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="src_kernel_win_0_va_14_load_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="3"/>
<pin id="1204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/4 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="src_kernel_win_0_va_15_load_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="3"/>
<pin id="1207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/4 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="src_kernel_win_0_va_16_load_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="8" slack="3"/>
<pin id="1210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/4 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="StgValue_238_store_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="0" index="1" bw="8" slack="3"/>
<pin id="1214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_238/4 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="StgValue_239_store_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="0"/>
<pin id="1218" dir="0" index="1" bw="8" slack="3"/>
<pin id="1219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_239/4 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="StgValue_240_store_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="0" index="1" bw="8" slack="3"/>
<pin id="1224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_240/4 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="StgValue_241_store_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="0"/>
<pin id="1228" dir="0" index="1" bw="8" slack="3"/>
<pin id="1229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_241/4 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="StgValue_242_store_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="0"/>
<pin id="1233" dir="0" index="1" bw="8" slack="3"/>
<pin id="1234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/4 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="StgValue_243_store_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="0"/>
<pin id="1238" dir="0" index="1" bw="8" slack="3"/>
<pin id="1239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_243/4 "/>
</bind>
</comp>

<comp id="1241" class="1007" name="grp_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="2" slack="3"/>
<pin id="1243" dir="0" index="1" bw="8" slack="0"/>
<pin id="1244" dir="0" index="2" bw="9" slack="0"/>
<pin id="1245" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10_0_1/4 tmp_162_0_1_cast/4 sum_V_0_1/4 "/>
</bind>
</comp>

<comp id="1248" class="1007" name="grp_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="2" slack="3"/>
<pin id="1250" dir="0" index="1" bw="8" slack="0"/>
<pin id="1251" dir="0" index="2" bw="11" slack="0"/>
<pin id="1252" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_10_0_2/4 tmp_162_0_2_cast_cas/4 sum_V_0_2/4 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="src_kernel_win_0_va_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="3"/>
<pin id="1259" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1264" class="1005" name="src_kernel_win_0_va_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="3"/>
<pin id="1266" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="src_kernel_win_0_va_2_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="3"/>
<pin id="1272" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="src_kernel_win_0_va_3_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="8" slack="3"/>
<pin id="1278" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="src_kernel_win_0_va_4_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="3"/>
<pin id="1284" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="src_kernel_win_0_va_5_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="3"/>
<pin id="1291" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="right_border_buf_0_s_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="8" slack="3"/>
<pin id="1297" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1302" class="1005" name="right_border_buf_0_1_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="3"/>
<pin id="1304" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="right_border_buf_0_2_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="3"/>
<pin id="1310" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="right_border_buf_0_3_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="3"/>
<pin id="1316" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="right_border_buf_0_4_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="3"/>
<pin id="1323" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="right_border_buf_0_5_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="3"/>
<pin id="1329" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_161_0_1_cast_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="10" slack="3"/>
<pin id="1335" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_161_0_1_cast "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_161_0_2_cast_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="10" slack="3"/>
<pin id="1340" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_161_0_2_cast "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_161_1_cast_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="11" slack="3"/>
<pin id="1345" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_161_1_cast "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_161_1_2_cast_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="12" slack="3"/>
<pin id="1350" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_161_1_2_cast "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_161_2_cast_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="10" slack="3"/>
<pin id="1355" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_161_2_cast "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_161_2_1_cast_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="11" slack="3"/>
<pin id="1360" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_161_2_1_cast "/>
</bind>
</comp>

<comp id="1363" class="1005" name="exitcond461_i_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="1367" class="1005" name="i_V_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="0"/>
<pin id="1369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_2_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_76_0_not_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76_0_not "/>
</bind>
</comp>

<comp id="1381" class="1005" name="icmp_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_120_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_120_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_12_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="2"/>
<pin id="1396" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="row_assign_10_0_t_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="2" slack="2"/>
<pin id="1403" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_10_0_t "/>
</bind>
</comp>

<comp id="1406" class="1005" name="row_assign_10_1_t_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="2" slack="2"/>
<pin id="1408" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1411" class="1005" name="row_assign_10_2_t_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="2" slack="2"/>
<pin id="1413" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1416" class="1005" name="exitcond460_i_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1420" class="1005" name="j_V_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="9" slack="0"/>
<pin id="1422" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1425" class="1005" name="or_cond_i_i_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_55_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="2" slack="1"/>
<pin id="1431" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="brmerge_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1441" class="1005" name="k_buf_0_val_3_addr_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="11" slack="1"/>
<pin id="1443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1447" class="1005" name="k_buf_0_val_4_addr_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="11" slack="1"/>
<pin id="1449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1453" class="1005" name="k_buf_0_val_5_addr_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="11" slack="1"/>
<pin id="1455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1459" class="1005" name="or_cond_i_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="1"/>
<pin id="1461" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1463" class="1005" name="p_Val2_9_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="8" slack="1"/>
<pin id="1465" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="124" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="136" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="234" pin="2"/><net_sink comp="277" pin=4"/></net>

<net id="292"><net_src comp="234" pin="2"/><net_sink comp="265" pin=4"/></net>

<net id="297"><net_src comp="234" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="298"><net_src comp="265" pin="3"/><net_sink comp="277" pin=4"/></net>

<net id="299"><net_src comp="253" pin="3"/><net_sink comp="265" pin=4"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="228" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="222" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="216" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="210" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="204" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="198" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="304" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="304" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="304" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="304" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="304" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="16" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="388"><net_src comp="374" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="304" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="304" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="304" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="304" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="346" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="408" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="74" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="412" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="412" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="432" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="412" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="346" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="450" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="412" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="464" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="82" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="472" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="346" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="74" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="76" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="74" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="488" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="76" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="304" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="86" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="346" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="76" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="74" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="514" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="76" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="304" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="476" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="472" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="482" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="444" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="418" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="540" pin="3"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="408" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="510" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="488" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="502" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="568" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="574" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="494" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="578" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="562" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="88" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="408" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="536" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="72" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="514" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="528" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="606" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="612" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="629"><net_src comp="520" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="616" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="600" pin="2"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="72" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="315" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="315" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="92" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="315" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="80" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="660"><net_src comp="94" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="315" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="16" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="76" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="668"><net_src comp="654" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="44" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="96" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="638" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="98" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="100" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="62" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="670" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="684" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="98" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="670" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="100" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="104" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="638" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="702" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="670" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="716" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="102" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="106" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="716" pin="3"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="696" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="670" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="734" pin="2"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="690" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="62" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="676" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="728" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="724" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="748" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="781"><net_src comp="770" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="770" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="690" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="778" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="802"><net_src comp="664" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="825"><net_src comp="88" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="833"><net_src comp="120" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="806" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="809" pin="1"/><net_sink comp="826" pin=2"/></net>

<net id="836"><net_src comp="122" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="837"><net_src comp="821" pin="2"/><net_sink comp="826" pin=4"/></net>

<net id="843"><net_src comp="253" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="844"><net_src comp="826" pin="5"/><net_sink comp="838" pin=2"/></net>

<net id="852"><net_src comp="120" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="815" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="818" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="855"><net_src comp="122" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="856"><net_src comp="821" pin="2"/><net_sink comp="845" pin=4"/></net>

<net id="862"><net_src comp="265" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="863"><net_src comp="845" pin="5"/><net_sink comp="857" pin=2"/></net>

<net id="871"><net_src comp="120" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="803" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="812" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="874"><net_src comp="122" pin="0"/><net_sink comp="864" pin=3"/></net>

<net id="875"><net_src comp="821" pin="2"/><net_sink comp="864" pin=4"/></net>

<net id="881"><net_src comp="277" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="864" pin="5"/><net_sink comp="876" pin=2"/></net>

<net id="893"><net_src comp="876" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="886" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="857" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="803" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="883" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="918"><net_src comp="838" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="926"><net_src comp="120" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="927"><net_src comp="838" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="857" pin="3"/><net_sink comp="919" pin=2"/></net>

<net id="929"><net_src comp="876" pin="3"/><net_sink comp="919" pin=3"/></net>

<net id="935"><net_src comp="919" pin="5"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="838" pin="3"/><net_sink comp="930" pin=2"/></net>

<net id="944"><net_src comp="120" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="838" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="857" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="947"><net_src comp="876" pin="3"/><net_sink comp="937" pin=3"/></net>

<net id="953"><net_src comp="937" pin="5"/><net_sink comp="948" pin=1"/></net>

<net id="954"><net_src comp="857" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="962"><net_src comp="120" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="838" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="857" pin="3"/><net_sink comp="955" pin=2"/></net>

<net id="965"><net_src comp="876" pin="3"/><net_sink comp="955" pin=3"/></net>

<net id="971"><net_src comp="955" pin="5"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="876" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="996"><net_src comp="90" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="988" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="982" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="966" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1016"><net_src comp="979" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="1017" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1037"><net_src comp="1022" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1010" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="948" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1030" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1026" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="976" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1070"><net_src comp="1062" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1074"><net_src comp="973" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1083"><net_src comp="1075" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="930" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1043" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1033" pin="2"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1084" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1062" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1075" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1100" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1118"><net_src comp="1088" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1110" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1125"><net_src comp="126" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="128" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1132"><net_src comp="1052" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1048" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="930" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1080" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1067" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1128" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1158"><net_src comp="130" pin="0"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="1114" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1160"><net_src comp="76" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1161"><net_src comp="128" pin="0"/><net_sink comp="1152" pin=3"/></net>

<net id="1166"><net_src comp="1120" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="62" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1152" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="132" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1162" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1185"><net_src comp="1162" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="134" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="44" pin="0"/><net_sink comp="1180" pin=2"/></net>

<net id="1192"><net_src comp="1120" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1174" pin="2"/><net_sink comp="1188" pin=1"/></net>

<net id="1199"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1200"><net_src comp="1180" pin="3"/><net_sink comp="1194" pin=1"/></net>

<net id="1201"><net_src comp="1146" pin="2"/><net_sink comp="1194" pin=2"/></net>

<net id="1215"><net_src comp="1208" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1220"><net_src comp="966" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1225"><net_src comp="1205" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1230"><net_src comp="948" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1235"><net_src comp="1202" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="930" pin="3"/><net_sink comp="1236" pin=0"/></net>

<net id="1246"><net_src comp="1002" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1247"><net_src comp="998" pin="1"/><net_sink comp="1241" pin=2"/></net>

<net id="1253"><net_src comp="1006" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1254"><net_src comp="1241" pin="3"/><net_sink comp="1248" pin=2"/></net>

<net id="1255"><net_src comp="1248" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1256"><net_src comp="1248" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1260"><net_src comp="138" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1263"><net_src comp="1257" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1267"><net_src comp="142" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1273"><net_src comp="146" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1279"><net_src comp="150" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1285"><net_src comp="154" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1288"><net_src comp="1282" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1292"><net_src comp="158" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1298"><net_src comp="162" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1301"><net_src comp="1295" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1305"><net_src comp="166" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1311"><net_src comp="170" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1317"><net_src comp="174" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1320"><net_src comp="1314" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1324"><net_src comp="178" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1330"><net_src comp="182" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1336"><net_src comp="322" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1341"><net_src comp="326" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1346"><net_src comp="330" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1351"><net_src comp="334" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1356"><net_src comp="338" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1361"><net_src comp="342" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1366"><net_src comp="350" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="356" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1375"><net_src comp="362" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1379"><net_src comp="368" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1384"><net_src comp="384" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1389"><net_src comp="390" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1393"><net_src comp="396" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="402" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1400"><net_src comp="1394" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1404"><net_src comp="556" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="919" pin=4"/></net>

<net id="1409"><net_src comp="594" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="937" pin=4"/></net>

<net id="1414"><net_src comp="632" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="955" pin=4"/></net>

<net id="1419"><net_src comp="642" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1423"><net_src comp="648" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1428"><net_src comp="696" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="782" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1437"><net_src comp="786" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1440"><net_src comp="1434" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1444"><net_src comp="247" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1450"><net_src comp="259" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1456"><net_src comp="271" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1462"><net_src comp="798" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1466"><net_src comp="1194" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="240" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_dst_data_stream_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond461_i : 1
		i_V : 1
		StgValue_44 : 2
		tmp_2 : 1
		tmp_76_0_not : 2
		tmp_28 : 1
		icmp : 2
		tmp_1 : 1
		tmp_120_1 : 1
		tmp_12 : 1
		tmp_32 : 1
		tmp_14 : 2
		tmp_30_cast : 2
		tmp_35 : 3
		rev : 4
		tmp_16 : 3
		or_cond_i496_i : 4
		tmp_36 : 3
		p_assign_7 : 2
		p_p2_i497_i : 4
		tmp_37 : 5
		tmp_18 : 5
		p_assign_8 : 6
		p_assign_6_1 : 2
		tmp_39 : 3
		tmp_40 : 3
		tmp_42 : 1
		p_assign_6_2 : 2
		tmp_43 : 3
		tmp_45 : 3
		tmp_46 : 1
		p_p2_i497_i_p_assign_8 : 7
		y : 8
		row_assign_10_0_t : 9
		tmp_27 : 2
		tmp_48 : 2
		tmp_49 : 3
		tmp_44 : 4
		tmp_29 : 5
		row_assign_10_1_t : 6
		tmp_31 : 2
		tmp_50 : 2
		tmp_51 : 3
		tmp_47 : 4
		tmp_33 : 5
		row_assign_10_2_t : 6
	State 3
		t_V_2_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_52 : 1
		icmp1 : 2
		ImagLoc_x : 2
		tmp_53 : 3
		rev3 : 4
		tmp_9 : 3
		or_cond_i_i : 4
		tmp_54 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast : 5
		tmp_11 : 5
		p_assign_2 : 5
		p_assign_3 : 6
		sel_tmp_cast : 7
		tmp_9_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 8
		col_assign_cast : 9
		tmp_55 : 9
		brmerge : 4
		tmp_22 : 10
		k_buf_0_val_3_addr : 11
		k_buf_0_val_3_load : 12
		k_buf_0_val_4_addr : 11
		k_buf_0_val_4_load : 12
		k_buf_0_val_5_addr : 11
		k_buf_0_val_5_load : 12
		StgValue_125 : 4
		or_cond_i : 3
		StgValue_133 : 3
	State 4
		tmp_23 : 1
		col_buf_0_val_0_0 : 2
		tmp_24 : 1
		col_buf_0_val_1_0 : 2
		tmp_25 : 1
		col_buf_0_val_2_0 : 2
		StgValue_165 : 1
		StgValue_166 : 1
		StgValue_169 : 3
		StgValue_170 : 1
		StgValue_171 : 3
		StgValue_172 : 1
		StgValue_173 : 1
		StgValue_174 : 3
		tmp_26 : 3
		src_kernel_win_0_va_6 : 4
		tmp_30 : 3
		src_kernel_win_0_va_7 : 4
		tmp_34 : 3
		src_kernel_win_0_va_8 : 4
		r_V_0_cast : 1
		r_V_s : 2
		tmp_162_0_cast : 3
		r_V_0_1_cast : 1
		r_V_10_0_1 : 2
		tmp_162_0_1_cast : 3
		sum_V_0_1 : 4
		r_V_0_2_cast : 5
		r_V_10_0_2 : 6
		tmp_162_0_2_cast_cas : 7
		sum_V_0_2 : 8
		sum_V_0_2_cast : 9
		r_V_1_cast : 1
		r_V_10_1 : 2
		tmp_162_1_cast_cast : 3
		tmp_58 : 3
		tmp_59 : 9
		sum_V_1_1 : 10
		r_V_1_2_cast : 5
		r_V_10_1_2 : 6
		tmp_60 : 7
		tmp_38 : 10
		r_V_2_cast : 1
		r_V_10_2 : 2
		tmp_61 : 3
		r_V_2_1_cast : 1
		r_V_10_2_1 : 2
		tmp_62 : 3
		tmp_162_2_2_cast_cas : 5
		tmp3 : 11
		tmp5 : 6
		tmp5_cast : 7
		tmp4 : 8
		tmp4_cast : 9
		p_Val2_s : 12
		p_Result_s : 13
		tmp6 : 11
		tmp8 : 5
		tmp7 : 6
		p_Val2_1 : 12
		tmp_41 : 13
		tmp_i_i : 14
		not_i_i : 14
		overflow : 15
		p_mux_i_i_cast : 14
		tmp_1_i_i : 15
		p_Val2_9 : 15
		empty : 1
		StgValue_238 : 1
		StgValue_239 : 5
		StgValue_240 : 1
		StgValue_241 : 5
		StgValue_242 : 1
		StgValue_243 : 5
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_356            |    0    |    0    |    15   |
|          |           tmp_14_fu_412          |    0    |    0    |    15   |
|          |        tmp_30_cast_fu_418        |    0    |    0    |    9    |
|          |        p_assign_6_1_fu_488       |    0    |    0    |    15   |
|          |        p_assign_6_2_fu_514       |    0    |    0    |    15   |
|          |           tmp_31_fu_600          |    0    |    0    |    9    |
|          |            j_V_fu_648            |    0    |    0    |    16   |
|          |         ImagLoc_x_fu_670         |    0    |    0    |    16   |
|    add   |         sum_V_1_1_fu_1033        |    0    |    0    |    18   |
|          |          tmp_38_fu_1052          |    0    |    0    |    19   |
|          |           tmp3_fu_1088           |    0    |    0    |    19   |
|          |           tmp5_fu_1094           |    0    |    0    |    17   |
|          |           tmp4_fu_1104           |    0    |    0    |    18   |
|          |         p_Val2_s_fu_1114         |    0    |    0    |    19   |
|          |           tmp6_fu_1128           |    0    |    0    |    19   |
|          |           tmp8_fu_1134           |    0    |    0    |    15   |
|          |           tmp7_fu_1140           |    0    |    0    |    19   |
|          |         p_Val2_1_fu_1146         |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |         r_V_10_1_fu_1017         |    0    |    0    |    40   |
|    mul   |        r_V_10_1_2_fu_1043        |    0    |    0    |    40   |
|          |         r_V_10_2_fu_1062         |    0    |    0    |    40   |
|          |        r_V_10_2_1_fu_1075        |    0    |    0    |    40   |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond461_i_fu_350       |    0    |    0    |    11   |
|          |           tmp_2_fu_362           |    0    |    0    |    11   |
|          |            icmp_fu_384           |    0    |    0    |    11   |
|          |           tmp_1_fu_390           |    0    |    0    |    11   |
|          |         tmp_120_1_fu_396         |    0    |    0    |    11   |
|          |           tmp_12_fu_402          |    0    |    0    |    11   |
|   icmp   |           tmp_16_fu_438          |    0    |    0    |    13   |
|          |           tmp_18_fu_476          |    0    |    0    |    13   |
|          |       exitcond460_i_fu_642       |    0    |    0    |    13   |
|          |           icmp1_fu_664           |    0    |    0    |    11   |
|          |           tmp_9_fu_690           |    0    |    0    |    13   |
|          |           tmp_11_fu_728          |    0    |    0    |    13   |
|          |          not_i_i_fu_1168         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i497_i_fu_464        |    0    |    0    |    9    |
|          |   p_p2_i497_i_p_assign_8_fu_540  |    0    |    0    |    2    |
|          |             y_fu_548             |    0    |    0    |    2    |
|          |           tmp_44_fu_578          |    0    |    0    |    2    |
|          |           tmp_29_fu_586          |    0    |    0    |    2    |
|          |           tmp_47_fu_616          |    0    |    0    |    2    |
|          |           tmp_33_fu_624          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_716         |    0    |    0    |    10   |
|  select  |         p_assign_3_fu_740        |    0    |    0    |    10   |
|          |             x_fu_770             |    0    |    0    |    11   |
|          |     col_buf_0_val_0_0_fu_838     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_857     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_876     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_6_fu_930   |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_7_fu_948   |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_8_fu_966   |    0    |    0    |    8    |
|          |      p_mux_i_i_cast_fu_1180      |    0    |    0    |    8    |
|          |         p_Val2_9_fu_1194         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_458        |    0    |    0    |    15   |
|          |         p_assign_8_fu_482        |    0    |    0    |    9    |
|          |           tmp_48_fu_568          |    0    |    0    |    9    |
|    sub   |         p_assign_1_fu_710        |    0    |    0    |    16   |
|          |         p_assign_2_fu_734        |    0    |    0    |    17   |
|          |       col_assign_3_t_fu_821      |    0    |    0    |    9    |
|          |           r_V_s_fu_992           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_23_fu_826          |    0    |    0    |    13   |
|          |           tmp_24_fu_845          |    0    |    0    |    13   |
|    mux   |           tmp_25_fu_864          |    0    |    0    |    13   |
|          |           tmp_26_fu_919          |    0    |    0    |    13   |
|          |           tmp_30_fu_937          |    0    |    0    |    13   |
|          |           tmp_34_fu_955          |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |        tmp_76_0_not_fu_368       |    0    |    0    |    2    |
|          |            rev_fu_432            |    0    |    0    |    2    |
|          |     row_assign_10_0_t_fu_556     |    0    |    0    |    2    |
|          |           tmp_27_fu_562          |    0    |    0    |    2    |
|    xor   |     row_assign_10_1_t_fu_594     |    0    |    0    |    2    |
|          |           tmp_50_fu_606          |    0    |    0    |    2    |
|          |     row_assign_10_2_t_fu_632     |    0    |    0    |    2    |
|          |            rev3_fu_684           |    0    |    0    |    2    |
|          |         tmp_9_not_fu_752         |    0    |    0    |    2    |
|          |          tmp_i_i_fu_1162         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i496_i_fu_444      |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_696        |    0    |    0    |    2    |
|    and   |          sel_tmp8_fu_764         |    0    |    0    |    2    |
|          |         or_cond_i_fu_798         |    0    |    0    |    2    |
|          |         overflow_fu_1174         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp7_fu_758         |    0    |    0    |    2    |
|    or    |          brmerge_fu_786          |    0    |    0    |    2    |
|          |         tmp_1_i_i_fu_1188        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1241           |    1    |    0    |    0    |
|          |            grp_fu_1248           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_198 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_204 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_210 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_216 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_222 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_228 |    0    |    0    |    0    |
|          |          grp_read_fu_234         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_245_write_fu_240    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_161_0_1_cast_fu_322     |    0    |    0    |    0    |
|          |      tmp_161_0_2_cast_fu_326     |    0    |    0    |    0    |
|          |       tmp_161_1_cast_fu_330      |    0    |    0    |    0    |
|          |       tmp_161_2_cast_fu_338      |    0    |    0    |    0    |
|          |       p_p2_i_i_cast_fu_724       |    0    |    0    |    0    |
|   sext   |      col_assign_cast_fu_778      |    0    |    0    |    0    |
|          |       tmp_162_0_cast_fu_998      |    0    |    0    |    0    |
|          |      sum_V_0_2_cast_fu_1010      |    0    |    0    |    0    |
|          |    tmp_162_1_cast_cast_fu_1022   |    0    |    0    |    0    |
|          |         tmp5_cast_fu_1100        |    0    |    0    |    0    |
|          |         tmp4_cast_fu_1110        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_161_1_2_cast_fu_334     |    0    |    0    |    0    |
|          |      tmp_161_2_1_cast_fu_342     |    0    |    0    |    0    |
|          |          t_V_cast_fu_346         |    0    |    0    |    0    |
|          |         t_V_2_cast_fu_638        |    0    |    0    |    0    |
|          |        sel_tmp_cast_fu_748       |    0    |    0    |    0    |
|          |           tmp_22_fu_791          |    0    |    0    |    0    |
|   zext   |         r_V_0_cast_fu_988        |    0    |    0    |    0    |
|          |       r_V_0_1_cast_fu_1002       |    0    |    0    |    0    |
|          |       r_V_0_2_cast_fu_1006       |    0    |    0    |    0    |
|          |        r_V_1_cast_fu_1013        |    0    |    0    |    0    |
|          |       r_V_1_2_cast_fu_1039       |    0    |    0    |    0    |
|          |        r_V_2_cast_fu_1058        |    0    |    0    |    0    |
|          |       r_V_2_1_cast_fu_1071       |    0    |    0    |    0    |
|          |   tmp_162_2_2_cast_cas_fu_1084   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_28_fu_374          |    0    |    0    |    0    |
|partselect|           tmp_52_fu_654          |    0    |    0    |    0    |
|          |          tmp_41_fu_1152          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_32_fu_408          |    0    |    0    |    0    |
|          |           tmp_37_fu_472          |    0    |    0    |    0    |
|          |           tmp_42_fu_510          |    0    |    0    |    0    |
|          |           tmp_46_fu_536          |    0    |    0    |    0    |
|          |           tmp_49_fu_574          |    0    |    0    |    0    |
|   trunc  |           tmp_51_fu_612          |    0    |    0    |    0    |
|          |           tmp_55_fu_782          |    0    |    0    |    0    |
|          |          tmp_58_fu_1026          |    0    |    0    |    0    |
|          |          tmp_59_fu_1030          |    0    |    0    |    0    |
|          |          tmp_60_fu_1048          |    0    |    0    |    0    |
|          |          tmp_61_fu_1067          |    0    |    0    |    0    |
|          |          tmp_62_fu_1080          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_35_fu_424          |    0    |    0    |    0    |
|          |           tmp_36_fu_450          |    0    |    0    |    0    |
|          |           tmp_39_fu_494          |    0    |    0    |    0    |
|          |           tmp_40_fu_502          |    0    |    0    |    0    |
| bitselect|           tmp_43_fu_520          |    0    |    0    |    0    |
|          |           tmp_45_fu_528          |    0    |    0    |    0    |
|          |           tmp_53_fu_676          |    0    |    0    |    0    |
|          |           tmp_54_fu_702          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1120        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   923   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       brmerge_reg_1434       |    1   |
|    exitcond460_i_reg_1416    |    1   |
|    exitcond461_i_reg_1363    |    1   |
|         i_V_reg_1367         |    8   |
|         icmp_reg_1381        |    1   |
|         j_V_reg_1420         |    9   |
|  k_buf_0_val_3_addr_reg_1441 |   11   |
|  k_buf_0_val_4_addr_reg_1447 |   11   |
|  k_buf_0_val_5_addr_reg_1453 |   11   |
|     or_cond_i_i_reg_1425     |    1   |
|      or_cond_i_reg_1459      |    1   |
|       p_Val2_9_reg_1463      |    8   |
| right_border_buf_0_1_reg_1302|    8   |
| right_border_buf_0_2_reg_1308|    8   |
| right_border_buf_0_3_reg_1314|    8   |
| right_border_buf_0_4_reg_1321|    8   |
| right_border_buf_0_5_reg_1327|    8   |
| right_border_buf_0_s_reg_1295|    8   |
|  row_assign_10_0_t_reg_1401  |    2   |
|  row_assign_10_1_t_reg_1406  |    2   |
|  row_assign_10_2_t_reg_1411  |    2   |
|src_kernel_win_0_va_1_reg_1264|    8   |
|src_kernel_win_0_va_2_reg_1270|    8   |
|src_kernel_win_0_va_3_reg_1276|    8   |
|src_kernel_win_0_va_4_reg_1282|    8   |
|src_kernel_win_0_va_5_reg_1289|    8   |
| src_kernel_win_0_va_reg_1257 |    8   |
|         t_V_2_reg_311        |    9   |
|          t_V_reg_300         |    8   |
|      tmp_120_1_reg_1390      |    1   |
|        tmp_12_reg_1394       |    1   |
|   tmp_161_0_1_cast_reg_1333  |   10   |
|   tmp_161_0_2_cast_reg_1338  |   10   |
|   tmp_161_1_2_cast_reg_1348  |   12   |
|    tmp_161_1_cast_reg_1343   |   11   |
|   tmp_161_2_1_cast_reg_1358  |   11   |
|    tmp_161_2_cast_reg_1353   |   10   |
|        tmp_1_reg_1386        |    1   |
|        tmp_2_reg_1372        |    1   |
|        tmp_55_reg_1429       |    2   |
|     tmp_76_0_not_reg_1376    |    1   |
+------------------------------+--------+
|             Total            |   254  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_253 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_265 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_265 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||   3.28  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   923  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |    3   |   254  |   968  |
+-----------+--------+--------+--------+--------+--------+
