ls
# reg3232.vhd
# tb.do
# tb_reg3232.vhd
# transcript
# work
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:18:51 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:18:51 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:18:51 on May 18,2019
# vcom -reportprogress 300 tb_re3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "tb_re3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:18:51 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_re3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:19:46 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:19:46 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:19:46 on May 18,2019
# vcom -reportprogress 300 tb_re3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "tb_re3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:19:46 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_re3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:20:27 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:20:27 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:20:27 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(109): (vcom-1141) Identifier "reg32n" does not identify a component declaration.
# ** Error: tb_reg3232.vhd(120): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "reg32n_clock".
# ** Error: tb_reg3232.vhd(122): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(122): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(123): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(123): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(125): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(125): (vcom-1136) Unknown identifier "reg32n_we".
# ** Error: tb_reg3232.vhd(127): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(127): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(128): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(128): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(129): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(129): (vcom-1136) Unknown identifier "reg32n_write_address_unsigned".
# ** Error: tb_reg3232.vhd(130): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(130): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(132): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(132): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(133): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(133): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(134): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(134): (vcom-1136) Unknown identifier "reg32n_read_address_unsigned".
# ** Error: tb_reg3232.vhd(135): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(135): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(137): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(137): (vcom-1136) Unknown identifier "reg32n_q_unsigned".
# ** Error: tb_reg3232.vhd(139): VHDL Compiler exiting
# End time: 12:20:27 on May 18,2019, Elapsed time: 0:00:00
# Errors: 28, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:04 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:22:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:04 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(109): (vcom-1141) Identifier "reg32n" does not identify a component declaration.
# ** Error: tb_reg3232.vhd(120): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "reg32n_clock_logic".
# ** Error: tb_reg3232.vhd(122): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(122): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(123): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(123): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(125): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(125): (vcom-1136) Unknown identifier "reg32n_we_logic".
# ** Error: tb_reg3232.vhd(127): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(127): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(128): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(128): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(129): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(129): (vcom-1136) Unknown identifier "reg32n_write_address_unsigned".
# ** Error: tb_reg3232.vhd(130): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(130): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(132): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(132): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(133): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(133): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(134): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(134): (vcom-1136) Unknown identifier "reg32n_read_address_unsigned".
# ** Error: tb_reg3232.vhd(135): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(135): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(137): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(137): (vcom-1136) Unknown identifier "reg32n_q_unsigned".
# ** Error: tb_reg3232.vhd(139): VHDL Compiler exiting
# End time: 12:22:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 28, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:41 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:22:42 on May 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:22:42 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(111): (vcom-1136) Unknown identifier "reg32n_clock_logic".
# ** Error: tb_reg3232.vhd(112): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(113): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(114): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(115): (vcom-1136) Unknown identifier "reg32n_we_logic".
# ** Error: tb_reg3232.vhd(116): (vcom-1136) Unknown identifier "reg32n_q_logic_vector".
# ** Error: tb_reg3232.vhd(118): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(118): (vcom-1136) Unknown identifier "reg32n_clock_logic".
# ** Error: tb_reg3232.vhd(120): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(121): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(121): (vcom-1136) Unknown identifier "reg32n_data_logic_vector".
# ** Error: tb_reg3232.vhd(123): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(123): (vcom-1136) Unknown identifier "reg32n_we_logic".
# ** Error: tb_reg3232.vhd(125): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(125): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(126): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(126): (vcom-1136) Unknown identifier "reg32n_write_address_logic_vector".
# ** Error: tb_reg3232.vhd(127): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(127): (vcom-1136) Unknown identifier "reg32n_write_address_unsigned".
# ** Error: tb_reg3232.vhd(128): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(128): (vcom-1136) Unknown identifier "reg32n_write_address_integer".
# ** Error: tb_reg3232.vhd(130): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(130): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(131): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(131): (vcom-1136) Unknown identifier "reg32n_read_address_logic_vector".
# ** Error: tb_reg3232.vhd(132): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(132): (vcom-1136) Unknown identifier "reg32n_read_address_unsigned".
# ** Error: tb_reg3232.vhd(133): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(133): (vcom-1136) Unknown identifier "reg32n_read_address_integer".
# ** Error: tb_reg3232.vhd(135): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(135): (vcom-1136) Unknown identifier "reg32n_q_unsigned".
# ** Error: tb_reg3232.vhd(137): VHDL Compiler exiting
# End time: 12:22:42 on May 18,2019, Elapsed time: 0:00:00
# Errors: 33, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:24:22 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:24:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:24:22 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(120): (vcom-1136) Unknown identifier "sw".
# ** Error: tb_reg3232.vhd(137): VHDL Compiler exiting
# End time: 12:24:23 on May 18,2019, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"

do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:13 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:33:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:13 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(106): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(106): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(106): near ";": syntax error
# ** Error: tb_reg3232.vhd(121): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(127): VHDL Compiler exiting
# End time: 12:33:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:22 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:33:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:33:22 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [2] tb_reg3232.vhd(96): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Error: tb_reg3232.vhd(106): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(106): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(121): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(127): VHDL Compiler exiting
# End time: 12:33:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:34:34 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:34:34 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:34:34 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(102): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(102): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(117): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(123): VHDL Compiler exiting
# End time: 12:34:34 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:21 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:35:21 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:21 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(102): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(102): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(117): near "reg3232_read_address": expecting ';'
# ** Error: tb_reg3232.vhd(123): VHDL Compiler exiting
# End time: 12:35:21 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:55 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:35:55 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:35:55 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(102): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(102): (vcom-1136) Unknown identifier "q_logic_integer".
# ** Error: tb_reg3232.vhd(123): VHDL Compiler exiting
# End time: 12:35:55 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:36:33 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:36:33 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:36:33 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:36:33 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:36:33 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 84
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 84 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:08 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:37:08 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:08 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Warning: [4] tb_reg3232.vhd(94): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: tb_reg3232.vhd(94): (vcom-1136) Unknown identifier "x55".
# ** Error: tb_reg3232.vhd(122): VHDL Compiler exiting
# End time: 12:37:08 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:18 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:37:18 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:18 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:37:18 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:37:19 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 84
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 84 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:32 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:37:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:37:32 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:37:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:37:33 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 84
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 84 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:40:58 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:40:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:40:58 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:40:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:40:58 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 88
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 88 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:32 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 12:41:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:41:32 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 12:41:32 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:41:32 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Fatal: (vsim-3421) Value 32 is out of range 0 to 31.
#    Time: 310 ns  Iteration: 0  Process: /tb_reg3232/WR_ADDRESS File: tb_reg3232.vhd
# Fatal error in Process WR_ADDRESS at tb_reg3232.vhd line 88
# 
# HDL call sequence:
# Stopped at tb_reg3232.vhd 88 Process WR_ADDRESS
# 
# 0 ns
# 326 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:06:11 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 15:06:11 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:06:11 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 15:06:11 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:06:11 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:08:53 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 15:08:53 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:08:53 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 15:08:53 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:08:53 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:14:07 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:14:07 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:14:08 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(15): Nonresolved signal 'data_integer' has multiple sources.
#   Drivers:
#     tb_reg3232.vhd(110):Process DATA
#        Driven at:
#           tb_reg3232.vhd(112)
#     tb_reg3232.vhd(119):Conditional signal assignment line__119
# ** Error: tb_reg3232.vhd(145): VHDL Compiler exiting
# End time: 16:14:08 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:14:28 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:14:28 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:14:28 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:14:28 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:14:29 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 120 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483640 is out of NATURAL range 0 to 2147483647.
#    Time: 140 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483639 is out of NATURAL range 0 to 2147483647.
#    Time: 160 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483638 is out of NATURAL range 0 to 2147483647.
#    Time: 180 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483637 is out of NATURAL range 0 to 2147483647.
#    Time: 200 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483636 is out of NATURAL range 0 to 2147483647.
#    Time: 220 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483635 is out of NATURAL range 0 to 2147483647.
#    Time: 240 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483634 is out of NATURAL range 0 to 2147483647.
#    Time: 260 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483633 is out of NATURAL range 0 to 2147483647.
#    Time: 280 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483632 is out of NATURAL range 0 to 2147483647.
#    Time: 300 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483631 is out of NATURAL range 0 to 2147483647.
#    Time: 320 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483630 is out of NATURAL range 0 to 2147483647.
#    Time: 340 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483629 is out of NATURAL range 0 to 2147483647.
#    Time: 360 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483628 is out of NATURAL range 0 to 2147483647.
#    Time: 380 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483627 is out of NATURAL range 0 to 2147483647.
#    Time: 400 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483626 is out of NATURAL range 0 to 2147483647.
#    Time: 420 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483625 is out of NATURAL range 0 to 2147483647.
#    Time: 440 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483624 is out of NATURAL range 0 to 2147483647.
#    Time: 460 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483623 is out of NATURAL range 0 to 2147483647.
#    Time: 480 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483622 is out of NATURAL range 0 to 2147483647.
#    Time: 500 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483621 is out of NATURAL range 0 to 2147483647.
#    Time: 520 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483620 is out of NATURAL range 0 to 2147483647.
#    Time: 540 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483619 is out of NATURAL range 0 to 2147483647.
#    Time: 560 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483618 is out of NATURAL range 0 to 2147483647.
#    Time: 580 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483617 is out of NATURAL range 0 to 2147483647.
#    Time: 600 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483616 is out of NATURAL range 0 to 2147483647.
#    Time: 620 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483615 is out of NATURAL range 0 to 2147483647.
#    Time: 640 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483614 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483613 is out of NATURAL range 0 to 2147483647.
#    Time: 680 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483612 is out of NATURAL range 0 to 2147483647.
#    Time: 700 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483611 is out of NATURAL range 0 to 2147483647.
#    Time: 720 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483610 is out of NATURAL range 0 to 2147483647.
#    Time: 740 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483609 is out of NATURAL range 0 to 2147483647.
#    Time: 760 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483608 is out of NATURAL range 0 to 2147483647.
#    Time: 780 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483607 is out of NATURAL range 0 to 2147483647.
#    Time: 800 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483606 is out of NATURAL range 0 to 2147483647.
#    Time: 820 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483605 is out of NATURAL range 0 to 2147483647.
#    Time: 840 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483604 is out of NATURAL range 0 to 2147483647.
#    Time: 860 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483603 is out of NATURAL range 0 to 2147483647.
#    Time: 880 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483602 is out of NATURAL range 0 to 2147483647.
#    Time: 900 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483601 is out of NATURAL range 0 to 2147483647.
#    Time: 920 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483600 is out of NATURAL range 0 to 2147483647.
#    Time: 940 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483599 is out of NATURAL range 0 to 2147483647.
#    Time: 960 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483598 is out of NATURAL range 0 to 2147483647.
#    Time: 980 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483597 is out of NATURAL range 0 to 2147483647.
#    Time: 1 us  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:16:53 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:16:53 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:16:53 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:16:53 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:16:53 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 120 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483640 is out of NATURAL range 0 to 2147483647.
#    Time: 140 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483639 is out of NATURAL range 0 to 2147483647.
#    Time: 160 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483638 is out of NATURAL range 0 to 2147483647.
#    Time: 180 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483637 is out of NATURAL range 0 to 2147483647.
#    Time: 200 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483636 is out of NATURAL range 0 to 2147483647.
#    Time: 220 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483635 is out of NATURAL range 0 to 2147483647.
#    Time: 240 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483634 is out of NATURAL range 0 to 2147483647.
#    Time: 260 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483633 is out of NATURAL range 0 to 2147483647.
#    Time: 280 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483632 is out of NATURAL range 0 to 2147483647.
#    Time: 300 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483631 is out of NATURAL range 0 to 2147483647.
#    Time: 320 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483630 is out of NATURAL range 0 to 2147483647.
#    Time: 340 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483629 is out of NATURAL range 0 to 2147483647.
#    Time: 360 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483628 is out of NATURAL range 0 to 2147483647.
#    Time: 380 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483627 is out of NATURAL range 0 to 2147483647.
#    Time: 400 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483626 is out of NATURAL range 0 to 2147483647.
#    Time: 420 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483625 is out of NATURAL range 0 to 2147483647.
#    Time: 440 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483624 is out of NATURAL range 0 to 2147483647.
#    Time: 460 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483623 is out of NATURAL range 0 to 2147483647.
#    Time: 480 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483622 is out of NATURAL range 0 to 2147483647.
#    Time: 500 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483621 is out of NATURAL range 0 to 2147483647.
#    Time: 520 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483620 is out of NATURAL range 0 to 2147483647.
#    Time: 540 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483619 is out of NATURAL range 0 to 2147483647.
#    Time: 560 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483618 is out of NATURAL range 0 to 2147483647.
#    Time: 580 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483617 is out of NATURAL range 0 to 2147483647.
#    Time: 600 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483616 is out of NATURAL range 0 to 2147483647.
#    Time: 620 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483615 is out of NATURAL range 0 to 2147483647.
#    Time: 640 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483614 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483613 is out of NATURAL range 0 to 2147483647.
#    Time: 680 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483612 is out of NATURAL range 0 to 2147483647.
#    Time: 700 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483611 is out of NATURAL range 0 to 2147483647.
#    Time: 720 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483610 is out of NATURAL range 0 to 2147483647.
#    Time: 740 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483609 is out of NATURAL range 0 to 2147483647.
#    Time: 760 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483608 is out of NATURAL range 0 to 2147483647.
#    Time: 780 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483607 is out of NATURAL range 0 to 2147483647.
#    Time: 800 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483606 is out of NATURAL range 0 to 2147483647.
#    Time: 820 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483605 is out of NATURAL range 0 to 2147483647.
#    Time: 840 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483604 is out of NATURAL range 0 to 2147483647.
#    Time: 860 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483603 is out of NATURAL range 0 to 2147483647.
#    Time: 880 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483602 is out of NATURAL range 0 to 2147483647.
#    Time: 900 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483601 is out of NATURAL range 0 to 2147483647.
#    Time: 920 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483600 is out of NATURAL range 0 to 2147483647.
#    Time: 940 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483599 is out of NATURAL range 0 to 2147483647.
#    Time: 960 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483598 is out of NATURAL range 0 to 2147483647.
#    Time: 980 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483597 is out of NATURAL range 0 to 2147483647.
#    Time: 1 us  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:18:02 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:18:02 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:18:02 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:18:02 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:18:03 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 120 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483640 is out of NATURAL range 0 to 2147483647.
#    Time: 140 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483639 is out of NATURAL range 0 to 2147483647.
#    Time: 160 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483638 is out of NATURAL range 0 to 2147483647.
#    Time: 180 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483637 is out of NATURAL range 0 to 2147483647.
#    Time: 200 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483636 is out of NATURAL range 0 to 2147483647.
#    Time: 220 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483635 is out of NATURAL range 0 to 2147483647.
#    Time: 240 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483634 is out of NATURAL range 0 to 2147483647.
#    Time: 260 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483633 is out of NATURAL range 0 to 2147483647.
#    Time: 280 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483632 is out of NATURAL range 0 to 2147483647.
#    Time: 300 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483631 is out of NATURAL range 0 to 2147483647.
#    Time: 320 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483630 is out of NATURAL range 0 to 2147483647.
#    Time: 340 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483629 is out of NATURAL range 0 to 2147483647.
#    Time: 360 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483628 is out of NATURAL range 0 to 2147483647.
#    Time: 380 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483627 is out of NATURAL range 0 to 2147483647.
#    Time: 400 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483626 is out of NATURAL range 0 to 2147483647.
#    Time: 420 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483625 is out of NATURAL range 0 to 2147483647.
#    Time: 440 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483624 is out of NATURAL range 0 to 2147483647.
#    Time: 460 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483623 is out of NATURAL range 0 to 2147483647.
#    Time: 480 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483622 is out of NATURAL range 0 to 2147483647.
#    Time: 500 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483621 is out of NATURAL range 0 to 2147483647.
#    Time: 520 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483620 is out of NATURAL range 0 to 2147483647.
#    Time: 540 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483619 is out of NATURAL range 0 to 2147483647.
#    Time: 560 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483618 is out of NATURAL range 0 to 2147483647.
#    Time: 580 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483617 is out of NATURAL range 0 to 2147483647.
#    Time: 600 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483616 is out of NATURAL range 0 to 2147483647.
#    Time: 620 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483615 is out of NATURAL range 0 to 2147483647.
#    Time: 640 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483614 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483613 is out of NATURAL range 0 to 2147483647.
#    Time: 680 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483612 is out of NATURAL range 0 to 2147483647.
#    Time: 700 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483611 is out of NATURAL range 0 to 2147483647.
#    Time: 720 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483610 is out of NATURAL range 0 to 2147483647.
#    Time: 740 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483609 is out of NATURAL range 0 to 2147483647.
#    Time: 760 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483608 is out of NATURAL range 0 to 2147483647.
#    Time: 780 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483607 is out of NATURAL range 0 to 2147483647.
#    Time: 800 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483606 is out of NATURAL range 0 to 2147483647.
#    Time: 820 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483605 is out of NATURAL range 0 to 2147483647.
#    Time: 840 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483604 is out of NATURAL range 0 to 2147483647.
#    Time: 860 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483603 is out of NATURAL range 0 to 2147483647.
#    Time: 880 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483602 is out of NATURAL range 0 to 2147483647.
#    Time: 900 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483601 is out of NATURAL range 0 to 2147483647.
#    Time: 920 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483600 is out of NATURAL range 0 to 2147483647.
#    Time: 940 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483599 is out of NATURAL range 0 to 2147483647.
#    Time: 960 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483598 is out of NATURAL range 0 to 2147483647.
#    Time: 980 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483597 is out of NATURAL range 0 to 2147483647.
#    Time: 1 us  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:20:48 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:20:48 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:20:48 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(119): Illegal target for signal assignment.
# ** Error: tb_reg3232.vhd(119): (vcom-1136) Unknown identifier "data_unsigned".
# ** Error: tb_reg3232.vhd(143): VHDL Compiler exiting
# End time: 16:20:48 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:21:58 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:21:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:21:58 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:21:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:21:59 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 120 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483640 is out of NATURAL range 0 to 2147483647.
#    Time: 140 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483639 is out of NATURAL range 0 to 2147483647.
#    Time: 160 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483638 is out of NATURAL range 0 to 2147483647.
#    Time: 180 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483637 is out of NATURAL range 0 to 2147483647.
#    Time: 200 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483636 is out of NATURAL range 0 to 2147483647.
#    Time: 220 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483635 is out of NATURAL range 0 to 2147483647.
#    Time: 240 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483634 is out of NATURAL range 0 to 2147483647.
#    Time: 260 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483633 is out of NATURAL range 0 to 2147483647.
#    Time: 280 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483632 is out of NATURAL range 0 to 2147483647.
#    Time: 300 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483631 is out of NATURAL range 0 to 2147483647.
#    Time: 320 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483630 is out of NATURAL range 0 to 2147483647.
#    Time: 340 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483629 is out of NATURAL range 0 to 2147483647.
#    Time: 360 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483628 is out of NATURAL range 0 to 2147483647.
#    Time: 380 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483627 is out of NATURAL range 0 to 2147483647.
#    Time: 400 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483626 is out of NATURAL range 0 to 2147483647.
#    Time: 420 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483625 is out of NATURAL range 0 to 2147483647.
#    Time: 440 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483624 is out of NATURAL range 0 to 2147483647.
#    Time: 460 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483623 is out of NATURAL range 0 to 2147483647.
#    Time: 480 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483622 is out of NATURAL range 0 to 2147483647.
#    Time: 500 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483621 is out of NATURAL range 0 to 2147483647.
#    Time: 520 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483620 is out of NATURAL range 0 to 2147483647.
#    Time: 540 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483619 is out of NATURAL range 0 to 2147483647.
#    Time: 560 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483618 is out of NATURAL range 0 to 2147483647.
#    Time: 580 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483617 is out of NATURAL range 0 to 2147483647.
#    Time: 600 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483616 is out of NATURAL range 0 to 2147483647.
#    Time: 620 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483615 is out of NATURAL range 0 to 2147483647.
#    Time: 640 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483614 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483613 is out of NATURAL range 0 to 2147483647.
#    Time: 680 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483612 is out of NATURAL range 0 to 2147483647.
#    Time: 700 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483611 is out of NATURAL range 0 to 2147483647.
#    Time: 720 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483610 is out of NATURAL range 0 to 2147483647.
#    Time: 740 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483609 is out of NATURAL range 0 to 2147483647.
#    Time: 760 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483608 is out of NATURAL range 0 to 2147483647.
#    Time: 780 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483607 is out of NATURAL range 0 to 2147483647.
#    Time: 800 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483606 is out of NATURAL range 0 to 2147483647.
#    Time: 820 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483605 is out of NATURAL range 0 to 2147483647.
#    Time: 840 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483604 is out of NATURAL range 0 to 2147483647.
#    Time: 860 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483603 is out of NATURAL range 0 to 2147483647.
#    Time: 880 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483602 is out of NATURAL range 0 to 2147483647.
#    Time: 900 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483601 is out of NATURAL range 0 to 2147483647.
#    Time: 920 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483600 is out of NATURAL range 0 to 2147483647.
#    Time: 940 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483599 is out of NATURAL range 0 to 2147483647.
#    Time: 960 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483598 is out of NATURAL range 0 to 2147483647.
#    Time: 980 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483597 is out of NATURAL range 0 to 2147483647.
#    Time: 1 us  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:23:36 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:23:36 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:23:36 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(112): Integer literal 0 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: tb_reg3232.vhd(144): VHDL Compiler exiting
# End time: 16:23:36 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:24:13 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:24:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:24:13 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(112): Integer literal 1 is not of type ieee.NUMERIC_STD.UNSIGNED.
# ** Error: tb_reg3232.vhd(144): VHDL Compiler exiting
# End time: 16:24:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:21 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:25:21 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:25:21 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:25:21 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:25:21 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 120 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483640 is out of NATURAL range 0 to 2147483647.
#    Time: 140 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483639 is out of NATURAL range 0 to 2147483647.
#    Time: 160 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483638 is out of NATURAL range 0 to 2147483647.
#    Time: 180 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483637 is out of NATURAL range 0 to 2147483647.
#    Time: 200 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483636 is out of NATURAL range 0 to 2147483647.
#    Time: 220 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483635 is out of NATURAL range 0 to 2147483647.
#    Time: 240 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483634 is out of NATURAL range 0 to 2147483647.
#    Time: 260 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483633 is out of NATURAL range 0 to 2147483647.
#    Time: 280 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483632 is out of NATURAL range 0 to 2147483647.
#    Time: 300 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483631 is out of NATURAL range 0 to 2147483647.
#    Time: 320 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483630 is out of NATURAL range 0 to 2147483647.
#    Time: 340 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483629 is out of NATURAL range 0 to 2147483647.
#    Time: 360 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483628 is out of NATURAL range 0 to 2147483647.
#    Time: 380 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483627 is out of NATURAL range 0 to 2147483647.
#    Time: 400 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483626 is out of NATURAL range 0 to 2147483647.
#    Time: 420 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483625 is out of NATURAL range 0 to 2147483647.
#    Time: 440 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483624 is out of NATURAL range 0 to 2147483647.
#    Time: 460 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483623 is out of NATURAL range 0 to 2147483647.
#    Time: 480 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483622 is out of NATURAL range 0 to 2147483647.
#    Time: 500 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483621 is out of NATURAL range 0 to 2147483647.
#    Time: 520 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483620 is out of NATURAL range 0 to 2147483647.
#    Time: 540 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483619 is out of NATURAL range 0 to 2147483647.
#    Time: 560 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483618 is out of NATURAL range 0 to 2147483647.
#    Time: 580 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483617 is out of NATURAL range 0 to 2147483647.
#    Time: 600 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483616 is out of NATURAL range 0 to 2147483647.
#    Time: 620 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483615 is out of NATURAL range 0 to 2147483647.
#    Time: 640 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483614 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483613 is out of NATURAL range 0 to 2147483647.
#    Time: 680 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483612 is out of NATURAL range 0 to 2147483647.
#    Time: 700 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483611 is out of NATURAL range 0 to 2147483647.
#    Time: 720 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483610 is out of NATURAL range 0 to 2147483647.
#    Time: 740 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483609 is out of NATURAL range 0 to 2147483647.
#    Time: 760 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483608 is out of NATURAL range 0 to 2147483647.
#    Time: 780 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483607 is out of NATURAL range 0 to 2147483647.
#    Time: 800 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483606 is out of NATURAL range 0 to 2147483647.
#    Time: 820 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483605 is out of NATURAL range 0 to 2147483647.
#    Time: 840 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483604 is out of NATURAL range 0 to 2147483647.
#    Time: 860 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483603 is out of NATURAL range 0 to 2147483647.
#    Time: 880 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483602 is out of NATURAL range 0 to 2147483647.
#    Time: 900 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483601 is out of NATURAL range 0 to 2147483647.
#    Time: 920 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483600 is out of NATURAL range 0 to 2147483647.
#    Time: 940 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483599 is out of NATURAL range 0 to 2147483647.
#    Time: 960 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483598 is out of NATURAL range 0 to 2147483647.
#    Time: 980 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483597 is out of NATURAL range 0 to 2147483647.
#    Time: 1 us  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:28:03 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:28:03 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:28:03 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:28:03 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:28:04 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/q_unsigned'.
# Error in macro ./tb.do line 38
# (vish-4014) No objects found matching '/q_unsigned'.
#     while executing
# "add wave -radix hex -label q_unsigned /q_unsigned"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:31:15 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:31:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:31:15 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:31:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:31:16 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 120 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483640 is out of NATURAL range 0 to 2147483647.
#    Time: 140 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483639 is out of NATURAL range 0 to 2147483647.
#    Time: 160 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483638 is out of NATURAL range 0 to 2147483647.
#    Time: 180 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483637 is out of NATURAL range 0 to 2147483647.
#    Time: 200 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483636 is out of NATURAL range 0 to 2147483647.
#    Time: 220 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483635 is out of NATURAL range 0 to 2147483647.
#    Time: 240 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483634 is out of NATURAL range 0 to 2147483647.
#    Time: 260 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483633 is out of NATURAL range 0 to 2147483647.
#    Time: 280 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483632 is out of NATURAL range 0 to 2147483647.
#    Time: 300 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483631 is out of NATURAL range 0 to 2147483647.
#    Time: 320 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483630 is out of NATURAL range 0 to 2147483647.
#    Time: 340 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483629 is out of NATURAL range 0 to 2147483647.
#    Time: 360 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483628 is out of NATURAL range 0 to 2147483647.
#    Time: 380 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483627 is out of NATURAL range 0 to 2147483647.
#    Time: 400 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483626 is out of NATURAL range 0 to 2147483647.
#    Time: 420 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483625 is out of NATURAL range 0 to 2147483647.
#    Time: 440 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483624 is out of NATURAL range 0 to 2147483647.
#    Time: 460 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483623 is out of NATURAL range 0 to 2147483647.
#    Time: 480 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483622 is out of NATURAL range 0 to 2147483647.
#    Time: 500 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483621 is out of NATURAL range 0 to 2147483647.
#    Time: 520 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483620 is out of NATURAL range 0 to 2147483647.
#    Time: 540 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483619 is out of NATURAL range 0 to 2147483647.
#    Time: 560 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483618 is out of NATURAL range 0 to 2147483647.
#    Time: 580 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483617 is out of NATURAL range 0 to 2147483647.
#    Time: 600 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483616 is out of NATURAL range 0 to 2147483647.
#    Time: 620 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483615 is out of NATURAL range 0 to 2147483647.
#    Time: 640 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483614 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483613 is out of NATURAL range 0 to 2147483647.
#    Time: 680 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483612 is out of NATURAL range 0 to 2147483647.
#    Time: 700 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483611 is out of NATURAL range 0 to 2147483647.
#    Time: 720 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483610 is out of NATURAL range 0 to 2147483647.
#    Time: 740 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483609 is out of NATURAL range 0 to 2147483647.
#    Time: 760 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483608 is out of NATURAL range 0 to 2147483647.
#    Time: 780 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483607 is out of NATURAL range 0 to 2147483647.
#    Time: 800 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483606 is out of NATURAL range 0 to 2147483647.
#    Time: 820 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483605 is out of NATURAL range 0 to 2147483647.
#    Time: 840 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483604 is out of NATURAL range 0 to 2147483647.
#    Time: 860 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483603 is out of NATURAL range 0 to 2147483647.
#    Time: 880 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483602 is out of NATURAL range 0 to 2147483647.
#    Time: 900 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483601 is out of NATURAL range 0 to 2147483647.
#    Time: 920 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483600 is out of NATURAL range 0 to 2147483647.
#    Time: 940 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483599 is out of NATURAL range 0 to 2147483647.
#    Time: 960 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483598 is out of NATURAL range 0 to 2147483647.
#    Time: 980 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483597 is out of NATURAL range 0 to 2147483647.
#    Time: 1 us  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:32:04 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:32:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:32:04 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:32:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:32:04 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 105 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:29 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:34:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:34:29 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:34:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:34:30 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 20 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 40 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 60 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 80 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 100 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 105 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:36:09 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:36:09 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:36:09 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:36:09 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:36:09 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 105 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:36:31 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:36:31 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:36:31 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:36:31 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:36:32 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:38:47 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:38:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:38:47 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# ** Error: tb_reg3232.vhd(111): near "^": expecting GENERATE or THEN
# End time: 16:38:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:39:42 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:39:42 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:39:42 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:39:42 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:39:42 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483647 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483646 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483645 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483644 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483643 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483642 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483641 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:40:44 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:40:44 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:40:45 on May 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:40:45 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:22 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:41:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:22 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:41:22 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:41:22 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:43 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:41:43 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:41:43 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:41:43 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:41:43 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2147483648 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:43:04 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 16:43:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:43:04 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 16:43:04 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:43:04 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:55 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg3232
# -- Compiling architecture rtl of reg3232
# End time: 18:52:55 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:52:55 on May 18,2019
# vcom -reportprogress 300 tb_reg3232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg3232
# -- Compiling architecture waveform of tb_reg3232
# End time: 18:52:55 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 18:52:56 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg3232(waveform)
# Loading work.reg3232(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg3232
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg3232
# 0 ns
# 420 ns
# printing wave to file wave.ps
ls
# reg3232.vhd
# tb.do
# tb_reg3232.vhd
# transcript
# vsim.wlf
# wave.ps
# work
cd ,,
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
ls
# reg3232.vhd
# tb.do
# tb_reg3232.vhd
# transcript
# vsim.wlf
# wave.ps
# work
..
# invalid command name ".."
quit -sim
cd /home/lucas/vhdl/reg_mem/reg32n
do tb.do
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:08:58 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "reg3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:08:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 5
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg3232.vhd"
ls
# reg32n.vhd
# tb.do
# tb_reg32n.vhd
# work
ls
# reg32n.vhd
# tb.do
# tb_reg32n.vhd
# work
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:09:39 on May 18,2019
# vcom -reportprogress 300 reg3232.vhd 
# ** Error: (vcom-7) Failed to open design unit file "reg3232.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:09:39 on May 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 5
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom reg3232.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:13:47 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 19:13:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:13:47 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 19:13:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 19:13:47 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# ** Fatal: (vsim-3350) Generic "N" has not been given a value.
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n/reg32n_vhd File: reg32n.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb.do PAUSED at line 9
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:17:54 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 19:17:54 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:17:54 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 19:17:54 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/reg32n_vhd/sw(3:0)'.
# Error in macro ./tb.do line 24
# (vish-4014) No objects found matching '/reg32n_vhd/sw(3:0)'.
#     while executing
# "add wave -radix hex -label sw_3_downto_0 /reg32n_vhd/sw(3:0)"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:19:31 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 19:19:31 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:19:31 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 19:19:31 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 19:19:32 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/reg32n_vhd/sw(3:0)'.
# Error in macro ./tb.do line 24
# (vish-4014) No objects found matching '/reg32n_vhd/sw(3:0)'.
#     while executing
# "add wave -radix hex -label sw_3_downto_0 /reg32n_vhd/sw(3:0)"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:24:02 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 19:24:02 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:24:02 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 19:24:02 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 19:24:02 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -11 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -12 is out of NATURAL range 0 to 2147483647.
#    Time: 726 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -13 is out of NATURAL range 0 to 2147483647.
#    Time: 792 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -14 is out of NATURAL range 0 to 2147483647.
#    Time: 858 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -15 is out of NATURAL range 0 to 2147483647.
#    Time: 924 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -16 is out of NATURAL range 0 to 2147483647.
#    Time: 990 ns  Iteration: 1  Instance: /tb_reg32n
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:24:44 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 19:24:44 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:24:44 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 19:24:44 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 19:24:44 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -11 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -12 is out of NATURAL range 0 to 2147483647.
#    Time: 726 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -13 is out of NATURAL range 0 to 2147483647.
#    Time: 792 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -14 is out of NATURAL range 0 to 2147483647.
#    Time: 858 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -15 is out of NATURAL range 0 to 2147483647.
#    Time: 924 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -16 is out of NATURAL range 0 to 2147483647.
#    Time: 990 ns  Iteration: 1  Instance: /tb_reg32n
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:35:13 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 20:35:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:35:13 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 20:35:13 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 20:35:13 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -11 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -12 is out of NATURAL range 0 to 2147483647.
#    Time: 726 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -13 is out of NATURAL range 0 to 2147483647.
#    Time: 792 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -14 is out of NATURAL range 0 to 2147483647.
#    Time: 858 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -15 is out of NATURAL range 0 to 2147483647.
#    Time: 924 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -16 is out of NATURAL range 0 to 2147483647.
#    Time: 990 ns  Iteration: 1  Instance: /tb_reg32n
# 0 ns
# 1050 ns
# printing wave to file wave.ps
quit -sim
cd /home/lucas/vhdl/reg_mem/reg32n
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:49:50 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 21:49:50 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:49:50 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# ** Error: tb_reg32n.vhd(143): near ":": expecting ';'
# ** Error: tb_reg32n.vhd(146): (vcom-1136) Unknown identifier "reg32n_write_integer".
# ** Error: tb_reg32n.vhd(147): near ":": expecting ';'
# ** Error: tb_reg32n.vhd(150): near ":": expecting ';'
# ** Error: tb_reg32n.vhd(168): VHDL Compiler exiting
# End time: 21:49:50 on May 18,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg32n.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:50:06 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 21:50:06 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:50:06 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# ** Error: tb_reg32n.vhd(146): (vcom-1136) Unknown identifier "reg32n_write_integer".
# ** Error: tb_reg32n.vhd(147): near ":": expecting ';'
# ** Error: tb_reg32n.vhd(150): near ":": expecting ';'
# ** Error: tb_reg32n.vhd(168): VHDL Compiler exiting
# End time: 21:50:06 on May 18,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg32n.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:50:47 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 21:50:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:50:47 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# ** Error: tb_reg32n.vhd(146): (vcom-1136) Unknown identifier "reg32n_write_integer".
# ** Error: tb_reg32n.vhd(149): (vcom-1136) Unknown identifier "reg32n_read_integer".
# ** Error: tb_reg32n.vhd(168): VHDL Compiler exiting
# End time: 21:50:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg32n.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:52:54 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 21:52:54 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:52:54 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# ** Error: tb_reg32n.vhd(149): (vcom-1136) Unknown identifier "reg32n_read_integer".
# ** Error: tb_reg32n.vhd(146): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg32n.vhd(168): VHDL Compiler exiting
# End time: 21:52:54 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg32n.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:53:29 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 21:53:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 21:53:29 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# ** Error: tb_reg32n.vhd(146): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg32n.vhd(149): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg32n.vhd(168): VHDL Compiler exiting
# End time: 21:53:29 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg32n.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:18:20 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 22:18:20 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:18:20 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# ** Error: tb_reg32n.vhd(146): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg32n.vhd(149): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error: tb_reg32n.vhd(168): VHDL Compiler exiting
# End time: 22:18:20 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_reg32n.vhd"
ls
# reg32n.vhd
# tb.do
# tb_reg32n.vhd
# vsim.wlf
# wave.ps
# work
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:20:43 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 22:20:43 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:20:43 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 22:20:43 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:20:43 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/w_address_integer'.
# Error in macro ./tb.do line 23
# (vish-4014) No objects found matching '/w_address_integer'.
#     while executing
# "add wave -radix dec -label w_address_integer /w_address_integer"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:21:48 on May 18,2019
# vcom -reportprogress 300 reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg32n
# -- Compiling architecture rtl of reg32n
# End time: 22:21:48 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:21:48 on May 18,2019
# vcom -reportprogress 300 tb_reg32n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg32n
# -- Compiling architecture waveform of tb_reg32n
# End time: 22:21:48 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:21:49 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg32n(waveform)
# Loading work.reg32n(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -11 is out of NATURAL range 0 to 2147483647.
#    Time: 660 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -12 is out of NATURAL range 0 to 2147483647.
#    Time: 726 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -13 is out of NATURAL range 0 to 2147483647.
#    Time: 792 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -14 is out of NATURAL range 0 to 2147483647.
#    Time: 858 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -15 is out of NATURAL range 0 to 2147483647.
#    Time: 924 ns  Iteration: 1  Instance: /tb_reg32n
# ** Error: (vsim-86) Arg Value -16 is out of NATURAL range 0 to 2147483647.
#    Time: 990 ns  Iteration: 1  Instance: /tb_reg32n
# 0 ns
# 1050 ns
# printing wave to file wave.ps
quit -sim
cd /home/lucas/vhdl/reg_mem/sevenSeg
ls
# db
# incremental_db
# output_files
# seven_seg.qpf
# seven_seg.qsf
# seven_seg.qws
# sevenSeg.vhd
# sevenSeg.vhd.bak
# simulation
# tb.do
# tb_sevenSeg.do
# tb_sevenSeg.vhd
# transcript
do tb.do
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:35:01 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# ** Error: sevenSeg.vhd(24): (vcom-1294) Declaration with designator "sevenSeg_tab" already exists in this region.
# ** =====> Prior declaration of "sevenSeg_tab" is at sevenSeg.vhd(12).
# ** Error: sevenSeg.vhd(28): VHDL Compiler exiting
# End time: 22:35:01 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 5
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:36:47 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# ** Error: sevenSeg.vhd(13): (vcom-1136) Unknown identifier "sevenSeg_tab".
# ** Error: sevenSeg.vhd(24): (vcom-1294) Declaration with designator "sevenSeg_out_array_logic_vector" already exists in this region.
# ** =====> Prior declaration of "sevenSeg_out_array_logic_vector" is at sevenSeg.vhd(12).
# ** Error: sevenSeg.vhd(26): (vcom-1136) Unknown identifier "sevenSeg_tab".
# ** Error: sevenSeg.vhd(27): (vcom-1136) Unknown identifier "sevenSeg_tab".
# ** Error: sevenSeg.vhd(27): Type error resolving prefix expression "not" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: sevenSeg.vhd(28): VHDL Compiler exiting
# End time: 22:36:47 on May 18,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 5
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:37:17 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:37:17 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeeg
# ** Error: (vcom-11) Could not find work.tb_sevenseeg.
# ** Error: tb_sevenSeg.vhd(8): VHDL Compiler exiting
# End time: 22:37:17 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
ls
# db
# incremental_db
# output_files
# seven_seg.qpf
# seven_seg.qsf
# seven_seg.qws
# sevenSeg.vhd
# sevenSeg.vhd.bak
# simulation
# tb.do
# tb_sevenSeg.do
# tb_sevenSeg.vhd
# transcript
# work
cd ..
ls
# de0_lite
# reg3232
# reg32n
# requisitos_1.md
# sevenSeg
cd ..
ls
# reg_mem
cd ..
ls
# rea de trabalho
# CLionProjects
# Documentos
# Documents
# Downloads
# Imagens
# java_error_in_PYCHARM_23620.log
# Modelos
# Msica
# OpenCV
# Pblico
# SoftMaker
# ssd1
# ssd2
# systemC
# transcript
# unetbootin
# vhdl
# vhdl_old
# Vdeos
# win
# workspaceSigasi
# YAKINDU_SCTPRO
cd vhdl
ls
# reg_mem
cd reg_mem
ls
# de0_lite
# reg3232
# reg32n
# requisitos_1.md
# sevenSeg
cd sevenSeg
ls
# db
# incremental_db
# output_files
# seven_seg.qpf
# seven_seg.qsf
# seven_seg.qws
# sevenSeg.vhd
# sevenSeg.vhd.bak
# simulation
# tb.do
# tb_sevenSeg.do
# tb_sevenSeg.vhd
# transcript
# work
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:39:31 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:39:31 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:39:31 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeeg
# ** Error: (vcom-11) Could not find work.tb_sevenseeg.
# ** Error: tb_sevenSeg.vhd(8): VHDL Compiler exiting
# End time: 22:39:31 on May 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:39:58 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:39:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:39:58 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# ** Error: tb_sevenSeg.vhd(60): (vcom-1272) Length of formal "DATA" is 4; length of actual is 32.
# ** Error: tb_sevenSeg.vhd(61): (vcom-1272) Length of formal "Q" is 7; length of actual is 32.
# ** Error: tb_sevenSeg.vhd(74): VHDL Compiler exiting
# End time: 22:39:58 on May 18,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb.do line 6
# /home/lucas/ssd2/Altera/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom tb_sevenSeg.vhd"
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:43:38 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:43:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:43:38 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# End time: 22:43:38 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:43:38 on May 18,2019
# ** Error: (vsim-3170) Could not find '/home/lucas/vhdl/reg_mem/sevenSeg/work.tb_de0_lite'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb.do PAUSED at line 9
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:46:07 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:46:07 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:46:07 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# End time: 22:46:07 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sevenseg(waveform)
# Loading work.sevenseg(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg/sevenSeg_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Fatal: (vsim-3734) Index value 10 is out of range 9 downto 0.
#    Time: 594 ns  Iteration: 4  Process: /tb_sevenseg/sevenSeg_vhd/line__26 File: sevenSeg.vhd
# Fatal error in Architecture rtl at sevenSeg.vhd line 27
# 
# HDL call sequence:
# Stopped at sevenSeg.vhd 27 Architecture rtl
# 
# 0 ns
# 624 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:46:27 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:46:27 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:46:27 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# End time: 22:46:27 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:46:27 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sevenseg(waveform)
# Loading work.sevenseg(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg/sevenSeg_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -1 is out of NATURAL range 0 to 2147483647.
#    Time: 0 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -2 is out of NATURAL range 0 to 2147483647.
#    Time: 66 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -3 is out of NATURAL range 0 to 2147483647.
#    Time: 132 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -4 is out of NATURAL range 0 to 2147483647.
#    Time: 198 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -5 is out of NATURAL range 0 to 2147483647.
#    Time: 264 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -6 is out of NATURAL range 0 to 2147483647.
#    Time: 330 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -7 is out of NATURAL range 0 to 2147483647.
#    Time: 396 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -8 is out of NATURAL range 0 to 2147483647.
#    Time: 462 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -9 is out of NATURAL range 0 to 2147483647.
#    Time: 528 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Error: (vsim-86) Arg Value -10 is out of NATURAL range 0 to 2147483647.
#    Time: 594 ns  Iteration: 1  Instance: /tb_sevenseg
# ** Fatal: (vsim-3734) Index value 10 is out of range 9 downto 0.
#    Time: 594 ns  Iteration: 4  Process: /tb_sevenseg/sevenSeg_vhd/line__26 File: sevenSeg.vhd
# Fatal error in Architecture rtl at sevenSeg.vhd line 27
# 
# HDL call sequence:
# Stopped at sevenSeg.vhd 27 Architecture rtl
# 
# 0 ns
# 624 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:47:15 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:47:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:47:15 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# End time: 22:47:15 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:47:15 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sevenseg(waveform)
# Loading work.sevenseg(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg/sevenSeg_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# 0 ns
# 1050 ns
# printing wave to file wave.ps
do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:48:14 on May 18,2019
# vcom -reportprogress 300 sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sevenSeg
# -- Compiling architecture rtl of sevenSeg
# End time: 22:48:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:48:14 on May 18,2019
# vcom -reportprogress 300 tb_sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sevenSeg
# -- Compiling architecture waveform of tb_sevenSeg
# End time: 22:48:14 on May 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 22:48:14 on May 18,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sevenseg(waveform)
# Loading work.sevenseg(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg/sevenSeg_vhd
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_sevenseg
# 0 ns
# 1050 ns
# printing wave to file wave.ps
