--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 584 paths analyzed, 188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.992ns.
--------------------------------------------------------------------------------
Slack:                  16.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.895ns logic, 2.047ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  16.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.BMUX    Tcinb                 0.277   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.D3      net (fanout=1)        1.022   M_timer_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_25_dpot
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.962ns logic, 1.876ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  16.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.831ns logic, 1.995ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  16.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.CMUX    Tcinc                 0.289   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X15Y22.A1      net (fanout=1)        1.219   M_timer_q[27]_GND_1_o_add_0_OUT[18]
    SLICE_X15Y22.CLK     Tas                   0.264   M_timer_q[17]
                                                       M_timer_q_18_dpot
                                                       M_timer_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.792ns logic, 1.988ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  16.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.BMUX    Tcinb                 0.277   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.D3      net (fanout=1)        1.022   M_timer_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_25_dpot
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.898ns logic, 1.824ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.CMUX    Tcinc                 0.289   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X15Y22.A1      net (fanout=1)        1.219   M_timer_q[27]_GND_1_o_add_0_OUT[18]
    SLICE_X15Y22.CLK     Tas                   0.264   M_timer_q[17]
                                                       M_timer_q_18_dpot
                                                       M_timer_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (1.728ns logic, 1.936ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  16.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.CMUX    Tcinc                 0.289   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X15Y20.A1      net (fanout=1)        0.961   M_timer_q[27]_GND_1_o_add_0_OUT[22]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_22_dpot
                                                       M_timer_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.883ns logic, 1.733ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.CMUX    Tcinc                 0.289   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y21.A4      net (fanout=1)        0.746   M_timer_q[27]_GND_1_o_add_0_OUT[26]
    SLICE_X15Y21.CLK     Tas                   0.264   M_timer_q[14]
                                                       M_timer_q_26_dpot
                                                       M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.974ns logic, 1.600ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  16.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_4 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_4 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.DQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_4
    SLICE_X14Y19.A3      net (fanout=2)        0.544   M_timer_q[4]
    SLICE_X14Y19.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_timer_q[4]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.740ns logic, 1.831ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.AMUX    Tcina                 0.210   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X15Y18.C1      net (fanout=1)        0.983   M_timer_q[27]_GND_1_o_add_0_OUT[20]
    SLICE_X15Y18.CLK     Tas                   0.264   M_timer_q[4]
                                                       M_timer_q_20_dpot
                                                       M_timer_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.804ns logic, 1.755ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  16.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.DMUX    Tcind                 0.289   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y18.B5      net (fanout=1)        0.708   M_timer_q[27]_GND_1_o_add_0_OUT[27]
    SLICE_X15Y18.CLK     Tas                   0.264   M_timer_q[4]
                                                       M_timer_q_27_dpot
                                                       M_timer_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.974ns logic, 1.562ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.CMUX    Tcinc                 0.289   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X15Y20.A1      net (fanout=1)        0.961   M_timer_q[27]_GND_1_o_add_0_OUT[22]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_22_dpot
                                                       M_timer_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.819ns logic, 1.681ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  16.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_5 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_5 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   M_timer_q[8]
                                                       M_timer_q_5
    SLICE_X14Y19.B4      net (fanout=2)        0.497   M_timer_q[5]
    SLICE_X14Y19.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_timer_q[5]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (1.716ns logic, 1.784ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  16.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_1 (FF)
  Destination:          M_timer_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_1 to M_timer_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_1
    SLICE_X14Y18.B2      net (fanout=2)        0.757   M_timer_q[1]
    SLICE_X14Y18.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[1]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.BMUX    Tcinb                 0.277   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X15Y18.D3      net (fanout=1)        0.854   M_timer_q[27]_GND_1_o_add_0_OUT[21]
    SLICE_X15Y18.CLK     Tas                   0.264   M_timer_q[4]
                                                       M_timer_q_21_dpot
                                                       M_timer_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.871ns logic, 1.626ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  16.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_20 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_20 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_20
    SLICE_X14Y23.A4      net (fanout=2)        0.735   M_timer_q[20]
    SLICE_X14Y23.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       M_timer_q[20]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (1.464ns logic, 2.010ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  16.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_4 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_4 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.DQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_4
    SLICE_X14Y19.A3      net (fanout=2)        0.544   M_timer_q[4]
    SLICE_X14Y19.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_timer_q[4]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.BMUX    Tcinb                 0.277   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.D3      net (fanout=1)        1.022   M_timer_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_25_dpot
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.807ns logic, 1.660ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.CMUX    Tcinc                 0.289   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y21.A4      net (fanout=1)        0.746   M_timer_q[27]_GND_1_o_add_0_OUT[26]
    SLICE_X15Y21.CLK     Tas                   0.264   M_timer_q[14]
                                                       M_timer_q_26_dpot
                                                       M_timer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.910ns logic, 1.548ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  16.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_13 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_13 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CMUX    Tshcko                0.518   M_timer_q[14]
                                                       M_timer_q_13
    SLICE_X14Y21.B2      net (fanout=2)        0.552   M_timer_q[13]
    SLICE_X14Y21.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       M_timer_q[13]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.622ns logic, 1.833ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  16.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_17 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.190 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_17 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.BQ      Tcko                  0.430   M_timer_q[17]
                                                       M_timer_q_17
    SLICE_X14Y22.B1      net (fanout=2)        0.737   M_timer_q[17]
    SLICE_X14Y22.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       M_timer_q[17]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.443ns logic, 2.015ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  16.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_16 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.190 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_16 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   M_timer_q[17]
                                                       M_timer_q_16
    SLICE_X14Y22.A2      net (fanout=2)        0.705   M_timer_q[16]
    SLICE_X14Y22.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       M_timer_q[16]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.467ns logic, 1.983ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  16.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.AMUX    Tcina                 0.210   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X15Y18.C1      net (fanout=1)        0.983   M_timer_q[27]_GND_1_o_add_0_OUT[20]
    SLICE_X15Y18.CLK     Tas                   0.264   M_timer_q[4]
                                                       M_timer_q_20_dpot
                                                       M_timer_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (1.740ns logic, 1.703ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  16.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_4 (FF)
  Destination:          M_timer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.185 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_4 to M_timer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.DQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_4
    SLICE_X14Y19.A3      net (fanout=2)        0.544   M_timer_q[4]
    SLICE_X14Y19.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_timer_q[4]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.CMUX    Tcinc                 0.289   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X15Y22.A1      net (fanout=1)        1.219   M_timer_q[27]_GND_1_o_add_0_OUT[18]
    SLICE_X15Y22.CLK     Tas                   0.264   M_timer_q[17]
                                                       M_timer_q_18_dpot
                                                       M_timer_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (1.637ns logic, 1.772ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  16.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.DMUX    Tcind                 0.289   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y18.B5      net (fanout=1)        0.708   M_timer_q[27]_GND_1_o_add_0_OUT[27]
    SLICE_X15Y18.CLK     Tas                   0.264   M_timer_q[4]
                                                       M_timer_q_27_dpot
                                                       M_timer_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.910ns logic, 1.510ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  16.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_9 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_9 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   M_timer_q[14]
                                                       M_timer_q_9
    SLICE_X14Y20.B4      net (fanout=2)        0.499   M_timer_q[9]
    SLICE_X14Y20.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       M_timer_q[9]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.625ns logic, 1.783ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  16.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_21 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_21 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.DMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_21
    SLICE_X14Y23.B5      net (fanout=2)        0.681   M_timer_q[21]
    SLICE_X14Y23.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       M_timer_q[21]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.440ns logic, 1.956ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  16.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_5 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_5 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.430   M_timer_q[8]
                                                       M_timer_q_5
    SLICE_X14Y19.B4      net (fanout=2)        0.497   M_timer_q[5]
    SLICE_X14Y19.COUT    Topcyb                0.448   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       M_timer_q[5]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.BMUX    Tcinb                 0.277   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.D3      net (fanout=1)        1.022   M_timer_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_25_dpot
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (1.783ns logic, 1.613ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack:                  16.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_12 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_12 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.CQ      Tcko                  0.430   M_timer_q[14]
                                                       M_timer_q_12
    SLICE_X14Y21.A1      net (fanout=2)        0.543   M_timer_q[12]
    SLICE_X14Y21.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       M_timer_q[12]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.558ns logic, 1.824ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  16.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_20 (FF)
  Destination:          M_timer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_20 to M_timer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.CMUX    Tshcko                0.518   M_timer_q[4]
                                                       M_timer_q_20
    SLICE_X14Y23.A4      net (fanout=2)        0.735   M_timer_q[20]
    SLICE_X14Y23.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       M_timer_q[20]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.BMUX    Tcinb                 0.277   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.D3      net (fanout=1)        1.022   M_timer_q[27]_GND_1_o_add_0_OUT[25]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_25_dpot
                                                       M_timer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.531ns logic, 1.839ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack:                  16.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_0 (FF)
  Destination:          M_timer_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_0 to M_timer_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_0
    SLICE_X14Y18.A2      net (fanout=2)        0.705   M_timer_q[0]
    SLICE_X14Y18.COUT    Topcya                0.472   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.BMUX    Tcinb                 0.277   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X15Y18.D3      net (fanout=1)        0.854   M_timer_q[27]_GND_1_o_add_0_OUT[21]
    SLICE_X15Y18.CLK     Tas                   0.264   M_timer_q[4]
                                                       M_timer_q_21_dpot
                                                       M_timer_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.381ns (1.807ns logic, 1.574ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  16.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_timer_q_2 (FF)
  Destination:          M_timer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.190 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_timer_q_2 to M_timer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BQ      Tcko                  0.430   M_timer_q[4]
                                                       M_timer_q_2
    SLICE_X14Y18.C4      net (fanout=2)        0.382   M_timer_q[2]
    SLICE_X14Y18.COUT    Topcyc                0.325   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
                                                       M_timer_q[2]_rt
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X14Y19.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X14Y19.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X14Y20.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X14Y21.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X14Y22.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X14Y23.COUT    Tbyp                  0.091   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   Madd_M_timer_q[27]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X14Y24.AMUX    Tcina                 0.210   M_timer_q[27]_GND_1_o_add_0_OUT[27]
                                                       Madd_M_timer_q[27]_GND_1_o_add_0_OUT_xor<27>
    SLICE_X15Y20.C1      net (fanout=1)        1.193   M_timer_q[27]_GND_1_o_add_0_OUT[24]
    SLICE_X15Y20.CLK     Tas                   0.264   M_timer_q[8]
                                                       M_timer_q_24_dpot
                                                       M_timer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.684ns logic, 1.672ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[3]/CLK
  Logical resource: M_count_q_1/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_count_q[3]/SR
  Logical resource: M_count_q_1/SR
  Location pin: SLICE_X12Y19.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[3]/CLK
  Logical resource: M_count_q_0/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[3]/CLK
  Logical resource: M_count_q_2/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_count_q[3]/SR
  Logical resource: M_count_q_2/SR
  Location pin: SLICE_X12Y19.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[3]/CLK
  Logical resource: M_count_q_3/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3_1/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3_1/SR
  Location pin: SLICE_X13Y17.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X13Y17.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X13Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_answer_q[1]/CLK
  Logical resource: M_answer_q_0/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_answer_q[1]/CLK
  Logical resource: M_answer_q_1/CK
  Location pin: SLICE_X13Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_1/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_timer_q[4]/SR
  Logical resource: M_timer_q_1/SR
  Location pin: SLICE_X15Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_0/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_27/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_timer_q[4]/SR
  Logical resource: M_timer_q_27/SR
  Location pin: SLICE_X15Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_2/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_20/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_timer_q[4]/SR
  Logical resource: M_timer_q_20/SR
  Location pin: SLICE_X15Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_3/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_timer_q[4]/CLK
  Logical resource: M_timer_q_21/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_timer_q[4]/SR
  Logical resource: M_timer_q_21/SR
  Location pin: SLICE_X15Y18.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.992|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 584 paths, 0 nets, and 162 connections

Design statistics:
   Minimum period:   3.992ns{1}   (Maximum frequency: 250.501MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 10 13:30:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



