// Seed: 3864662136
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2
);
  logic id_4;
  assign id_4 = 1'b0;
  assign id_4 = id_1;
  logic id_5;
  wire  id_6;
endmodule
module module_1 #(
    parameter id_16 = 32'd43,
    parameter id_7  = 32'd81
) (
    input tri0 id_0[id_7  ==  1 : id_16],
    input tri1 id_1,
    input wand id_2,
    output wire id_3,
    input wor id_4,
    output wire id_5,
    output logic id_6,
    output tri _id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    input wor id_14,
    input tri0 id_15,
    input supply0 _id_16
);
  always id_6 = id_14;
  assign id_8 = id_15;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_14
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = id_1;
endmodule
