{
  "module_name": "pwm-mediatek.c",
  "hash_id": "08e577de5c5d3bc4ce34e435a023422746206b56d110dd7ab825ffdfef89aee9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pwm/pwm-mediatek.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/ioport.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pwm.h>\n#include <linux/slab.h>\n#include <linux/types.h>\n\n \n#define PWMCON\t\t\t0x00\n#define PWMHDUR\t\t\t0x04\n#define PWMLDUR\t\t\t0x08\n#define PWMGDUR\t\t\t0x0c\n#define PWMWAVENUM\t\t0x28\n#define PWMDWIDTH\t\t0x2c\n#define PWM45DWIDTH_FIXUP\t0x30\n#define PWMTHRES\t\t0x30\n#define PWM45THRES_FIXUP\t0x34\n#define PWM_CK_26M_SEL\t\t0x210\n\n#define PWM_CLK_DIV_MAX\t\t7\n\nstruct pwm_mediatek_of_data {\n\tunsigned int num_pwms;\n\tbool pwm45_fixup;\n\tbool has_ck_26m_sel;\n\tconst unsigned int *reg_offset;\n};\n\n \nstruct pwm_mediatek_chip {\n\tstruct pwm_chip chip;\n\tvoid __iomem *regs;\n\tstruct clk *clk_top;\n\tstruct clk *clk_main;\n\tstruct clk **clk_pwms;\n\tconst struct pwm_mediatek_of_data *soc;\n};\n\nstatic const unsigned int mtk_pwm_reg_offset_v1[] = {\n\t0x0010, 0x0050, 0x0090, 0x00d0, 0x0110, 0x0150, 0x0190, 0x0220\n};\n\nstatic const unsigned int mtk_pwm_reg_offset_v2[] = {\n\t0x0080, 0x00c0, 0x0100, 0x0140, 0x0180, 0x01c0, 0x0200, 0x0240\n};\n\nstatic inline struct pwm_mediatek_chip *\nto_pwm_mediatek_chip(struct pwm_chip *chip)\n{\n\treturn container_of(chip, struct pwm_mediatek_chip, chip);\n}\n\nstatic int pwm_mediatek_clk_enable(struct pwm_chip *chip,\n\t\t\t\t   struct pwm_device *pwm)\n{\n\tstruct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip);\n\tint ret;\n\n\tret = clk_prepare_enable(pc->clk_top);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = clk_prepare_enable(pc->clk_main);\n\tif (ret < 0)\n\t\tgoto disable_clk_top;\n\n\tret = clk_prepare_enable(pc->clk_pwms[pwm->hwpwm]);\n\tif (ret < 0)\n\t\tgoto disable_clk_main;\n\n\treturn 0;\n\ndisable_clk_main:\n\tclk_disable_unprepare(pc->clk_main);\ndisable_clk_top:\n\tclk_disable_unprepare(pc->clk_top);\n\n\treturn ret;\n}\n\nstatic void pwm_mediatek_clk_disable(struct pwm_chip *chip,\n\t\t\t\t     struct pwm_device *pwm)\n{\n\tstruct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip);\n\n\tclk_disable_unprepare(pc->clk_pwms[pwm->hwpwm]);\n\tclk_disable_unprepare(pc->clk_main);\n\tclk_disable_unprepare(pc->clk_top);\n}\n\nstatic inline void pwm_mediatek_writel(struct pwm_mediatek_chip *chip,\n\t\t\t\t       unsigned int num, unsigned int offset,\n\t\t\t\t       u32 value)\n{\n\twritel(value, chip->regs + chip->soc->reg_offset[num] + offset);\n}\n\nstatic int pwm_mediatek_config(struct pwm_chip *chip, struct pwm_device *pwm,\n\t\t\t       int duty_ns, int period_ns)\n{\n\tstruct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip);\n\tu32 clkdiv = 0, cnt_period, cnt_duty, reg_width = PWMDWIDTH,\n\t    reg_thres = PWMTHRES;\n\tu64 resolution;\n\tint ret;\n\n\tret = pwm_mediatek_clk_enable(chip, pwm);\n\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tif (pc->soc->has_ck_26m_sel)\n\t\twritel(0, pc->regs + PWM_CK_26M_SEL);\n\n\t \n\tresolution = (u64)NSEC_PER_SEC * 1000;\n\tdo_div(resolution, clk_get_rate(pc->clk_pwms[pwm->hwpwm]));\n\n\tcnt_period = DIV_ROUND_CLOSEST_ULL((u64)period_ns * 1000, resolution);\n\twhile (cnt_period > 8191) {\n\t\tresolution *= 2;\n\t\tclkdiv++;\n\t\tcnt_period = DIV_ROUND_CLOSEST_ULL((u64)period_ns * 1000,\n\t\t\t\t\t\t   resolution);\n\t}\n\n\tif (clkdiv > PWM_CLK_DIV_MAX) {\n\t\tpwm_mediatek_clk_disable(chip, pwm);\n\t\tdev_err(chip->dev, \"period of %d ns not supported\\n\", period_ns);\n\t\treturn -EINVAL;\n\t}\n\n\tif (pc->soc->pwm45_fixup && pwm->hwpwm > 2) {\n\t\t \n\t\treg_width = PWM45DWIDTH_FIXUP;\n\t\treg_thres = PWM45THRES_FIXUP;\n\t}\n\n\tcnt_duty = DIV_ROUND_CLOSEST_ULL((u64)duty_ns * 1000, resolution);\n\tpwm_mediatek_writel(pc, pwm->hwpwm, PWMCON, BIT(15) | clkdiv);\n\tpwm_mediatek_writel(pc, pwm->hwpwm, reg_width, cnt_period);\n\tpwm_mediatek_writel(pc, pwm->hwpwm, reg_thres, cnt_duty);\n\n\tpwm_mediatek_clk_disable(chip, pwm);\n\n\treturn 0;\n}\n\nstatic int pwm_mediatek_enable(struct pwm_chip *chip, struct pwm_device *pwm)\n{\n\tstruct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip);\n\tu32 value;\n\tint ret;\n\n\tret = pwm_mediatek_clk_enable(chip, pwm);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tvalue = readl(pc->regs);\n\tvalue |= BIT(pwm->hwpwm);\n\twritel(value, pc->regs);\n\n\treturn 0;\n}\n\nstatic void pwm_mediatek_disable(struct pwm_chip *chip, struct pwm_device *pwm)\n{\n\tstruct pwm_mediatek_chip *pc = to_pwm_mediatek_chip(chip);\n\tu32 value;\n\n\tvalue = readl(pc->regs);\n\tvalue &= ~BIT(pwm->hwpwm);\n\twritel(value, pc->regs);\n\n\tpwm_mediatek_clk_disable(chip, pwm);\n}\n\nstatic int pwm_mediatek_apply(struct pwm_chip *chip, struct pwm_device *pwm,\n\t\t\t      const struct pwm_state *state)\n{\n\tint err;\n\n\tif (state->polarity != PWM_POLARITY_NORMAL)\n\t\treturn -EINVAL;\n\n\tif (!state->enabled) {\n\t\tif (pwm->state.enabled)\n\t\t\tpwm_mediatek_disable(chip, pwm);\n\n\t\treturn 0;\n\t}\n\n\terr = pwm_mediatek_config(pwm->chip, pwm, state->duty_cycle, state->period);\n\tif (err)\n\t\treturn err;\n\n\tif (!pwm->state.enabled)\n\t\terr = pwm_mediatek_enable(chip, pwm);\n\n\treturn err;\n}\n\nstatic const struct pwm_ops pwm_mediatek_ops = {\n\t.apply = pwm_mediatek_apply,\n\t.owner = THIS_MODULE,\n};\n\nstatic int pwm_mediatek_probe(struct platform_device *pdev)\n{\n\tstruct pwm_mediatek_chip *pc;\n\tunsigned int i;\n\tint ret;\n\n\tpc = devm_kzalloc(&pdev->dev, sizeof(*pc), GFP_KERNEL);\n\tif (!pc)\n\t\treturn -ENOMEM;\n\n\tpc->soc = of_device_get_match_data(&pdev->dev);\n\n\tpc->regs = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(pc->regs))\n\t\treturn PTR_ERR(pc->regs);\n\n\tpc->clk_pwms = devm_kmalloc_array(&pdev->dev, pc->soc->num_pwms,\n\t\t\t\t    sizeof(*pc->clk_pwms), GFP_KERNEL);\n\tif (!pc->clk_pwms)\n\t\treturn -ENOMEM;\n\n\tpc->clk_top = devm_clk_get(&pdev->dev, \"top\");\n\tif (IS_ERR(pc->clk_top))\n\t\treturn dev_err_probe(&pdev->dev, PTR_ERR(pc->clk_top),\n\t\t\t\t     \"Failed to get top clock\\n\");\n\n\tpc->clk_main = devm_clk_get(&pdev->dev, \"main\");\n\tif (IS_ERR(pc->clk_main))\n\t\treturn dev_err_probe(&pdev->dev, PTR_ERR(pc->clk_main),\n\t\t\t\t     \"Failed to get main clock\\n\");\n\n\tfor (i = 0; i < pc->soc->num_pwms; i++) {\n\t\tchar name[8];\n\n\t\tsnprintf(name, sizeof(name), \"pwm%d\", i + 1);\n\n\t\tpc->clk_pwms[i] = devm_clk_get(&pdev->dev, name);\n\t\tif (IS_ERR(pc->clk_pwms[i]))\n\t\t\treturn dev_err_probe(&pdev->dev, PTR_ERR(pc->clk_pwms[i]),\n\t\t\t\t\t     \"Failed to get %s clock\\n\", name);\n\t}\n\n\tpc->chip.dev = &pdev->dev;\n\tpc->chip.ops = &pwm_mediatek_ops;\n\tpc->chip.npwm = pc->soc->num_pwms;\n\n\tret = devm_pwmchip_add(&pdev->dev, &pc->chip);\n\tif (ret < 0)\n\t\treturn dev_err_probe(&pdev->dev, ret, \"pwmchip_add() failed\\n\");\n\n\treturn 0;\n}\n\nstatic const struct pwm_mediatek_of_data mt2712_pwm_data = {\n\t.num_pwms = 8,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = false,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt6795_pwm_data = {\n\t.num_pwms = 7,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = false,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt7622_pwm_data = {\n\t.num_pwms = 6,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = true,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt7623_pwm_data = {\n\t.num_pwms = 5,\n\t.pwm45_fixup = true,\n\t.has_ck_26m_sel = false,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt7628_pwm_data = {\n\t.num_pwms = 4,\n\t.pwm45_fixup = true,\n\t.has_ck_26m_sel = false,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt7629_pwm_data = {\n\t.num_pwms = 1,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = false,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt7981_pwm_data = {\n\t.num_pwms = 3,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = true,\n\t.reg_offset = mtk_pwm_reg_offset_v2,\n};\n\nstatic const struct pwm_mediatek_of_data mt7986_pwm_data = {\n\t.num_pwms = 2,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = true,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt8183_pwm_data = {\n\t.num_pwms = 4,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = true,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt8365_pwm_data = {\n\t.num_pwms = 3,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = true,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct pwm_mediatek_of_data mt8516_pwm_data = {\n\t.num_pwms = 5,\n\t.pwm45_fixup = false,\n\t.has_ck_26m_sel = true,\n\t.reg_offset = mtk_pwm_reg_offset_v1,\n};\n\nstatic const struct of_device_id pwm_mediatek_of_match[] = {\n\t{ .compatible = \"mediatek,mt2712-pwm\", .data = &mt2712_pwm_data },\n\t{ .compatible = \"mediatek,mt6795-pwm\", .data = &mt6795_pwm_data },\n\t{ .compatible = \"mediatek,mt7622-pwm\", .data = &mt7622_pwm_data },\n\t{ .compatible = \"mediatek,mt7623-pwm\", .data = &mt7623_pwm_data },\n\t{ .compatible = \"mediatek,mt7628-pwm\", .data = &mt7628_pwm_data },\n\t{ .compatible = \"mediatek,mt7629-pwm\", .data = &mt7629_pwm_data },\n\t{ .compatible = \"mediatek,mt7981-pwm\", .data = &mt7981_pwm_data },\n\t{ .compatible = \"mediatek,mt7986-pwm\", .data = &mt7986_pwm_data },\n\t{ .compatible = \"mediatek,mt8183-pwm\", .data = &mt8183_pwm_data },\n\t{ .compatible = \"mediatek,mt8365-pwm\", .data = &mt8365_pwm_data },\n\t{ .compatible = \"mediatek,mt8516-pwm\", .data = &mt8516_pwm_data },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, pwm_mediatek_of_match);\n\nstatic struct platform_driver pwm_mediatek_driver = {\n\t.driver = {\n\t\t.name = \"pwm-mediatek\",\n\t\t.of_match_table = pwm_mediatek_of_match,\n\t},\n\t.probe = pwm_mediatek_probe,\n};\nmodule_platform_driver(pwm_mediatek_driver);\n\nMODULE_AUTHOR(\"John Crispin <blogic@openwrt.org>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}