# OSDT Weekly 2023-05-10 ç¬¬201æœŸ

ç‚¹å‡»ã€ŒæŸ¥çœ‹åŸæ–‡ã€è·³è½¬åˆ° GitHub ä¸Šå¯¹åº”æ–‡ä»¶ï¼Œé“¾æ¥å°±å¯ä»¥ç‚¹å‡»äº†ã€‚

### è¿‘æœŸæ´»åŠ¨

- Euro LLVM 2023 æ­£åœ¨ç«çƒ­è¿›è¡Œä¸­ï¼å°ç¼–1å·ç­‰å¤šä½å°ç¼–åœ¨ç°åœºï¼Œæ¥ä¸‹æ¥ä¸‹å‘¨å°†ä¼šæœ‰å‚ä¼šæ–‡ç« è´´å‡ºæ¥ï¼ˆå¦‚æœä¸æ‹–å»¶çš„è¯ï¼‰ã€‚

## ç¼–è¯‘ç¤¾åŒºçš„å…«å¦ä¿¡æ¯

- [C++ ä¸­æ–‡å‘¨åˆŠ ç¬¬112æœŸ](https://mp.weixin.qq.com/s/d-6I8r2IWaoXkfBRkP2hDA)

### GCC

- More C type errors by default for GCC 14
  https://gcc.gnu.org/pipermail/gcc/2023-May/241264.html

- å·²æäº¤ï¼[PATCH V7] RISC-V: Enable basic RVV auto-vectorization support.
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617712.html

- [PATCH 0/6] aarch64: Avoid hard-coding specific register allocations
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617849.html

- [PATCH] rtl: AArch64: New RTL for ABD
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617920.html

- [PATCH v2] RISC-V: Add bext pattern for ZBS
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617816.html

- aarch64: Add scheduling model for Neoverse V1
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617759.html

- Pushed: [PATCH v2] LoongArch: Enable shrink wrapping
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617717.html

- [PATCH 0/2] RISC-V: support Zcmp extension
  https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617699.html

- ä¸Šæµ·èŠ¯è”èŠ¯æŒç»­æ”¹è¿›MIPS IP
   [PATCH 0/8] MIPS: Add MIPS16e2 ASE instrucions.
   https://gcc.gnu.org/pipermail/gcc-patches/2023-May/617542.html

### Binutils/GDB

- [PATCH 0/3] Add support for MIPS Allegrex
  https://sourceware.org/pipermail/binutils/2023-May/127327.html

- Ur option documentation
  https://sourceware.org/pipermail/binutils/2023-May/127349.html

### GLIBC

- DJ Delorie Stepping down as RISC-V co-maintainer
  https://sourceware.org/pipermail/libc-alpha/2023-May/147951.html

- [PATCH v3 0/5] riscv: Vectorized mem*/str* function
  https://sourceware.org/pipermail/libc-alpha/2023-May/147847.html

### LLVM/Clang/LLDB/LLD

æœ¬èŠ‚å†…å®¹æ¥è‡ª [LLVM Weekly ç¬¬ 488 æœŸ](http://llvmweekly.org/issue/488)ï¼Œ
[Alex Bradbury](https://www.linkedin.com/in/alex-bradbury/) å¤§å“¥æŒç»­ç¨³å®šè¾“å‡ºã€‚

* EuroLLVM 2023 æ­£å¼å¼€å¹•ï½ éå¸¸ç´§å‡‘å’Œä¸“ä¸šæ€§çš„ä¼šè®®ã€‚ åƒçš„ä¸€èˆ¬ã€‚ è§åˆ°äº†å‡ ä¹æ‰€æœ‰æ´»è·ƒçš„å¤§ä½¬ã€‚

* [Mojo](https://docs.modular.com/mojo/), a new higher performance Python-superset language leveraging MLIR in its implementation has been announced by Modular.

* å›½å†…ä¹Ÿæœ‰ç±»ä¼¼çš„å·¥ä½œï¼ŒopenEuler LLVM å¹³è¡Œå®‡å®™è®¡åˆ’ï¼š A Clang-Built Linux meetup [is planned for 11th November](https://discourse.llvm.org/t/2023-clang-built-linux-meetup-dates/70316) in Richmond VA, close to the Linux Plumbers Conference. More details will be posted soon.

* å¯¹äºå›½å†…è´¡çŒ®è€…è€Œè¨€ï¼Œæœ‰æ½œåœ¨é—®é¢˜ï¼š Louis Dionne suggested [starting to use GitHUb PRs for a subset of the LLVM project experimentally](https://discourse.llvm.org/t/opening-up-prs-experimentally-for-a-subset-of-the-llvm-project/70375), ahead of the planned transition on October 1st.

* å¤ªæ£’äº†ï¼š Mikhail R. Gadelha shared a [detailed tutorial on testing LLVM's libc for 32-bit RISC-V using qemu](https://discourse.llvm.org/t/tutorial-testing-libc-in-riscv32-qemu/70356).

* TBAAè²Œä¼¼å¾ˆå¤šå¹´äº†ï¼š Ofek Shilon [queries the current status of -new-struct-path-tbaa](https://discourse.llvm.org/t/tbaa-new-struct-path-tbaa-status/70349).

* è¿™å°±C++26äº†ï¼Ÿ Erich Keane [proposes using C++26 for internal names referring to the next C++ standard](https://discourse.llvm.org/t/rfc-lets-just-call-it-c-26-and-forget-about-the-c-2c-business-at-least-internally/70383) rather than e.g. C++2b, as the language seems to be on a stable 3-year cadence now and this would avoid churn when renaming. Discussion covered topics such as whether a renaming patch every 3 years is actually an issue, as well as aspects of what names and interface should be exposed to end users in order to minimise confusion.

* è¿˜æœ‰è¿™æ ·çš„è®¾å¤‡ï¼Ÿ Boris Boesler outlined [an approach to supporting architectures that don't have byte addressed memory](https://discourse.llvm.org/t/when-there-are-no-bytes/70352), that odesn't require patching LLVM.

* å‘¼åè´¡çŒ®è€…ï¼š Louis Dionne shared that [they're looking into CI workflow improvements for Phabricator](https://discourse.llvm.org/t/investigating-ci-workflow-improvements-and-potential-changes-to-arc/70309).

* å›½å†…æœ‰å‚ä¸çš„ä¼™ä¼´ä¹ˆï¼Ÿ Support for the experimental 'Smaia' and 'Ssaia' extensions was added to the RISC-V backend. This introduces new CSRs used by the Advanced Interrupt Architecture (AIA). [74c1fa6](https://reviews.llvm.org/rG74c1fa60b5f5).

* æ¥è‡ªå›½å†…çš„å­™å°‘ç­–å·¥ç¨‹å¸ˆğŸ‰ï¼š Codegen for the Zfinx and Zdinx (on RV64 only for now) extensions (floating point using general purpose registers) on RISC-V.
  [fe558ef](https://reviews.llvm.org/rGfe558efe71c1),
  [2dc0fa0](https://reviews.llvm.org/rG2dc0fa050eff).

* å­¦å§ï¼š MLIR operation properties were introduced. This can be used as an alternative to attributes to store data specific to an operation.
  [d572cd1](https://reviews.llvm.org/rGd572cd1b067f).

### QEMU (RISC-V)


- [PATCH v4 00/57] tcg: Improve atomicity support,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00073.html

- [PTACH v2 0/6] Add RISC-V KVM AIA Support,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00152.html

- [PATCH v5 00/30] tcg: Simplify calls to load/store helpers,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00229.html

- [PATCH v5 0/3] NUMA: Apply cluster-NUMA-node boundary for aarch64 and riscv machines,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00255.html

- [PATCH] target/riscv: Move `Zc*` out of the experimental properties,
  https://lists.gnu.org/archive/html/qemu-riscv/2023-05/msg00266.html

### RISC-V in China

- RISC-Vä¸­å›½å³°ä¼šå¾ç¨¿å·²ç»å¼€å§‹ã€‚
- æœ¬å‘¨å››ä¸Šåˆæœ‰ RISC-V Open Hoursã€‚
- æœ¬å‘¨å››ä¸‹åˆæœ‰ ä¸œäºšæ—¶åŒºRISC-VåŒå‘¨åŒæ­¥ä¼šè®®ã€‚

### RT-Thread ç¤¾åŒº

- é£å¹³æµªé™ã€‚å…¨çƒå¼€å‘è€…å¤§ä¼šæ­£åœ¨å¾ç¨¿ingã€‚

### TVM / AI Compilers

- é£å¹³æµªé™ã€‚ç»§ç»­ v0.12.0 çš„å‘å¸ƒå‡†å¤‡ã€‚

### æœ¬å‘¨å·¥å…·é“¾å²—ä½

**å¾€æœŸç¤¾æ‹›åŠå®ä¹ ç”Ÿæ‹›è˜é•¿æœŸæœ‰æ•ˆã€‚**

- [å¼€æºå®ä¹ ï¼šç®—èƒ½ç§‘æŠ€æ‹›å‹ŸAIå¼€æºå·¥å…·é“¾å¼€å‘ï¼ˆTPU-MLIRé¡¹ç›®ï¼‰](https://mp.weixin.qq.com/s/IBJh0ip4k11PzIMZecsWSw)
- [DynamoRIO RISC-V ç§»æ¤å¼€å‘å®ä¹ ç”Ÿæ‹›è˜ï¼ˆPLCTå®éªŒå®¤ï¼‰](https://mp.weixin.qq.com/s/J_5TjT6DOqeOXJXQI5VQxw)
- [PLCTå®éªŒå®¤å¼€å§‹æ‹›å‹Ÿ Mono ç³»ç»Ÿå¼€å‘å®ä¹ ç”Ÿï¼Œè´Ÿè´£ RISC-V ç§»æ¤åŠä¼˜åŒ–](https://mp.weixin.qq.com/s/whEW7Hay1jIP1tBzIPay1A)
- [PLCTå®éªŒå®¤é•¿æœŸæ‹›å‹Ÿå®‰å“ç³»ç»Ÿï¼ˆAOSPï¼‰å¼€å‘å®ä¹ ç”Ÿï¼Œå‡çº§å’Œç»´æŠ¤ AOSP for RISC-V å¼€æºé¡¹ç›®](https://mp.weixin.qq.com/s/dJP2cEB1nex2inR5c-cJog)


### æœ¬å‘¨æ¨èé˜…è¯»

æœ¬å‘¨æ¨èï¼šã€Šç½®èº«äº‹å†…ï¼šä¸­å›½æ”¿åºœä¸ç»æµå‘å±•ã€‹

ä½œè€…ï¼š å…°å°æ¬¢

æ¨èï¼š å°ç¼–1å·

ä¹¦æ¯”è¾ƒæ–°ï¼Œ2021å¹´å‡ºç‰ˆï¼Œé‡Œé¢æåˆ°çš„å¾ˆå¤šçŸ¥è¯†è¿˜æ˜¯çƒ­ä¹çš„ï¼Œè¯»èµ·æ¥è‚¯å®šä¸ä¼šè§‰å¾—æ— èŠã€‚åŒæ—¶ä½œè€…ä¹Ÿå°½é‡çš„åœ¨ä¿æŒå¯è¯»æ€§çš„å‰æä¸‹è¿›è¡Œäº†ä¸å°‘å†å²èƒŒæ™¯çš„ä»‹ç»å’Œæ”¿ç­–ç»†èŠ‚çš„å¤„ç†ã€‚æœ¬ä¹¦ä½œè€…æä¾›äº†ä¸€ä¸ªï¼ˆç›®å‰æ¥çœ‹ç®—æ˜¯ï¼‰ä¸»æµçš„ä¸€ç§å› æœå…³ç³»æ¨æ¼”çš„è·¯å¾„ï¼Œç”¨å¹³å®çš„è¯­è¨€è§£é‡Šäº†ä¸ºä»€ä¹ˆã€Œä¸­å¤®vsåœ°æ–¹ã€çš„æ²»ç†æ¨¡å¼ä¸€ç›´å­˜åœ¨ã€ä¸Šä¸–çºªä¹åå¹´ä»£çš„åˆ†ç¨åˆ¶æ”¹é©æ˜¯ä»€ä¹ˆã€ä¸ºä»€ä¹ˆè¦è¿›è¡Œåˆ†ç¨åˆ¶ã€è·Ÿç›®å‰å„ä¸ªå¤§åŸå¸‚çš„æˆ¿ä»·å±…é«˜ä¸ä¸‹æœ‰ç€å¦‚ä½•çš„å…³ç³»ã€‚åŒæ—¶ä½œè€…ç»™å‡ºäº†ä¸€äº›æ”¹é©çš„ç»†èŠ‚ï¼Œå³ä¾¿æˆ‘å·²ç»åœ¨ä¹¦ä¸­åˆ—å‡ºçš„å‚è€ƒæ–‡çŒ®ä¸­é˜…è¯»è¿‡ï¼Œå†æ¬¡çœ‹åˆ°åŒæ ·çš„æ•…äº‹ä¾ç„¶è§‰å¾—æ„Ÿæ…¨ä¸‡åƒã€‚

ç”µå½±é‡Œå¸¸è¯´ï¼Œä¸€ä»£äººï¼ˆåªèƒ½ï¼‰åšä¸€ä»£äººçš„äº‹æƒ…ã€‚å½“æˆ‘ä»¬ä»2022å¹´çš„èº«å¿ƒæ··ä¹±ä¸­æŠ½èº«è€Œå‡ºï¼Œå›çœ‹è¿‡å»40å¹´ï¼Œå¯èƒ½ä¼šè·å¾—ä¸€ç§æ„å¤–çš„å†…å¿ƒå¹³é™ã€‚

è‡³å°‘ï¼Œå¯èƒ½ä¸ä¼šå†ç„¦è™‘æƒ³ç€ä¹°æˆ¿å­äº†ã€‚

