.TH "irq_gc_mask_clr_bit" 9 "irq_gc_mask_clr_bit" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
irq_gc_mask_clr_bit \- Mask chip via clearing bit in mask register
.SH SYNOPSIS
.B "void" irq_gc_mask_clr_bit
.BI "(struct irq_data *d "  ");"
.SH ARGUMENTS
.IP "d" 12
irq_data
.SH "DESCRIPTION"
Chip has a single mask register. Values of this register are cached
and protected by gc->lock
