`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2025/09/25 18:46:43
// Design Name: 
// Module Name: regs
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module regs(
    input clk,
    input rst,
    input RegWrite,
    input [4:0] Rs1_addr,Rs2_addr,Wt_addr,
    input [31:0] Wt_data,
    output [31:0] Rs1_data,Rs2_data,

    //output 32个寄存器
    output [31:0] x0,
    output [31:0] ra,
    output [31:0] sp,
    output [31:0] gp,
    output [31:0] tp,
    output [31:0] t0,
    output [31:0] t1,
    output [31:0] t2,
    output [31:0] s0,
    output [31:0] s1,
    output [31:0] a0,
    output [31:0] a1,
    output [31:0] a2,
    output [31:0] a3,
    output [31:0] a4,
    output [31:0] a5,
    output [31:0] a6,
    output [31:0] a7,
    output [31:0] s2,
    output [31:0] s3,
    output [31:0] s4,
    output [31:0] s5,
    output [31:0] s6,
    output [31:0] s7,
    output [31:0] s8,
    output [31:0] s9,
    output [31:0] s10,
    output [31:0] s11,
    output [31:0] t3,
    output [31:0] t4,
    output [31:0] t5,
    output [31:0] t6
    );
    
    reg [31:0] register[1:31];
    
    integer i;
    
    assign Rs1_data=(Rs1_addr==0)? 32'b0 : register[Rs1_addr];
    assign Rs2_data=(Rs2_addr ==0)? 32'b0 : register[Rs2_addr];
    
    always @(posedge  clk or posedge rst) begin
        if(rst) begin
            for(i=0;i<32;i=i+1)
                register[i]<=32'b0;
                
            end
            
        else if(RegWrite && (Wt_addr !=0)) begin
            register[Wt_addr]<=Wt_data;
            
          end
          
       end

    assign x0=32'b0;
    assign ra=register[1];
    assign sp=register[2];
    assign gp=register[3];
    assign tp=register[4];
    assign t0=register[5];
    assign t1=register[6];
    assign t2=register[7];
    assign s0=register[8];
    assign s1=register[9];
    assign a0=register[10];
    assign a1=register[11];
    assign a2=register[12];
    assign a3=register[13];
    assign a4=register[14];
    assign a5=register[15];
    assign a6=register[16];
    assign a7=register[17];
    assign s2=register[18];
    assign s3=register[19];
    assign s4=register[20];
    assign s5=register[21];
    assign s6=register[22];
    assign s7=register[23];
    assign s8=register[24];
    assign s9=register[25];
    assign s10=register[26];
    assign s11=register[27];
    assign t3=register[28];
    assign t4=register[29];
    assign t5=register[30];
    assign t6=register[31];

endmodule    


