# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../universal_bin_count.srcs/sources_1/new/uni8bitBC.vhd" \
"../../../../universal_bin_count.srcs/sim_1/new/uni8bitBC_tb.vhd" \

# Do not sort compile order
nosort
