Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore/fifo_rx" "ipcore/fifo_tx" "ipcore/clk_gen"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\clk_gen\clk_gen.v" into library work
Parsing module <clk_gen>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart\clk_div_uart.v" into library work
Parsing module <clk_div_uart>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart\uart_tx.v" into library work
Parsing module <uart_tx>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart\uart_rx.v" into library work
Parsing module <uart_rx>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\fifo_tx\fifo_tx.v" into library work
Parsing module <fifo_tx>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\fifo_rx\fifo_rx.v" into library work
Parsing module <fifo_rx>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart_fifo\uart_fifo_tx.v" into library work
Parsing module <uart_fifo_tx>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart_fifo\uart_fifo_rx.v" into library work
Parsing module <uart_fifo_rx>.
Analyzing Verilog file "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\top\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk_gen>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=40.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="2X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\clk_gen\clk_gen.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <uart_fifo_rx>.

Elaborating module <uart_rx(baud_div=216,cnt_width=8)>.

Elaborating module <clk_div_uart(baud_div=216,cnt_width=8)>.

Elaborating module <fifo_rx>.
WARNING:HDLCompiler:1499 - "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\fifo_rx\fifo_rx.v" Line 39: Empty module <fifo_rx> remains a black box.

Elaborating module <uart_fifo_tx>.

Elaborating module <uart_tx(baud_div=216,cnt_width=8)>.

Elaborating module <fifo_tx>.
WARNING:HDLCompiler:1499 - "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\fifo_tx\fifo_tx.v" Line 39: Empty module <fifo_tx> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\top\top.v".
WARNING:Xst:647 - Input <key_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <working_led>.
    Found 3-bit register for signal <key_up_dly>.
    Found 3-bit register for signal <key_down_dly>.
    Found 3-bit register for signal <transfer_en_dly>.
    Found 24-bit register for signal <led_cnt>.
    Found 24-bit adder for signal <led_cnt[23]_GND_1_o_add_1_OUT> created at line 83.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\ipcore\clk_gen\clk_gen.v".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <uart_fifo_rx>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart_fifo\uart_fifo_rx.v".
        baud_div = 216
        cnt_width = 8
    Found 64-bit register for signal <fifo_din>.
    Found 4-bit register for signal <uart_rx_cnt>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 4-bit adder for signal <uart_rx_cnt[3]_GND_6_o_add_0_OUT> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_fifo_rx> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart\uart_rx.v".
        baud_div = 216
        cnt_width = 8
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <rx_dat>.
    Found 3-bit register for signal <rx_rdy_dly>.
    Found 3-bit register for signal <rx_dly>.
    Found 1-bit register for signal <rx_last>.
    Found 5-bit adder for signal <cnt[4]_GND_7_o_add_2_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <clk_div_uart>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart\clk_div_uart.v".
        baud_div = 216
        cnt_width = 8
    Found 1-bit register for signal <o_clk_half_pule>.
    Found 8-bit register for signal <cnt>.
    Found 8-bit adder for signal <cnt[7]_GND_8_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_div_uart> synthesized.

Synthesizing Unit <uart_fifo_tx>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart_fifo\uart_fifo_tx.v".
        baud_div = 216
        cnt_width = 8
    Found 64-bit register for signal <uart_tx_dat_64bit>.
    Found 4-bit register for signal <uart_tx_cnt>.
    Found 2-bit register for signal <uart_tx_en_r>.
    Found 8-bit register for signal <uart_tx_dat_8bit>.
    Found 1-bit register for signal <fifo_dout_sync>.
    Found 1-bit register for signal <fifo_dout_sync_dly>.
    Found 1-bit register for signal <fifo_dout_rdy>.
    Found 1-bit register for signal <uart_busy_dly>.
    Found 4-bit adder for signal <uart_tx_cnt[3]_GND_10_o_add_2_OUT> created at line 129.
    Found 8-bit 8-to-1 multiplexer for signal <_n0073> created at line 146.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <uart_fifo_tx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\uart_fifo\source\uart\uart_tx.v".
        baud_div = 216
        cnt_width = 8
    Found 1-bit register for signal <tx>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <tx_dat_r>.
    Found 1-bit register for signal <tx_en_r>.
    Found 1-bit register for signal <tx_last>.
    Found 5-bit adder for signal <cnt[4]_GND_11_o_add_3_OUT> created at line 80.
    Found 1-bit 12-to-1 multiplexer for signal <cnt[4]_PWR_11_o_Mux_7_o> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <uart_tx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 24-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 8-bit adder                                           : 2
# Registers                                            : 30
 1-bit register                                        : 12
 2-bit register                                        : 1
 24-bit register                                       : 1
 3-bit register                                        : 5
 4-bit register                                        : 2
 5-bit register                                        : 2
 64-bit register                                       : 2
 8-bit register                                        : 5
# Multiplexers                                         : 12
 1-bit 12-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore/fifo_rx/fifo_rx.ngc>.
Reading core <ipcore/fifo_tx/fifo_tx.ngc>.
Loading core <fifo_rx> for timing and area information for instance <u_fifo_rx>.
Loading core <fifo_tx> for timing and area information for instance <u_fifo_tx>.

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <led_cnt>: 1 register on signal <led_cnt>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <uart_fifo_rx>.
The following registers are absorbed into counter <uart_rx_cnt>: 1 register on signal <uart_rx_cnt>.
Unit <uart_fifo_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_fifo_tx>.
The following registers are absorbed into counter <uart_tx_cnt>: 1 register on signal <uart_tx_cnt>.
Unit <uart_fifo_tx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 2
# Counters                                             : 5
 24-bit up counter                                     : 1
 4-bit up counter                                      : 2
 5-bit up counter                                      : 2
# Registers                                            : 197
 Flip-Flops                                            : 197
# Multiplexers                                         : 7
 1-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 5
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <uart_fifo_rx> ...

Optimizing unit <uart_rx> ...

Optimizing unit <clk_div_uart> ...

Optimizing unit <uart_fifo_tx> ...

Optimizing unit <uart_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_uart_fifo_rx/u_fifo_rx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <i_uart_fifo_tx/u_fifo_tx> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 239
 Flip-Flops                                            : 239

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 315
#      GND                         : 5
#      INV                         : 7
#      LUT1                        : 23
#      LUT2                        : 45
#      LUT3                        : 26
#      LUT4                        : 32
#      LUT5                        : 41
#      LUT6                        : 58
#      MUXCY                       : 43
#      MUXF7                       : 9
#      VCC                         : 2
#      XORCY                       : 24
# FlipFlops/Latches                : 327
#      FD                          : 8
#      FDC                         : 71
#      FDCE                        : 229
#      FDP                         : 18
#      FDPE                        : 1
# RAMS                             : 4
#      RAMB16BWER                  : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 14
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 9
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             327  out of  11440     2%  
 Number of Slice LUTs:                  232  out of   5720     4%  
    Number used as Logic:               232  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    438
   Number with an unused Flip Flop:     111  out of    438    25%  
   Number with an unused LUT:           206  out of    438    47%  
   Number of fully used LUT-FF pairs:   121  out of    438    27%  
   Number of unique control sets:        27

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | DCM_SP:CLK2X           | 331   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.156ns (Maximum Frequency: 89.638MHz)
   Minimum input arrival time before clock: 2.127ns
   Maximum output required time after clock: 5.396ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 11.156ns (frequency: 89.638MHz)
  Total number of paths / destination ports: 2845 / 850
-------------------------------------------------------------------------
Delay:               5.578ns (Levels of Logic = 5)
  Source:            key_down_dly_2 (FF)
  Destination:       i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Source Clock:      i_clk rising 2.0X
  Destination Clock: i_clk rising 2.0X

  Data Path: key_down_dly_2 to i_uart_fifo_tx/u_fifo_tx/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   1.104  key_down_dly_2 (key_down_dly_2)
     LUT3:I0->O            6   0.235   1.306  i_uart_fifo_tx/fifo_rd_en1 (i_uart_fifo_tx/fifo_rd_en)
     begin scope: 'i_uart_fifo_tx/u_fifo_tx:rd_en'
     LUT5:I0->O            1   0.254   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1)
     LUT6:I4->O            1   0.250   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o3)
     LUT5:I3->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      5.578ns (1.588ns logic, 3.990ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 1)
  Source:            uart_rx (PAD)
  Destination:       i_uart_fifo_rx/u_uart_rx/rx_dat_7 (FF)
  Destination Clock: i_clk rising 2.0X

  Data Path: uart_rx to i_uart_fifo_rx/u_uart_rx/rx_dat_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  uart_rx_IBUF (uart_rx_IBUF)
     FDC:D                     0.074          i_uart_fifo_rx/u_uart_rx/rx_dly_0
    ----------------------------------------
    Total                      2.127ns (1.402ns logic, 0.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Offset:              5.396ns (Levels of Logic = 2)
  Source:            key_down_dly_2 (FF)
  Destination:       led<5> (PAD)
  Source Clock:      i_clk rising 2.0X

  Data Path: key_down_dly_2 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   0.984  key_down_dly_2 (key_down_dly_2)
     LUT2:I0->O            2   0.250   0.725  send_en1 (led_5_OBUF)
     OBUF:I->O                 2.912          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      5.396ns (3.687ns logic, 1.709ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.578|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.18 secs
 
--> 

Total memory usage is 258372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :   16 (   0 filtered)

