Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 23 14:52:47 2022
| Host         : DESKTOP-QO1RQK3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.428ns (51.381%)  route 4.190ns (48.619%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          1.227     1.745    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y95        LUT4 (Prop_lut4_I1_O)        0.152     1.897 r  design_1_i/top_0/inst/seg7/ar[6]_INST_0/O
                         net (fo=1, routed)           2.962     4.860    ar_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         3.758     8.617 r  ar_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.617    ar[6]
    R16                                                               r  ar[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.596ns  (logic 4.451ns (58.604%)  route 3.144ns (41.396%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          1.235     1.753    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y95        LUT4 (Prop_lut4_I2_O)        0.146     1.899 r  design_1_i/top_0/inst/seg7/ar[0]_INST_0/O
                         net (fo=1, routed)           1.909     3.808    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.787     7.596 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.596    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.250ns  (logic 4.412ns (60.856%)  route 2.838ns (39.144%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[2]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_0/inst/seg7/sel_reg[2]/Q
                         net (fo=9, routed)           0.715     1.193    design_1_i/top_0/inst/seg7/sel_reg[2]
    SLICE_X112Y96        LUT4 (Prop_lut4_I2_O)        0.301     1.494 r  design_1_i/top_0/inst/seg7/ar[4]_INST_0/O
                         net (fo=1, routed)           2.123     3.617    ar_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.633     7.250 r  ar_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.250    ar[4]
    V15                                                               r  ar[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.177ns  (logic 4.593ns (63.999%)  route 2.584ns (36.001%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[2]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_0/inst/seg7/sel_reg[2]/Q
                         net (fo=9, routed)           0.710     1.188    design_1_i/top_0/inst/seg7/sel_reg[2]
    SLICE_X112Y95        LUT4 (Prop_lut4_I1_O)        0.330     1.518 r  design_1_i/top_0/inst/seg7/ar[5]_INST_0/O
                         net (fo=1, routed)           1.874     3.392    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.785     7.177 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.177    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.268ns (59.532%)  route 2.901ns (40.468%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          1.235     1.753    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y95        LUT4 (Prop_lut4_I3_O)        0.124     1.877 r  design_1_i/top_0/inst/seg7/ar[1]_INST_0/O
                         net (fo=1, routed)           1.666     3.543    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626     7.168 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.168    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 4.266ns (59.580%)  route 2.894ns (40.420%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          1.227     1.745    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y95        LUT4 (Prop_lut4_I1_O)        0.124     1.869 r  design_1_i/top_0/inst/seg7/ar[2]_INST_0/O
                         net (fo=1, routed)           1.667     3.536    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624     7.160 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.160    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.404ns (63.495%)  route 2.532ns (36.505%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[2]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/top_0/inst/seg7/sel_reg[2]/Q
                         net (fo=9, routed)           0.710     1.188    design_1_i/top_0/inst/seg7/sel_reg[2]
    SLICE_X112Y95        LUT4 (Prop_lut4_I1_O)        0.301     1.489 r  design_1_i/top_0/inst/seg7/ar[3]_INST_0/O
                         net (fo=1, routed)           1.822     3.311    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625     6.936 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.936    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.542ns (39.734%)  route 2.339ns (60.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.339     3.881    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.542ns (39.734%)  route 2.339ns (60.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.339     3.881    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.881ns  (logic 1.542ns (39.734%)  route 2.339ns (60.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           2.339     3.881    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[3]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/seg7/sel_reg[3]/Q
                         net (fo=8, routed)           0.175     0.339    design_1_i/top_0/inst/seg7/sel_reg[3]
    SLICE_X112Y96        LUT4 (Prop_lut4_I3_O)        0.043     0.382 r  design_1_i/top_0/inst/seg7/sel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    design_1_i/top_0/inst/seg7/p_0_in[3]
    SLICE_X112Y96        FDCE                                         r  design_1_i/top_0/inst/seg7/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          0.233     0.397    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y96        LUT1 (Prop_lut1_I0_O)        0.045     0.442 r  design_1_i/top_0/inst/seg7/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/top_0/inst/seg7/sel[0]_i_1_n_0
    SLICE_X112Y96        FDCE                                         r  design_1_i/top_0/inst/seg7/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.209ns (45.695%)  route 0.248ns (54.305%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          0.248     0.412    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y96        LUT2 (Prop_lut2_I0_O)        0.045     0.457 r  design_1_i/top_0/inst/seg7/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.457    design_1_i/top_0/inst/seg7/sel[1]_i_1_n_0
    SLICE_X112Y96        FDCE                                         r  design_1_i/top_0/inst/seg7/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.212ns (46.049%)  route 0.248ns (53.951%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[0]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/seg7/sel_reg[0]/Q
                         net (fo=11, routed)          0.248     0.412    design_1_i/top_0/inst/seg7/sel_reg[0]
    SLICE_X112Y96        LUT3 (Prop_lut3_I0_O)        0.048     0.460 r  design_1_i/top_0/inst/seg7/sel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.460    design_1_i/top_0/inst/seg7/p_0_in[2]
    SLICE_X112Y96        FDCE                                         r  design_1_i/top_0/inst/seg7/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.309ns (24.203%)  route 0.969ns (75.797%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.969     1.279    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.309ns (24.203%)  route 0.969ns (75.797%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.969     1.279    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.309ns (24.203%)  route 0.969ns (75.797%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.969     1.279    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/seg7/sel_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.309ns (24.203%)  route 0.969ns (75.797%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.969     1.279    design_1_i/top_0/inst/seg7/sw[0]
    SLICE_X112Y96        FDCE                                         f  design_1_i/top_0/inst/seg7/sel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.533ns (72.852%)  route 0.571ns (27.148%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[1]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/seg7/sel_reg[1]/Q
                         net (fo=10, routed)          0.237     0.401    design_1_i/top_0/inst/seg7/sel_reg[1]
    SLICE_X112Y95        LUT4 (Prop_lut4_I2_O)        0.045     0.446 r  design_1_i/top_0/inst/seg7/ar[2]_INST_0/O
                         net (fo=1, routed)           0.335     0.780    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         1.324     2.104 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.104    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/seg7/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.534ns (72.909%)  route 0.570ns (27.091%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDCE                         0.000     0.000 r  design_1_i/top_0/inst/seg7/sel_reg[1]/C
    SLICE_X112Y96        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/top_0/inst/seg7/sel_reg[1]/Q
                         net (fo=10, routed)          0.238     0.402    design_1_i/top_0/inst/seg7/sel_reg[1]
    SLICE_X112Y95        LUT4 (Prop_lut4_I2_O)        0.045     0.447 r  design_1_i/top_0/inst/seg7/ar[1]_INST_0/O
                         net (fo=1, routed)           0.333     0.779    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.325     2.105 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.105    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------





