*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/jswiebocki/VDIC/.dvt/lab04_part1.build
    -F /home/student/jswiebocki/VDIC/lab04part1/tb/tb.f
*** Done analyzing build configuration [18 ms] ***
Loaded compile waivers from /home/student/jswiebocki/VDIC/.dvt/waivers.xml for project VDIC

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/shape_c.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/shape_c.svh [18 ms, 41 lines, SystemVerilog_2012] ...
Loading (2) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/polygon_c.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/polygon_c.svh [1 ms, 12 lines, SystemVerilog_2012] ...
Loading (3) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/rectangle_c.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/rectangle_c.svh [3 ms, 30 lines, SystemVerilog_2012] ...
Loading (4) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/triangle_c.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/triangle_c.svh [1 ms, 26 lines, SystemVerilog_2012] ...
Loading (5) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/circle_c.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/circle_c.svh [4 ms, 55 lines, SystemVerilog_2012] ...
Loading (6) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/shape_factory.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/shape_factory.svh [4 ms, 66 lines, SystemVerilog_2012] ...
Loading (7) /home/student/jswiebocki/VDIC/lab04part1/tb/classes/shape_reporter.svh ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/classes/shape_reporter.svh [1 ms, 18 lines, SystemVerilog_2012] ...
Loading (8) /home/student/jswiebocki/VDIC/lab04part1/tb/top.sv ...
Done /home/student/jswiebocki/VDIC/lab04part1/tb/top.sv [4 ms, 70 lines, SystemVerilog_2012] ...
*** Done invocation #1 [31 ms] ***
*** Done parsing [LT 10.0 ms, PT 31.0 ms] ***
*** Total number of lines [318] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [45 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [0 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 1 in /home/student/jswiebocki/VDIC/lab04part1/tb/top.sv [compile index 8]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [52 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'line' is never written
    at line 8 in /home/student/jswiebocki/VDIC/lab04part1/tb/top.sv [compile index 8]
*** Warning: SIGNAL_NEVER_READ: Signal 'c' is never read
    at line 10 in /home/student/jswiebocki/VDIC/lab04part1/tb/top.sv [compile index 8]
*** Warning: SIGNAL_NEVER_READ: Signal 'file_content' is never read
    at line 12 in /home/student/jswiebocki/VDIC/lab04part1/tb/top.sv [compile index 8]
*** Done mixed mode extension build [285 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [354 ms] ***
Waiver 'Disable by message' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 21 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 24 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 27 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 30 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 33 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 36 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 39 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 42 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 45 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 48 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 51 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 54 applied to 0 problems
Waiver '_UNELABORATED_MODULE' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 57 applied to 0 problems
Waiver '_INTERNAL_GENERATED_CLOCK' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 60 applied to 0 problems
Waiver '_ASSIGNMENT_BLOCKING' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 63 applied to 0 problems
Waiver '_ASSIGNMENT_BLOCKING' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 66 applied to 0 problems
Waiver '_UNELABORATED_MODULE' defined in '/home/student/jswiebocki/VDIC/.dvt/waivers.xml' at line 69 applied to 0 problems
Loaded compile waivers from /home/student/jswiebocki/VDIC/.dvt/waivers.xml for project VDIC
