TimeQuest Timing Analyzer report for vr
Fri Jun  2 10:40:05 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'pll|altpll_component|pll|clk[1]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'pll|altpll_component|pll|clk[1]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLOCK_50'
 33. Fast Model Setup: 'pll|altpll_component|pll|clk[1]'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'pll|altpll_component|pll|clk[1]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[1]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vr                                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_50 }                        ;
; pll|altpll_component|pll|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; -2.916 ; 7.084  ; 50.00      ; 1         ; 1           ; -52.5 ;        ;           ;            ; false    ; CLOCK_50 ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[0] } ;
; pll|altpll_component|pll|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[1] } ;
; pll|altpll_component|pll|clk[2] ; Generated ; 80.000 ; 12.5 MHz  ; 0.000  ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[2] } ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+-----------+-----------------+---------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                      ; Note ;
+-----------+-----------------+---------------------------------+------+
; 74.67 MHz ; 74.67 MHz       ; CLOCK_50                        ;      ;
; 98.48 MHz ; 98.48 MHz       ; pll|altpll_component|pll|clk[1] ;      ;
+-----------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 6.607  ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 29.846 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; CLOCK_50                        ; 0.391 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
+---------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 7.620  ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 17.873 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 13.326     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.847 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 13.095     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 6.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 13.072     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.075 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.860     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.832     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 12.785     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.146 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 12.789     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 12.768     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.166 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.743     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.715     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a5~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 12.703     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.229 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 12.669     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.245 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 12.664     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.374 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.552     ;
; 7.445 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.481     ;
; 7.445 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 12.481     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 29.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 10.195     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.036 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 10.004     ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.196 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.845      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.235 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.806      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.264 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.776      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.354 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 9.686      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.411 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.630      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.448 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.076      ; 9.593      ;
; 30.856 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a17~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.060      ; 9.169      ;
; 30.856 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a17~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.060      ; 9.169      ;
; 30.856 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a17~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.060      ; 9.169      ;
; 30.856 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a17~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.060      ; 9.169      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_count[1]                                                                                                                                                                                                    ; sdram:ram|i_count[1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_count[0]                                                                                                                                                                                                    ; sdram:ram|i_count[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_count[2]                                                                                                                                                                                                    ; sdram:ram|i_count[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_refs[0]                                                                                                                                                                                                     ; sdram:ram|i_refs[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_refs[1]                                                                                                                                                                                                     ; sdram:ram|i_refs[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_refs[2]                                                                                                                                                                                                     ; sdram:ram|i_refs[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_next~5                                                                                                                                                                                                      ; sdram:ram|i_next~5                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_state~15                                                                                                                                                                                                    ; sdram:ram|i_state~15                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_state~16                                                                                                                                                                                                    ; sdram:ram|i_state~16                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|init_done                                                                                                                                                                                                     ; sdram:ram|init_done                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_count[1]                                                                                                                                                                                                    ; sdram:ram|m_count[1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_state~18                                                                                                                                                                                                    ; sdram:ram|m_state~18                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_rnw                                                                                                                                                                                                    ; sdram:ram|active_rnw                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_next~12                                                                                                                                                                                                     ; sdram:ram|m_next~12                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_state~17                                                                                                                                                                                                    ; sdram:ram|m_state~17                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_next~11                                                                                                                                                                                                     ; sdram:ram|m_next~11                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_state~16                                                                                                                                                                                                    ; sdram:ram|m_state~16                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|m_next~15                                                                                                                                                                                                     ; sdram:ram|m_next~15                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|ack_refresh_request                                                                                                                                                                                           ; sdram:ram|ack_refresh_request                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|refresh_request                                                                                                                                                                                               ; sdram:ram|refresh_request                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[14]                                                                                                                                                                                               ; sdram:ram|active_addr[14]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[15]                                                                                                                                                                                               ; sdram:ram|active_addr[15]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[16]                                                                                                                                                                                               ; sdram:ram|active_addr[16]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[17]                                                                                                                                                                                               ; sdram:ram|active_addr[17]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[10]                                                                                                                                                                                               ; sdram:ram|active_addr[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[12]                                                                                                                                                                                               ; sdram:ram|active_addr[12]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[11]                                                                                                                                                                                               ; sdram:ram|active_addr[11]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[13]                                                                                                                                                                                               ; sdram:ram|active_addr[13]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[9]                                                                                                                                                                                                ; sdram:ram|active_addr[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[8]                                                                                                                                                                                                ; sdram:ram|active_addr[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[21]                                                                                                                                                                                               ; sdram:ram|active_addr[21]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[18]                                                                                                                                                                                               ; sdram:ram|active_addr[18]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_cs_n                                                                                                                                                                                                   ; sdram:ram|active_cs_n                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[20]                                                                                                                                                                                               ; sdram:ram|active_addr[20]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_addr[19]                                                                                                                                                                                               ; sdram:ram|active_addr[19]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; playrec:rc|streg~4                                                                                                                                                                                                      ; playrec:rc|streg~4                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_cmd[2]                                                                                                                                                                                                      ; sdram:ram|i_cmd[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_cmd[0]                                                                                                                                                                                                      ; sdram:ram|i_cmd[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|i_cmd[1]                                                                                                                                                                                                      ; sdram:ram|i_cmd[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; blink_cnt[0]                                                                                                                                                                                                            ; blink_cnt[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[15]                                                                                                                                                                                               ; sdram:ram|active_data[15]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[10]                                                                                                                                                                                               ; sdram:ram|active_data[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[6]                                                                                                                                                                                                ; sdram:ram|active_data[6]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[14]                                                                                                                                                                                               ; sdram:ram|active_data[14]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[8]                                                                                                                                                                                                ; sdram:ram|active_data[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[12]                                                                                                                                                                                               ; sdram:ram|active_data[12]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[4]                                                                                                                                                                                                ; sdram:ram|active_data[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[11]                                                                                                                                                                                               ; sdram:ram|active_data[11]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[3]                                                                                                                                                                                                ; sdram:ram|active_data[3]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[7]                                                                                                                                                                                                ; sdram:ram|active_data[7]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[9]                                                                                                                                                                                                ; sdram:ram|active_data[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[5]                                                                                                                                                                                                ; sdram:ram|active_data[5]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[13]                                                                                                                                                                                               ; sdram:ram|active_data[13]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[2]                                                                                                                                                                                                ; sdram:ram|active_data[2]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[1]                                                                                                                                                                                                ; sdram:ram|active_data[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sdram:ram|active_data[0]                                                                                                                                                                                                ; sdram:ram|active_data[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                    ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                   ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                           ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                       ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.784      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.790      ;
; 0.529 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.795      ;
; 0.764 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.028      ;
; 0.812 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.078      ;
; 0.817 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.083      ;
; 0.820 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.086      ;
; 0.826 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.092      ;
; 0.851 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.117      ;
; 0.851 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.120      ;
; 0.860 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.126      ;
; 0.979 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 1.252      ;
; 1.000 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.262      ;
; 1.027 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.291      ;
; 1.072 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.338      ;
; 1.115 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.377      ;
; 1.199 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.465      ;
; 1.203 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.469      ;
; 1.229 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.495      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.506      ;
; 1.246 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.512      ;
; 1.266 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.536      ;
; 1.292 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.558      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.577      ;
; 1.337 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.603      ;
; 1.362 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.628      ;
; 1.363 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.629      ;
; 1.366 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.632      ;
; 1.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.637      ;
; 1.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.647      ;
; 1.391 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.653      ;
; 1.402 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.715      ;
; 1.405 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.671      ;
; 1.434 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.700      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.718      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.736      ;
; 1.476 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.742      ;
; 1.505 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.771      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.807      ;
; 1.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.821      ;
; 1.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.824      ;
; 1.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.825      ;
; 1.564 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.825      ;
; 1.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.827      ;
; 1.566 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.827      ;
; 1.576 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.842      ;
; 1.583 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.849      ;
; 1.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.856      ;
; 1.598 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.860      ;
; 1.608 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg2 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.921      ;
; 1.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.884      ;
; 1.637 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.903      ;
; 1.662 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.928      ;
; 1.678 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.988      ;
; 1.682 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|address_reg_a[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|out_address_reg_a[3]             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.953      ;
; 1.682 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|out_address_reg_a[0]             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.953      ;
; 1.683 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.949      ;
; 1.689 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.955      ;
; 1.692 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.954      ;
; 1.695 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.959      ;
; 1.701 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|address_reg_a[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|out_address_reg_a[4]             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.005      ; 1.972      ;
; 1.704 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a2~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.011      ;
; 1.707 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.970      ;
; 1.717 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.978      ;
; 1.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a2~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.026      ;
; 1.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.981      ;
; 1.721 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.982      ;
; 1.721 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.982      ;
; 1.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.984      ;
; 1.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.984      ;
; 1.729 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.995      ;
; 1.734 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.035      ;
; 1.752 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.018      ;
; 1.752 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.053      ;
; 1.754 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.020      ;
; 1.755 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 2.053      ;
; 1.764 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg2 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 2.057      ;
; 1.769 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a18~porta_address_reg2 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 2.053      ;
; 1.775 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.039      ;
; 1.785 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~porta_address_reg2 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.076      ;
; 1.793 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.055      ;
; 1.803 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.065      ;
; 1.808 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.070      ;
; 1.809 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.071      ;
; 1.818 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.059      ; 2.111      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; 4.626  ; 4.626  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; 4.646  ; 4.646  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.194 ; -1.194 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.224 ; -1.224 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.194 ; -1.194 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.194 ; -1.194 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.222 ; -1.222 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.222 ; -1.222 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.222 ; -1.222 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.222 ; -1.222 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.198 ; -1.198 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.228 ; -1.228 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.198 ; -1.198 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.198 ; -1.198 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.213 ; -1.213 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.213 ; -1.213 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.203 ; -1.203 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.237 ; -1.237 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 8.188  ; 8.188  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 8.188  ; 8.188  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 4.217  ; 4.217  ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 4.184  ; 4.184  ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 2.741  ; 2.741  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 7.150  ; 7.150  ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 7.569  ; 7.569  ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 8.872  ; 8.872  ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; 9.133  ; 9.133  ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; 3.683  ; 3.683  ; Rise       ; CLOCK_50        ;
;  SW[10]      ; CLOCK_50   ; 2.747  ; 2.747  ; Rise       ; CLOCK_50        ;
;  SW[11]      ; CLOCK_50   ; 1.707  ; 1.707  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; -4.396 ; -4.396 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; -4.278 ; -4.278 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; -4.416 ; -4.416 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; -4.406 ; -4.406 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.388  ; 1.388  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.358  ; 1.358  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.358  ; 1.358  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.362  ; 1.362  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.392  ; 1.392  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.362  ; 1.362  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.362  ; 1.362  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.377  ; 1.377  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.377  ; 1.377  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.367  ; 1.367  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.367  ; 1.367  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -4.074 ; -4.074 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -4.074 ; -4.074 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 0.372  ; 0.372  ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -2.119 ; -2.119 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -0.877 ; -0.877 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -1.428 ; -1.428 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; -0.195 ; -0.195 ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; -0.517 ; -0.517 ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -2.445 ; -2.445 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -2.766 ; -2.766 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -4.212 ; -4.212 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; -4.087 ; -4.087 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; -0.925 ; -0.925 ; Rise       ; CLOCK_50        ;
;  SW[10]      ; CLOCK_50   ; -0.012 ; -0.012 ; Rise       ; CLOCK_50        ;
;  SW[11]      ; CLOCK_50   ; 0.372  ; 0.372  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+----------------+------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+------------+--------+--------+------------+---------------------------------+
; AUD_DACDAT     ; CLOCK_50   ; 8.395  ; 8.395  ; Rise       ; CLOCK_50                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.013  ; 5.013  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.992  ; 4.992  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.002  ; 5.002  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.983  ; 4.983  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.013  ; 5.013  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.993  ; 4.993  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_0      ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_1      ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                        ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                        ;
; DRAM_CS_N      ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.993  ; 4.993  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.017  ; 5.017  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.042  ; 5.042  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.042  ; 5.042  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.026  ; 5.026  ; Rise       ; CLOCK_50                        ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                        ;
; DRAM_WE_N      ; CLOCK_50   ; 5.066  ; 5.066  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50   ; 10.341 ; 10.341 ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50   ; 10.266 ; 10.266 ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50   ; 10.188 ; 10.188 ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50   ; 10.291 ; 10.291 ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50   ; 10.341 ; 10.341 ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50   ; 10.014 ; 10.014 ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50   ; 10.000 ; 10.000 ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50   ; 10.023 ; 10.023 ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50   ; 10.283 ; 10.283 ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50   ; 10.270 ; 10.270 ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50   ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50   ; 10.081 ; 10.081 ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50   ; 10.049 ; 10.049 ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50   ; 10.261 ; 10.261 ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50   ; 10.283 ; 10.283 ; Rise       ; CLOCK_50                        ;
; I2C_SCLK       ; CLOCK_50   ; 7.808  ; 7.808  ; Rise       ; CLOCK_50                        ;
; I2C_SDAT       ; CLOCK_50   ; 10.815 ; 10.815 ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; CLOCK_50   ; 7.434  ; 7.434  ; Rise       ; CLOCK_50                        ;
;  LEDG[8]       ; CLOCK_50   ; 7.434  ; 7.434  ; Rise       ; CLOCK_50                        ;
; LEDR[*]        ; CLOCK_50   ; 18.113 ; 18.113 ; Rise       ; CLOCK_50                        ;
;  LEDR[0]       ; CLOCK_50   ; 17.289 ; 17.289 ; Rise       ; CLOCK_50                        ;
;  LEDR[1]       ; CLOCK_50   ; 15.765 ; 15.765 ; Rise       ; CLOCK_50                        ;
;  LEDR[2]       ; CLOCK_50   ; 16.769 ; 16.769 ; Rise       ; CLOCK_50                        ;
;  LEDR[3]       ; CLOCK_50   ; 18.113 ; 18.113 ; Rise       ; CLOCK_50                        ;
;  LEDR[4]       ; CLOCK_50   ; 15.772 ; 15.772 ; Rise       ; CLOCK_50                        ;
;  LEDR[5]       ; CLOCK_50   ; 16.085 ; 16.085 ; Rise       ; CLOCK_50                        ;
;  LEDR[6]       ; CLOCK_50   ; 16.821 ; 16.821 ; Rise       ; CLOCK_50                        ;
;  LEDR[7]       ; CLOCK_50   ; 16.893 ; 16.893 ; Rise       ; CLOCK_50                        ;
;  LEDR[8]       ; CLOCK_50   ; 15.797 ; 15.797 ; Rise       ; CLOCK_50                        ;
;  LEDR[9]       ; CLOCK_50   ; 15.355 ; 15.355 ; Rise       ; CLOCK_50                        ;
;  LEDR[10]      ; CLOCK_50   ; 15.210 ; 15.210 ; Rise       ; CLOCK_50                        ;
;  LEDR[11]      ; CLOCK_50   ; 14.278 ; 14.278 ; Rise       ; CLOCK_50                        ;
;  LEDR[12]      ; CLOCK_50   ; 14.127 ; 14.127 ; Rise       ; CLOCK_50                        ;
;  LEDR[13]      ; CLOCK_50   ; 14.258 ; 14.258 ; Rise       ; CLOCK_50                        ;
;  LEDR[14]      ; CLOCK_50   ; 13.955 ; 13.955 ; Rise       ; CLOCK_50                        ;
; DRAM_CLK       ; CLOCK_50   ; -2.048 ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.048 ; Fall       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 12.220 ; 12.220 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 11.921 ; 11.921 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 11.921 ; 11.921 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 11.915 ; 11.915 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.905 ; 11.905 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 12.220 ; 12.220 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 12.210 ; 12.210 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 12.190 ; 12.190 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 12.190 ; 12.190 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[8]      ; CLOCK_50   ; 12.176 ; 12.176 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[9]      ; CLOCK_50   ; 12.176 ; 12.176 ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 6.955  ; 6.955  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 11.931 ; 11.931 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 11.459 ; 11.459 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 11.459 ; 11.459 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 11.671 ; 11.671 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 11.671 ; 11.671 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 11.687 ; 11.687 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 11.687 ; 11.687 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 11.647 ; 11.647 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 11.667 ; 11.667 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[8]      ; CLOCK_50   ; 11.931 ; 11.931 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[9]      ; CLOCK_50   ; 11.931 ; 11.931 ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_HS         ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 11.542 ; 11.542 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 11.472 ; 11.472 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 11.532 ; 11.532 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 11.532 ; 11.532 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 11.542 ; 11.542 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 11.542 ; 11.542 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 11.179 ; 11.179 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 11.159 ; 11.159 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 11.169 ; 11.169 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[8]      ; CLOCK_50   ; 11.414 ; 11.414 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[9]      ; CLOCK_50   ; 11.414 ; 11.414 ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_VS         ; CLOCK_50   ; 6.466  ; 6.466  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; pll|altpll_component|pll|clk[1] ;
; AUD_XCK        ; CLOCK_50   ; 2.970  ;        ; Rise       ; pll|altpll_component|pll|clk[2] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.970  ; Fall       ; pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+----------------+------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+------------+--------+--------+------------+---------------------------------+
; AUD_DACDAT     ; CLOCK_50   ; 8.395  ; 8.395  ; Rise       ; CLOCK_50                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.992  ; 4.992  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.002  ; 5.002  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.983  ; 4.983  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.013  ; 5.013  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.993  ; 4.993  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_0      ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_1      ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                        ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                        ;
; DRAM_CS_N      ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.990  ; 4.990  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.020  ; 5.020  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.008  ; 5.008  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.008  ; 5.008  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.008  ; 5.008  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.008  ; 5.008  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.044  ; 5.044  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.014  ; 5.014  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.044  ; 5.044  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.044  ; 5.044  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.039  ; 5.039  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.039  ; 5.039  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.049  ; 5.049  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.049  ; 5.049  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                        ;
; DRAM_WE_N      ; CLOCK_50   ; 5.066  ; 5.066  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50   ; 8.724  ; 8.724  ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50   ; 9.018  ; 9.018  ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50   ; 8.908  ; 8.908  ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50   ; 9.011  ; 9.011  ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50   ; 9.069  ; 9.069  ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50   ; 8.766  ; 8.766  ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50   ; 8.724  ; 8.724  ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50   ; 8.759  ; 8.759  ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50   ; 9.019  ; 9.019  ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50   ; 9.235  ; 9.235  ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50   ; 9.020  ; 9.020  ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50   ; 9.022  ; 9.022  ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50   ; 9.029  ; 9.029  ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50   ; 9.019  ; 9.019  ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50   ; 9.226  ; 9.226  ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50   ; 9.219  ; 9.219  ; Rise       ; CLOCK_50                        ;
; I2C_SCLK       ; CLOCK_50   ; 7.808  ; 7.808  ; Rise       ; CLOCK_50                        ;
; I2C_SDAT       ; CLOCK_50   ; 8.679  ; 8.679  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; CLOCK_50   ; 7.434  ; 7.434  ; Rise       ; CLOCK_50                        ;
;  LEDG[8]       ; CLOCK_50   ; 7.434  ; 7.434  ; Rise       ; CLOCK_50                        ;
; LEDR[*]        ; CLOCK_50   ; 10.178 ; 10.178 ; Rise       ; CLOCK_50                        ;
;  LEDR[0]       ; CLOCK_50   ; 11.213 ; 11.213 ; Rise       ; CLOCK_50                        ;
;  LEDR[1]       ; CLOCK_50   ; 11.226 ; 11.226 ; Rise       ; CLOCK_50                        ;
;  LEDR[2]       ; CLOCK_50   ; 12.765 ; 12.765 ; Rise       ; CLOCK_50                        ;
;  LEDR[3]       ; CLOCK_50   ; 11.792 ; 11.792 ; Rise       ; CLOCK_50                        ;
;  LEDR[4]       ; CLOCK_50   ; 10.178 ; 10.178 ; Rise       ; CLOCK_50                        ;
;  LEDR[5]       ; CLOCK_50   ; 12.734 ; 12.734 ; Rise       ; CLOCK_50                        ;
;  LEDR[6]       ; CLOCK_50   ; 13.397 ; 13.397 ; Rise       ; CLOCK_50                        ;
;  LEDR[7]       ; CLOCK_50   ; 12.408 ; 12.408 ; Rise       ; CLOCK_50                        ;
;  LEDR[8]       ; CLOCK_50   ; 11.098 ; 11.098 ; Rise       ; CLOCK_50                        ;
;  LEDR[9]       ; CLOCK_50   ; 11.112 ; 11.112 ; Rise       ; CLOCK_50                        ;
;  LEDR[10]      ; CLOCK_50   ; 11.333 ; 11.333 ; Rise       ; CLOCK_50                        ;
;  LEDR[11]      ; CLOCK_50   ; 11.050 ; 11.050 ; Rise       ; CLOCK_50                        ;
;  LEDR[12]      ; CLOCK_50   ; 10.369 ; 10.369 ; Rise       ; CLOCK_50                        ;
;  LEDR[13]      ; CLOCK_50   ; 10.773 ; 10.773 ; Rise       ; CLOCK_50                        ;
;  LEDR[14]      ; CLOCK_50   ; 10.804 ; 10.804 ; Rise       ; CLOCK_50                        ;
; DRAM_CLK       ; CLOCK_50   ; -2.048 ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.048 ; Fall       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 7.349  ; 7.349  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 7.365  ; 7.365  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 7.365  ; 7.365  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 7.359  ; 7.359  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 7.349  ; 7.349  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 7.664  ; 7.664  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 7.654  ; 7.654  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[8]      ; CLOCK_50   ; 7.620  ; 7.620  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[9]      ; CLOCK_50   ; 7.620  ; 7.620  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 6.955  ; 6.955  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 6.903  ; 6.903  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 6.903  ; 6.903  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 6.903  ; 6.903  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 7.115  ; 7.115  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 7.115  ; 7.115  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.131  ; 7.131  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 7.131  ; 7.131  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 7.091  ; 7.091  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.111  ; 7.111  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[8]      ; CLOCK_50   ; 7.375  ; 7.375  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[9]      ; CLOCK_50   ; 7.375  ; 7.375  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_HS         ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 6.603  ; 6.603  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 6.916  ; 6.916  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 6.976  ; 6.976  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 6.976  ; 6.976  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 6.986  ; 6.986  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 6.986  ; 6.986  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 6.623  ; 6.623  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 6.603  ; 6.603  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 6.613  ; 6.613  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[8]      ; CLOCK_50   ; 6.858  ; 6.858  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[9]      ; CLOCK_50   ; 6.858  ; 6.858  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_VS         ; CLOCK_50   ; 6.466  ; 6.466  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; pll|altpll_component|pll|clk[1] ;
; AUD_XCK        ; CLOCK_50   ; 2.970  ;        ; Rise       ; pll|altpll_component|pll|clk[2] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.970  ; Fall       ; pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 13.480 ; 13.480 ; 13.480 ; 13.480 ;
; SW[0]      ; LEDR[1]     ; 12.022 ; 12.022 ; 12.022 ; 12.022 ;
; SW[0]      ; LEDR[2]     ; 13.029 ; 13.029 ; 13.029 ; 13.029 ;
; SW[0]      ; LEDR[3]     ; 14.735 ; 14.735 ; 14.735 ; 14.735 ;
; SW[0]      ; LEDR[4]     ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; SW[0]      ; LEDR[5]     ; 12.632 ; 12.632 ; 12.632 ; 12.632 ;
; SW[0]      ; LEDR[6]     ; 13.171 ; 13.171 ; 13.171 ; 13.171 ;
; SW[0]      ; LEDR[7]     ; 13.367 ; 13.367 ; 13.367 ; 13.367 ;
; SW[0]      ; LEDR[8]     ; 12.271 ; 12.271 ; 12.271 ; 12.271 ;
; SW[0]      ; LEDR[9]     ; 11.829 ; 11.829 ; 11.829 ; 11.829 ;
; SW[0]      ; LEDR[10]    ; 11.684 ; 11.684 ; 11.684 ; 11.684 ;
; SW[0]      ; LEDR[11]    ; 10.958 ; 10.958 ; 10.958 ; 10.958 ;
; SW[0]      ; LEDR[12]    ; 10.654 ; 10.654 ; 10.654 ; 10.654 ;
; SW[0]      ; LEDR[13]    ; 10.938 ; 10.938 ; 10.938 ; 10.938 ;
; SW[0]      ; LEDR[14]    ; 10.635 ; 10.635 ; 10.635 ; 10.635 ;
; SW[1]      ; LEDG[8]     ; 6.990  ;        ;        ; 6.990  ;
; SW[3]      ; HEX1[0]     ; 8.822  ;        ;        ; 8.822  ;
; SW[3]      ; HEX1[2]     ;        ; 8.327  ; 8.327  ;        ;
; SW[3]      ; HEX1[3]     ; 9.129  ;        ;        ; 9.129  ;
; SW[3]      ; HEX1[4]     ; 5.589  ;        ;        ; 5.589  ;
; SW[3]      ; HEX1[5]     ; 9.683  ;        ;        ; 9.683  ;
; SW[4]      ; HEX1[0]     ;        ; 8.796  ; 8.796  ;        ;
; SW[4]      ; HEX1[2]     ; 8.302  ;        ;        ; 8.302  ;
; SW[4]      ; HEX1[3]     ;        ; 9.103  ; 9.103  ;        ;
; SW[4]      ; HEX1[5]     ; 9.690  ;        ;        ; 9.690  ;
; SW[4]      ; HEX1[6]     ;        ; 5.356  ; 5.356  ;        ;
; SW[5]      ; HEX0[0]     ; 7.778  ; 7.778  ; 7.778  ; 7.778  ;
; SW[5]      ; HEX0[1]     ; 7.743  ; 7.743  ; 7.743  ; 7.743  ;
; SW[5]      ; HEX0[2]     ;        ; 7.776  ; 7.776  ;        ;
; SW[5]      ; HEX0[3]     ; 7.523  ; 7.523  ; 7.523  ; 7.523  ;
; SW[5]      ; HEX0[4]     ; 7.516  ;        ;        ; 7.516  ;
; SW[5]      ; HEX0[5]     ; 7.495  ;        ;        ; 7.495  ;
; SW[5]      ; HEX0[6]     ; 7.505  ; 7.505  ; 7.505  ; 7.505  ;
; SW[5]      ; LEDR[0]     ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; SW[5]      ; LEDR[1]     ; 8.273  ; 8.273  ; 8.273  ; 8.273  ;
; SW[5]      ; LEDR[2]     ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; SW[5]      ; LEDR[3]     ; 11.661 ; 11.870 ; 11.870 ; 11.661 ;
; SW[5]      ; LEDR[4]     ; 8.906  ; 8.906  ; 8.906  ; 8.906  ;
; SW[5]      ; LEDR[5]     ; 8.838  ; 8.838  ; 8.838  ; 8.838  ;
; SW[5]      ; LEDR[6]     ; 9.569  ; 9.569  ; 9.569  ; 9.569  ;
; SW[5]      ; LEDR[7]     ; 9.599  ; 9.599  ; 9.599  ; 9.599  ;
; SW[5]      ; LEDR[8]     ; 8.684  ; 8.827  ; 8.827  ; 8.684  ;
; SW[5]      ; LEDR[9]     ; 8.167  ; 8.167  ; 8.167  ; 8.167  ;
; SW[5]      ; LEDR[10]    ; 8.570  ; 8.555  ; 8.555  ; 8.570  ;
; SW[5]      ; LEDR[11]    ; 7.804  ; 7.804  ; 7.804  ; 7.804  ;
; SW[5]      ; LEDR[12]    ; 8.770  ; 8.471  ; 8.471  ; 8.770  ;
; SW[5]      ; LEDR[13]    ; 8.207  ; 8.207  ; 8.207  ; 8.207  ;
; SW[5]      ; LEDR[14]    ;        ; 7.584  ; 7.584  ;        ;
; SW[6]      ; HEX0[0]     ; 7.150  ; 7.150  ; 7.150  ; 7.150  ;
; SW[6]      ; HEX0[1]     ; 7.120  ; 7.120  ; 7.120  ; 7.120  ;
; SW[6]      ; HEX0[2]     ; 7.156  ;        ;        ; 7.156  ;
; SW[6]      ; HEX0[3]     ; 6.901  ; 6.901  ; 6.901  ; 6.901  ;
; SW[6]      ; HEX0[4]     ;        ; 6.908  ; 6.908  ;        ;
; SW[6]      ; HEX0[5]     ; 6.889  ; 6.889  ; 6.889  ; 6.889  ;
; SW[6]      ; HEX0[6]     ; 6.907  ; 6.907  ; 6.907  ; 6.907  ;
; SW[6]      ; LEDR[0]     ; 11.541 ; 10.843 ; 10.843 ; 11.541 ;
; SW[6]      ; LEDR[1]     ; 8.803  ; 8.803  ; 8.803  ; 8.803  ;
; SW[6]      ; LEDR[2]     ; 9.613  ; 9.613  ; 9.613  ; 9.613  ;
; SW[6]      ; LEDR[3]     ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; SW[6]      ; LEDR[4]     ; 9.897  ; 9.897  ; 9.897  ; 9.897  ;
; SW[6]      ; LEDR[5]     ; 10.135 ; 10.135 ; 10.135 ; 10.135 ;
; SW[6]      ; LEDR[6]     ; 11.688 ; 10.674 ; 10.674 ; 11.688 ;
; SW[6]      ; LEDR[7]     ; 11.051 ; 10.651 ; 10.651 ; 11.051 ;
; SW[6]      ; LEDR[8]     ; 9.555  ; 9.555  ; 9.555  ; 9.555  ;
; SW[6]      ; LEDR[9]     ; 9.113  ; 9.113  ; 9.113  ; 9.113  ;
; SW[6]      ; LEDR[10]    ; 8.968  ; 8.968  ; 8.968  ; 8.968  ;
; SW[6]      ; LEDR[11]    ; 8.046  ; 8.046  ; 8.046  ; 8.046  ;
; SW[6]      ; LEDR[12]    ; 7.879  ; 7.879  ; 7.879  ; 7.879  ;
; SW[6]      ; LEDR[13]    ;        ; 7.225  ; 7.225  ;        ;
; SW[6]      ; LEDR[14]    ;        ; 6.993  ; 6.993  ;        ;
; SW[7]      ; HEX0[0]     ; 8.160  ; 8.160  ; 8.160  ; 8.160  ;
; SW[7]      ; HEX0[1]     ; 8.132  ;        ;        ; 8.132  ;
; SW[7]      ; HEX0[2]     ; 8.139  ; 8.139  ; 8.139  ; 8.139  ;
; SW[7]      ; HEX0[3]     ; 7.912  ; 7.912  ; 7.912  ; 7.912  ;
; SW[7]      ; HEX0[4]     ; 7.902  ; 7.902  ; 7.902  ; 7.902  ;
; SW[7]      ; HEX0[5]     ; 7.874  ; 7.874  ; 7.874  ; 7.874  ;
; SW[7]      ; HEX0[6]     ; 7.895  ; 7.895  ; 7.895  ; 7.895  ;
; SW[7]      ; LEDR[0]     ; 12.399 ; 12.399 ; 12.399 ; 12.399 ;
; SW[7]      ; LEDR[1]     ; 10.930 ; 10.930 ; 10.930 ; 10.930 ;
; SW[7]      ; LEDR[2]     ; 11.680 ; 11.680 ; 11.680 ; 11.680 ;
; SW[7]      ; LEDR[3]     ; 13.114 ; 13.340 ; 13.340 ; 13.114 ;
; SW[7]      ; LEDR[4]     ; 11.196 ; 10.944 ; 10.944 ; 11.196 ;
; SW[7]      ; LEDR[5]     ; 11.949 ; 11.879 ; 11.879 ; 11.949 ;
; SW[7]      ; LEDR[6]     ; 12.685 ; 12.615 ; 12.615 ; 12.685 ;
; SW[7]      ; LEDR[7]     ; 12.011 ; 11.818 ; 11.818 ; 12.011 ;
; SW[7]      ; LEDR[8]     ; 10.915 ; 10.722 ; 10.722 ; 10.915 ;
; SW[7]      ; LEDR[9]     ; 9.989  ; 9.989  ; 9.989  ; 9.989  ;
; SW[7]      ; LEDR[10]    ; 9.844  ; 9.844  ; 9.844  ; 9.844  ;
; SW[7]      ; LEDR[11]    ;        ; 9.464  ; 9.464  ;        ;
; SW[7]      ; LEDR[12]    ;        ; 9.160  ; 9.160  ;        ;
; SW[7]      ; LEDR[13]    ;        ; 9.444  ; 9.444  ;        ;
; SW[7]      ; LEDR[14]    ;        ; 9.141  ; 9.141  ;        ;
; SW[8]      ; HEX0[0]     ; 7.829  ; 7.829  ; 7.829  ; 7.829  ;
; SW[8]      ; HEX0[1]     ; 7.767  ; 7.767  ; 7.767  ; 7.767  ;
; SW[8]      ; HEX0[2]     ; 7.802  ; 7.802  ; 7.802  ; 7.802  ;
; SW[8]      ; HEX0[3]     ; 7.551  ; 7.551  ; 7.551  ; 7.551  ;
; SW[8]      ; HEX0[4]     ;        ; 7.563  ; 7.563  ;        ;
; SW[8]      ; HEX0[5]     ; 7.545  ; 7.545  ; 7.545  ; 7.545  ;
; SW[8]      ; HEX0[6]     ; 7.561  ; 7.561  ; 7.561  ; 7.561  ;
; SW[8]      ; LEDR[0]     ; 13.040 ; 13.040 ; 13.040 ; 13.040 ;
; SW[8]      ; LEDR[1]     ; 11.571 ; 11.571 ; 11.571 ; 11.571 ;
; SW[8]      ; LEDR[2]     ; 12.431 ; 12.431 ; 12.431 ; 12.431 ;
; SW[8]      ; LEDR[3]     ; 13.853 ; 13.853 ; 13.853 ; 13.853 ;
; SW[8]      ; LEDR[4]     ; 11.452 ; 11.452 ; 11.452 ; 11.452 ;
; SW[8]      ; LEDR[5]     ; 11.690 ; 11.690 ; 11.690 ; 11.690 ;
; SW[8]      ; LEDR[6]     ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; SW[8]      ; LEDR[7]     ;        ; 9.444  ; 9.444  ;        ;
; SW[8]      ; LEDR[8]     ; 9.938  ; 10.000 ; 10.000 ; 9.938  ;
; SW[8]      ; LEDR[9]     ; 10.046 ; 10.641 ; 10.641 ; 10.046 ;
; SW[8]      ; LEDR[10]    ; 9.901  ; 10.496 ; 10.496 ; 9.901  ;
; SW[8]      ; LEDR[11]    ;        ; 9.416  ; 9.416  ;        ;
; SW[8]      ; LEDR[12]    ;        ; 9.112  ; 9.112  ;        ;
; SW[8]      ; LEDR[13]    ;        ; 9.396  ; 9.396  ;        ;
; SW[8]      ; LEDR[14]    ;        ; 9.093  ; 9.093  ;        ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 10.479 ; 10.479 ; 10.479 ; 10.479 ;
; SW[0]      ; LEDR[1]     ; 9.748  ; 9.748  ; 9.748  ; 9.748  ;
; SW[0]      ; LEDR[2]     ; 11.287 ; 11.287 ; 11.287 ; 11.287 ;
; SW[0]      ; LEDR[3]     ; 11.058 ; 11.058 ; 11.058 ; 11.058 ;
; SW[0]      ; LEDR[4]     ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; SW[0]      ; LEDR[5]     ; 11.353 ; 11.353 ; 11.353 ; 11.353 ;
; SW[0]      ; LEDR[6]     ; 12.091 ; 12.091 ; 12.091 ; 12.091 ;
; SW[0]      ; LEDR[7]     ; 10.930 ; 10.930 ; 10.930 ; 10.930 ;
; SW[0]      ; LEDR[8]     ; 9.921  ; 9.921  ; 9.921  ; 9.921  ;
; SW[0]      ; LEDR[9]     ; 9.935  ; 9.935  ; 9.935  ; 9.935  ;
; SW[0]      ; LEDR[10]    ; 9.855  ; 9.855  ; 9.855  ; 9.855  ;
; SW[0]      ; LEDR[11]    ; 9.795  ; 9.795  ; 9.795  ; 9.795  ;
; SW[0]      ; LEDR[12]    ; 9.114  ; 9.114  ; 9.114  ; 9.114  ;
; SW[0]      ; LEDR[13]    ; 9.518  ; 9.518  ; 9.518  ; 9.518  ;
; SW[0]      ; LEDR[14]    ; 9.174  ; 9.174  ; 9.174  ; 9.174  ;
; SW[1]      ; LEDG[8]     ; 6.990  ;        ;        ; 6.990  ;
; SW[3]      ; HEX1[0]     ; 8.822  ;        ;        ; 8.822  ;
; SW[3]      ; HEX1[2]     ;        ; 8.327  ; 8.327  ;        ;
; SW[3]      ; HEX1[3]     ; 9.129  ;        ;        ; 9.129  ;
; SW[3]      ; HEX1[4]     ; 5.589  ;        ;        ; 5.589  ;
; SW[3]      ; HEX1[5]     ; 9.683  ;        ;        ; 9.683  ;
; SW[4]      ; HEX1[0]     ;        ; 8.796  ; 8.796  ;        ;
; SW[4]      ; HEX1[2]     ; 8.302  ;        ;        ; 8.302  ;
; SW[4]      ; HEX1[3]     ;        ; 9.103  ; 9.103  ;        ;
; SW[4]      ; HEX1[5]     ; 9.690  ;        ;        ; 9.690  ;
; SW[4]      ; HEX1[6]     ;        ; 5.356  ; 5.356  ;        ;
; SW[5]      ; HEX0[0]     ; 7.778  ; 7.778  ; 7.778  ; 7.778  ;
; SW[5]      ; HEX0[1]     ; 7.743  ; 7.743  ; 7.743  ; 7.743  ;
; SW[5]      ; HEX0[2]     ;        ; 7.776  ; 7.776  ;        ;
; SW[5]      ; HEX0[3]     ; 7.523  ; 7.523  ; 7.523  ; 7.523  ;
; SW[5]      ; HEX0[4]     ; 7.516  ;        ;        ; 7.516  ;
; SW[5]      ; HEX0[5]     ; 7.495  ;        ;        ; 7.495  ;
; SW[5]      ; HEX0[6]     ; 7.505  ; 7.505  ; 7.505  ; 7.505  ;
; SW[5]      ; LEDR[0]     ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; SW[5]      ; LEDR[1]     ; 8.273  ; 8.273  ; 8.273  ; 8.273  ;
; SW[5]      ; LEDR[2]     ; 10.363 ; 10.363 ; 10.363 ; 10.363 ;
; SW[5]      ; LEDR[3]     ; 11.174 ; 11.870 ; 11.870 ; 11.174 ;
; SW[5]      ; LEDR[4]     ; 8.906  ; 8.906  ; 8.906  ; 8.906  ;
; SW[5]      ; LEDR[5]     ; 8.838  ; 8.838  ; 8.838  ; 8.838  ;
; SW[5]      ; LEDR[6]     ; 9.569  ; 9.569  ; 9.569  ; 9.569  ;
; SW[5]      ; LEDR[7]     ; 9.599  ; 9.599  ; 9.599  ; 9.599  ;
; SW[5]      ; LEDR[8]     ; 8.684  ; 8.827  ; 8.827  ; 8.684  ;
; SW[5]      ; LEDR[9]     ; 8.167  ; 8.167  ; 8.167  ; 8.167  ;
; SW[5]      ; LEDR[10]    ; 8.570  ; 8.555  ; 8.555  ; 8.570  ;
; SW[5]      ; LEDR[11]    ; 7.804  ; 7.804  ; 7.804  ; 7.804  ;
; SW[5]      ; LEDR[12]    ; 8.770  ; 8.471  ; 8.471  ; 8.770  ;
; SW[5]      ; LEDR[13]    ; 8.207  ; 8.207  ; 8.207  ; 8.207  ;
; SW[5]      ; LEDR[14]    ;        ; 7.584  ; 7.584  ;        ;
; SW[6]      ; HEX0[0]     ; 7.150  ; 7.150  ; 7.150  ; 7.150  ;
; SW[6]      ; HEX0[1]     ; 7.120  ; 7.120  ; 7.120  ; 7.120  ;
; SW[6]      ; HEX0[2]     ; 7.156  ;        ;        ; 7.156  ;
; SW[6]      ; HEX0[3]     ; 6.901  ; 6.901  ; 6.901  ; 6.901  ;
; SW[6]      ; HEX0[4]     ;        ; 6.908  ; 6.908  ;        ;
; SW[6]      ; HEX0[5]     ; 6.889  ; 6.889  ; 6.889  ; 6.889  ;
; SW[6]      ; HEX0[6]     ; 6.907  ; 6.907  ; 6.907  ; 6.907  ;
; SW[6]      ; LEDR[0]     ; 10.233 ; 10.233 ; 10.233 ; 10.233 ;
; SW[6]      ; LEDR[1]     ; 8.764  ; 8.764  ; 8.764  ; 8.764  ;
; SW[6]      ; LEDR[2]     ; 9.490  ; 9.490  ; 9.490  ; 9.490  ;
; SW[6]      ; LEDR[3]     ; 11.060 ; 10.762 ; 10.762 ; 11.060 ;
; SW[6]      ; LEDR[4]     ; 9.628  ; 9.845  ; 9.845  ; 9.628  ;
; SW[6]      ; LEDR[5]     ; 9.305  ; 9.305  ; 9.305  ; 9.305  ;
; SW[6]      ; LEDR[6]     ; 10.041 ; 10.041 ; 10.041 ; 10.041 ;
; SW[6]      ; LEDR[7]     ; 10.651 ; 10.032 ; 10.032 ; 10.651 ;
; SW[6]      ; LEDR[8]     ; 8.079  ; 8.079  ; 8.079  ; 8.079  ;
; SW[6]      ; LEDR[9]     ; 7.885  ; 7.885  ; 7.885  ; 7.885  ;
; SW[6]      ; LEDR[10]    ; 7.946  ; 7.946  ; 7.946  ; 7.946  ;
; SW[6]      ; LEDR[11]    ; 7.925  ; 7.925  ; 7.925  ; 7.925  ;
; SW[6]      ; LEDR[12]    ; 7.879  ; 7.871  ; 7.871  ; 7.879  ;
; SW[6]      ; LEDR[13]    ;        ; 7.225  ; 7.225  ;        ;
; SW[6]      ; LEDR[14]    ;        ; 6.993  ; 6.993  ;        ;
; SW[7]      ; HEX0[0]     ; 8.160  ; 8.160  ; 8.160  ; 8.160  ;
; SW[7]      ; HEX0[1]     ; 8.132  ;        ;        ; 8.132  ;
; SW[7]      ; HEX0[2]     ; 8.139  ; 8.139  ; 8.139  ; 8.139  ;
; SW[7]      ; HEX0[3]     ; 7.912  ; 7.912  ; 7.912  ; 7.912  ;
; SW[7]      ; HEX0[4]     ; 7.902  ; 7.902  ; 7.902  ; 7.902  ;
; SW[7]      ; HEX0[5]     ; 7.874  ; 7.874  ; 7.874  ; 7.874  ;
; SW[7]      ; HEX0[6]     ; 7.895  ; 7.895  ; 7.895  ; 7.895  ;
; SW[7]      ; LEDR[0]     ; 11.654 ; 11.633 ; 11.633 ; 11.654 ;
; SW[7]      ; LEDR[1]     ; 10.527 ; 10.164 ; 10.164 ; 10.527 ;
; SW[7]      ; LEDR[2]     ; 11.219 ; 11.219 ; 11.219 ; 11.219 ;
; SW[7]      ; LEDR[3]     ; 12.208 ; 12.273 ; 12.273 ; 12.208 ;
; SW[7]      ; LEDR[4]     ; 10.655 ; 10.655 ; 10.655 ; 10.655 ;
; SW[7]      ; LEDR[5]     ; 10.778 ; 10.783 ; 10.783 ; 10.778 ;
; SW[7]      ; LEDR[6]     ; 11.439 ; 11.439 ; 11.439 ; 11.439 ;
; SW[7]      ; LEDR[7]     ; 10.797 ; 10.797 ; 10.797 ; 10.797 ;
; SW[7]      ; LEDR[8]     ; 9.420  ; 9.059  ; 9.059  ; 9.420  ;
; SW[7]      ; LEDR[9]     ; 9.434  ; 9.119  ; 9.119  ; 9.434  ;
; SW[7]      ; LEDR[10]    ; 9.844  ; 8.673  ; 8.673  ; 9.844  ;
; SW[7]      ; LEDR[11]    ;        ; 9.464  ; 9.464  ;        ;
; SW[7]      ; LEDR[12]    ;        ; 9.160  ; 9.160  ;        ;
; SW[7]      ; LEDR[13]    ;        ; 9.444  ; 9.444  ;        ;
; SW[7]      ; LEDR[14]    ;        ; 9.141  ; 9.141  ;        ;
; SW[8]      ; HEX0[0]     ; 7.829  ; 7.829  ; 7.829  ; 7.829  ;
; SW[8]      ; HEX0[1]     ; 7.767  ; 7.767  ; 7.767  ; 7.767  ;
; SW[8]      ; HEX0[2]     ; 7.802  ; 7.802  ; 7.802  ; 7.802  ;
; SW[8]      ; HEX0[3]     ; 7.551  ; 7.551  ; 7.551  ; 7.551  ;
; SW[8]      ; HEX0[4]     ;        ; 7.563  ; 7.563  ;        ;
; SW[8]      ; HEX0[5]     ; 7.545  ; 7.545  ; 7.545  ; 7.545  ;
; SW[8]      ; HEX0[6]     ; 7.561  ; 7.561  ; 7.561  ; 7.561  ;
; SW[8]      ; LEDR[0]     ; 11.940 ; 11.940 ; 11.940 ; 11.940 ;
; SW[8]      ; LEDR[1]     ; 10.653 ; 10.653 ; 10.653 ; 10.653 ;
; SW[8]      ; LEDR[2]     ; 11.487 ; 11.487 ; 11.487 ; 11.487 ;
; SW[8]      ; LEDR[3]     ; 12.257 ; 12.257 ; 12.257 ; 12.257 ;
; SW[8]      ; LEDR[4]     ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; SW[8]      ; LEDR[5]     ; 10.643 ; 10.643 ; 10.643 ; 10.643 ;
; SW[8]      ; LEDR[6]     ; 10.779 ; 10.779 ; 10.779 ; 10.779 ;
; SW[8]      ; LEDR[7]     ;        ; 9.444  ; 9.444  ;        ;
; SW[8]      ; LEDR[8]     ; 9.938  ; 8.734  ; 8.734  ; 9.938  ;
; SW[8]      ; LEDR[9]     ; 9.952  ; 9.144  ; 9.144  ; 9.952  ;
; SW[8]      ; LEDR[10]    ; 9.901  ; 8.465  ; 8.465  ; 9.901  ;
; SW[8]      ; LEDR[11]    ;        ; 9.416  ; 9.416  ;        ;
; SW[8]      ; LEDR[12]    ;        ; 9.112  ; 9.112  ;        ;
; SW[8]      ; LEDR[13]    ;        ; 9.396  ; 9.396  ;        ;
; SW[8]      ; LEDR[14]    ;        ; 9.093  ; 9.093  ;        ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.887 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.757 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.887     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 8.757     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 13.450 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 35.353 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; CLOCK_50                        ; 0.215 ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
+---------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 7.620  ; 0.000         ;
; pll|altpll_component|pll|clk[1] ; 17.873 ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.450 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 6.532      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.558 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a6~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 6.433      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.571 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 6.416      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.581 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter1:filter|y[3][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.377      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter4:hc|y[3][23]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.354      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.631 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter4:hc|y[3][22]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 6.319      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.680 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter1:filter|y[7][23]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.261      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a3~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.282      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.694 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a13~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.265      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.699 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a16~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.270      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.710 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a9~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.250      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a7~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.236      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.715 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter1:filter|y[7][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 6.226      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg2 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg3 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg4 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg5 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.721 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg6 ; playrec:rc|filter1:filter|y[3][22]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 6.237      ;
; 13.733 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg0 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.228      ;
; 13.733 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a16~portb_address_reg1 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a15~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.228      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.723      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.441 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.633      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.508 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.568      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.526 ; vga_adapter:VGA|vga_controller:controller|yCounter[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.550      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.555 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.519      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[8] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.075      ; 4.471      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.604 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.472      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg7  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg6  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg5  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg4  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg3  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg1  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.630 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.077      ; 4.446      ;
; 35.839 ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg11 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.074      ; 4.234      ;
; 35.839 ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg10 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.074      ; 4.234      ;
; 35.839 ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg9  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.074      ; 4.234      ;
; 35.839 ; vga_adapter:VGA|vga_controller:controller|xCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a14~porta_address_reg8  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 40.000       ; 0.074      ; 4.234      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|wr_address                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_count[1]                                                                                                                                                                                                    ; sdram:ram|i_count[1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_count[0]                                                                                                                                                                                                    ; sdram:ram|i_count[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_count[2]                                                                                                                                                                                                    ; sdram:ram|i_count[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_refs[0]                                                                                                                                                                                                     ; sdram:ram|i_refs[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_refs[1]                                                                                                                                                                                                     ; sdram:ram|i_refs[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_refs[2]                                                                                                                                                                                                     ; sdram:ram|i_refs[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_next~5                                                                                                                                                                                                      ; sdram:ram|i_next~5                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_state~15                                                                                                                                                                                                    ; sdram:ram|i_state~15                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_state~16                                                                                                                                                                                                    ; sdram:ram|i_state~16                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|init_done                                                                                                                                                                                                     ; sdram:ram|init_done                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_count[1]                                                                                                                                                                                                    ; sdram:ram|m_count[1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_state~18                                                                                                                                                                                                    ; sdram:ram|m_state~18                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_rnw                                                                                                                                                                                                    ; sdram:ram|active_rnw                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_next~12                                                                                                                                                                                                     ; sdram:ram|m_next~12                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_state~17                                                                                                                                                                                                    ; sdram:ram|m_state~17                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_next~11                                                                                                                                                                                                     ; sdram:ram|m_next~11                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_state~16                                                                                                                                                                                                    ; sdram:ram|m_state~16                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|m_next~15                                                                                                                                                                                                     ; sdram:ram|m_next~15                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|ack_refresh_request                                                                                                                                                                                           ; sdram:ram|ack_refresh_request                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|refresh_request                                                                                                                                                                                               ; sdram:ram|refresh_request                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[14]                                                                                                                                                                                               ; sdram:ram|active_addr[14]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[15]                                                                                                                                                                                               ; sdram:ram|active_addr[15]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[16]                                                                                                                                                                                               ; sdram:ram|active_addr[16]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[17]                                                                                                                                                                                               ; sdram:ram|active_addr[17]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[10]                                                                                                                                                                                               ; sdram:ram|active_addr[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[12]                                                                                                                                                                                               ; sdram:ram|active_addr[12]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[11]                                                                                                                                                                                               ; sdram:ram|active_addr[11]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[13]                                                                                                                                                                                               ; sdram:ram|active_addr[13]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[9]                                                                                                                                                                                                ; sdram:ram|active_addr[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[8]                                                                                                                                                                                                ; sdram:ram|active_addr[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[21]                                                                                                                                                                                               ; sdram:ram|active_addr[21]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[18]                                                                                                                                                                                               ; sdram:ram|active_addr[18]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_cs_n                                                                                                                                                                                                   ; sdram:ram|active_cs_n                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[20]                                                                                                                                                                                               ; sdram:ram|active_addr[20]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_addr[19]                                                                                                                                                                                               ; sdram:ram|active_addr[19]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                          ; sdram:ram|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; playrec:rc|streg~4                                                                                                                                                                                                      ; playrec:rc|streg~4                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_cmd[2]                                                                                                                                                                                                      ; sdram:ram|i_cmd[2]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_cmd[0]                                                                                                                                                                                                      ; sdram:ram|i_cmd[0]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|i_cmd[1]                                                                                                                                                                                                      ; sdram:ram|i_cmd[1]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; blink_cnt[0]                                                                                                                                                                                                            ; blink_cnt[0]                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[15]                                                                                                                                                                                               ; sdram:ram|active_data[15]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[10]                                                                                                                                                                                               ; sdram:ram|active_data[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[6]                                                                                                                                                                                                ; sdram:ram|active_data[6]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[14]                                                                                                                                                                                               ; sdram:ram|active_data[14]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[8]                                                                                                                                                                                                ; sdram:ram|active_data[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[12]                                                                                                                                                                                               ; sdram:ram|active_data[12]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[4]                                                                                                                                                                                                ; sdram:ram|active_data[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[11]                                                                                                                                                                                               ; sdram:ram|active_data[11]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[3]                                                                                                                                                                                                ; sdram:ram|active_data[3]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[7]                                                                                                                                                                                                ; sdram:ram|active_data[7]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[9]                                                                                                                                                                                                ; sdram:ram|active_data[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[5]                                                                                                                                                                                                ; sdram:ram|active_data[5]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[13]                                                                                                                                                                                               ; sdram:ram|active_data[13]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[2]                                                                                                                                                                                                ; sdram:ram|active_data[2]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[1]                                                                                                                                                                                                ; sdram:ram|active_data[1]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram:ram|active_data[0]                                                                                                                                                                                                ; sdram:ram|active_data[0]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                    ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                   ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                           ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|num_bits_to_transfer[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                       ; Audio_Controller:Audio_Controller|Audio_and_Video_Config:Audio_Config|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.353 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.504      ;
; 0.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.377 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.536      ;
; 0.387 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.446 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.006      ; 0.604      ;
; 0.450 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.601      ;
; 0.466 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.617      ;
; 0.489 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.641      ;
; 0.491 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.642      ;
; 0.505 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.672      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.676      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.689      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.694      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.710      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.712      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.724      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.742      ;
; 0.595 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.747      ;
; 0.599 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.751      ;
; 0.610 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg0 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.766      ;
; 0.618 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.770      ;
; 0.620 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.771      ;
; 0.624 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.777      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.804      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.653 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.665 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.817      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.839      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.848      ;
; 0.700 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.852      ;
; 0.706 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.857      ;
; 0.707 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.859      ;
; 0.715 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.864      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.868      ;
; 0.719 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.871      ;
; 0.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.869      ;
; 0.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.869      ;
; 0.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.869      ;
; 0.720 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.869      ;
; 0.723 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.875      ;
; 0.726 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg2 ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 0.945      ;
; 0.731 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.748 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a2~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 0.962      ;
; 0.756 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.905      ;
; 0.757 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.758 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.760 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.911      ;
; 0.761 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.913      ;
; 0.769 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.920      ;
; 0.780 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.931      ;
; 0.783 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.935      ;
; 0.784 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1~porta_address_reg0  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 0.992      ;
; 0.784 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.933      ;
; 0.788 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.937      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.941      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.941      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.938      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.938      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.938      ;
; 0.789 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.938      ;
; 0.790 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a4~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 1.007      ;
; 0.791 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a2~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.005      ;
; 0.792 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.944      ;
; 0.794 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.946      ;
; 0.800 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.953      ;
; 0.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.957      ;
; 0.804 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.955      ;
; 0.808 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|out_address_reg_a[0]             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.961      ;
; 0.810 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|address_reg_a[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|out_address_reg_a[3]             ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 0.963      ;
; 0.811 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1~porta_address_reg2  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 1.019      ;
; 0.813 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 0.962      ;
; 0.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.968      ;
; 0.820 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.972      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[1]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[1] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dg1:auto_generated|altsyncram_97r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; 2.525  ; 2.525  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; 2.490  ; 2.490  ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; 2.535  ; 2.535  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; 2.534  ; 2.534  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.775 ; -0.775 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.778 ; -0.778 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.753 ; -0.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.753 ; -0.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.787 ; -0.787 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 4.302  ; 4.302  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 4.302  ; 4.302  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 4.176  ; 4.176  ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 4.176  ; 4.176  ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 1.619  ; 1.619  ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 1.632  ; 1.632  ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 0.951  ; 0.951  ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 1.089  ; 1.089  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 2.876  ; 2.876  ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 3.044  ; 3.044  ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 3.660  ; 3.660  ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; 3.797  ; 3.797  ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; 1.482  ; 1.482  ; Rise       ; CLOCK_50        ;
;  SW[10]      ; CLOCK_50   ; 0.929  ; 0.929  ; Rise       ; CLOCK_50        ;
;  SW[11]      ; CLOCK_50   ; 0.500  ; 0.500  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; -2.405 ; -2.405 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; -2.370 ; -2.370 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; -2.415 ; -2.415 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; -2.414 ; -2.414 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]   ; CLOCK_50   ; 0.873  ; 0.873  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.861  ; 0.861  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.831  ; 0.831  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.831  ; 0.831  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.858  ; 0.858  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.858  ; 0.858  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.858  ; 0.858  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.858  ; 0.858  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.834  ; 0.834  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.864  ; 0.864  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.834  ; 0.834  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.834  ; 0.834  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.849  ; 0.849  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.849  ; 0.849  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.839  ; 0.839  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.839  ; 0.839  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.873  ; 0.873  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -2.285 ; -2.285 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -2.285 ; -2.285 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 0.497  ; 0.497  ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -0.121 ; -0.121 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -0.386 ; -0.386 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 0.187  ; 0.187  ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 0.014  ; 0.014  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -0.758 ; -0.758 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -0.876 ; -0.876 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -1.609 ; -1.609 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; -1.547 ; -1.547 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; -0.212 ; -0.212 ; Rise       ; CLOCK_50        ;
;  SW[10]      ; CLOCK_50   ; 0.338  ; 0.338  ; Rise       ; CLOCK_50        ;
;  SW[11]      ; CLOCK_50   ; 0.497  ; 0.497  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+----------------+------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+------------+--------+--------+------------+---------------------------------+
; AUD_DACDAT     ; CLOCK_50   ; 4.688  ; 4.688  ; Rise       ; CLOCK_50                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.830  ; 2.830  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.831  ; 2.831  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.831  ; 2.831  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; CLOCK_50                        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.875  ; 2.875  ; Rise       ; CLOCK_50                        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.833  ; 2.833  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.863  ; 2.863  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.863  ; 2.863  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.881  ; 2.881  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.891  ; 2.891  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.865  ; 2.865  ; Rise       ; CLOCK_50                        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.875  ; 2.875  ; Rise       ; CLOCK_50                        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50   ; 5.384  ; 5.384  ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50   ; 5.356  ; 5.356  ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50   ; 5.288  ; 5.288  ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50   ; 5.357  ; 5.357  ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50   ; 5.384  ; 5.384  ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50   ; 5.242  ; 5.242  ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50   ; 5.217  ; 5.217  ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50   ; 5.223  ; 5.223  ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50   ; 5.336  ; 5.336  ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50   ; 5.336  ; 5.336  ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50   ; 5.257  ; 5.257  ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50   ; 5.264  ; 5.264  ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50   ; 5.259  ; 5.259  ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50   ; 5.255  ; 5.255  ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50   ; 5.327  ; 5.327  ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; CLOCK_50                        ;
; I2C_SCLK       ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                        ;
; I2C_SDAT       ; CLOCK_50   ; 5.608  ; 5.608  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                        ;
;  LEDG[8]       ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                        ;
; LEDR[*]        ; CLOCK_50   ; 9.689  ; 9.689  ; Rise       ; CLOCK_50                        ;
;  LEDR[0]       ; CLOCK_50   ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                        ;
;  LEDR[1]       ; CLOCK_50   ; 8.534  ; 8.534  ; Rise       ; CLOCK_50                        ;
;  LEDR[2]       ; CLOCK_50   ; 9.080  ; 9.080  ; Rise       ; CLOCK_50                        ;
;  LEDR[3]       ; CLOCK_50   ; 9.689  ; 9.689  ; Rise       ; CLOCK_50                        ;
;  LEDR[4]       ; CLOCK_50   ; 8.514  ; 8.514  ; Rise       ; CLOCK_50                        ;
;  LEDR[5]       ; CLOCK_50   ; 8.639  ; 8.639  ; Rise       ; CLOCK_50                        ;
;  LEDR[6]       ; CLOCK_50   ; 9.065  ; 9.065  ; Rise       ; CLOCK_50                        ;
;  LEDR[7]       ; CLOCK_50   ; 8.958  ; 8.958  ; Rise       ; CLOCK_50                        ;
;  LEDR[8]       ; CLOCK_50   ; 8.441  ; 8.441  ; Rise       ; CLOCK_50                        ;
;  LEDR[9]       ; CLOCK_50   ; 8.256  ; 8.256  ; Rise       ; CLOCK_50                        ;
;  LEDR[10]      ; CLOCK_50   ; 8.210  ; 8.210  ; Rise       ; CLOCK_50                        ;
;  LEDR[11]      ; CLOCK_50   ; 7.831  ; 7.831  ; Rise       ; CLOCK_50                        ;
;  LEDR[12]      ; CLOCK_50   ; 7.764  ; 7.764  ; Rise       ; CLOCK_50                        ;
;  LEDR[13]      ; CLOCK_50   ; 7.841  ; 7.841  ; Rise       ; CLOCK_50                        ;
;  LEDR[14]      ; CLOCK_50   ; 7.689  ; 7.689  ; Rise       ; CLOCK_50                        ;
; DRAM_CLK       ; CLOCK_50   ; -2.762 ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.762 ; Fall       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 5.836  ; 5.836  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 5.667  ; 5.667  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 5.667  ; 5.667  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 5.665  ; 5.665  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 5.655  ; 5.655  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 5.836  ; 5.836  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 5.826  ; 5.826  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 5.806  ; 5.806  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 5.806  ; 5.806  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[8]      ; CLOCK_50   ; 5.795  ; 5.795  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[9]      ; CLOCK_50   ; 5.795  ; 5.795  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 5.677  ; 5.677  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 5.463  ; 5.463  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 5.463  ; 5.463  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 5.556  ; 5.556  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 5.570  ; 5.570  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 5.570  ; 5.570  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 5.530  ; 5.530  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 5.550  ; 5.550  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[8]      ; CLOCK_50   ; 5.677  ; 5.677  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[9]      ; CLOCK_50   ; 5.677  ; 5.677  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_HS         ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 5.470  ; 5.470  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 5.490  ; 5.490  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 5.490  ; 5.490  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 5.332  ; 5.332  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 5.312  ; 5.312  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 5.322  ; 5.322  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[8]      ; CLOCK_50   ; 5.424  ; 5.424  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[9]      ; CLOCK_50   ; 5.424  ; 5.424  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_VS         ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; pll|altpll_component|pll|clk[1] ;
; AUD_XCK        ; CLOCK_50   ; 1.505  ;        ; Rise       ; pll|altpll_component|pll|clk[2] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.505  ; Fall       ; pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+----------------+------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+------------+--------+--------+------------+---------------------------------+
; AUD_DACDAT     ; CLOCK_50   ; 4.688  ; 4.688  ; Rise       ; CLOCK_50                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.830  ; 2.830  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.831  ; 2.831  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.831  ; 2.831  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; CLOCK_50                        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.875  ; 2.875  ; Rise       ; CLOCK_50                        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.843  ; 2.843  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.868  ; 2.868  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.868  ; 2.868  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.852  ; 2.852  ; Rise       ; CLOCK_50                        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.875  ; 2.875  ; Rise       ; CLOCK_50                        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50   ; 4.716  ; 4.716  ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50   ; 4.853  ; 4.853  ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50   ; 4.783  ; 4.783  ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50   ; 4.851  ; 4.851  ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50   ; 4.886  ; 4.886  ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50   ; 4.716  ; 4.716  ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50   ; 4.829  ; 4.829  ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50   ; 4.909  ; 4.909  ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50   ; 4.831  ; 4.831  ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50   ; 4.835  ; 4.835  ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50   ; 4.829  ; 4.829  ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50   ; 4.899  ; 4.899  ; Rise       ; CLOCK_50                        ;
; I2C_SCLK       ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                        ;
; I2C_SDAT       ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                        ;
;  LEDG[8]       ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                        ;
; LEDR[*]        ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; CLOCK_50                        ;
;  LEDR[0]       ; CLOCK_50   ; 6.016  ; 6.016  ; Rise       ; CLOCK_50                        ;
;  LEDR[1]       ; CLOCK_50   ; 5.892  ; 5.892  ; Rise       ; CLOCK_50                        ;
;  LEDR[2]       ; CLOCK_50   ; 6.698  ; 6.698  ; Rise       ; CLOCK_50                        ;
;  LEDR[3]       ; CLOCK_50   ; 6.328  ; 6.328  ; Rise       ; CLOCK_50                        ;
;  LEDR[4]       ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; CLOCK_50                        ;
;  LEDR[5]       ; CLOCK_50   ; 6.501  ; 6.501  ; Rise       ; CLOCK_50                        ;
;  LEDR[6]       ; CLOCK_50   ; 6.884  ; 6.884  ; Rise       ; CLOCK_50                        ;
;  LEDR[7]       ; CLOCK_50   ; 6.391  ; 6.391  ; Rise       ; CLOCK_50                        ;
;  LEDR[8]       ; CLOCK_50   ; 5.722  ; 5.722  ; Rise       ; CLOCK_50                        ;
;  LEDR[9]       ; CLOCK_50   ; 5.734  ; 5.734  ; Rise       ; CLOCK_50                        ;
;  LEDR[10]      ; CLOCK_50   ; 5.939  ; 5.939  ; Rise       ; CLOCK_50                        ;
;  LEDR[11]      ; CLOCK_50   ; 5.711  ; 5.711  ; Rise       ; CLOCK_50                        ;
;  LEDR[12]      ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; CLOCK_50                        ;
;  LEDR[13]      ; CLOCK_50   ; 5.601  ; 5.601  ; Rise       ; CLOCK_50                        ;
;  LEDR[14]      ; CLOCK_50   ; 5.660  ; 5.660  ; Rise       ; CLOCK_50                        ;
; DRAM_CLK       ; CLOCK_50   ; -2.762 ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.762 ; Fall       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.640  ; 3.640  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 3.652  ; 3.652  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 3.652  ; 3.652  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 3.650  ; 3.650  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 3.640  ; 3.640  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 3.821  ; 3.821  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.811  ; 3.811  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.791  ; 3.791  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 3.791  ; 3.791  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[8]      ; CLOCK_50   ; 3.780  ; 3.780  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[9]      ; CLOCK_50   ; 3.780  ; 3.780  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 3.541  ; 3.541  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 3.541  ; 3.541  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.555  ; 3.555  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 3.555  ; 3.555  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 3.515  ; 3.515  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.535  ; 3.535  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[8]      ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[9]      ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_HS         ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 3.297  ; 3.297  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.455  ; 3.455  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.475  ; 3.475  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 3.475  ; 3.475  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 3.317  ; 3.317  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 3.297  ; 3.297  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.307  ; 3.307  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[8]      ; CLOCK_50   ; 3.409  ; 3.409  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[9]      ; CLOCK_50   ; 3.409  ; 3.409  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_VS         ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; pll|altpll_component|pll|clk[1] ;
; AUD_XCK        ; CLOCK_50   ; 1.505  ;        ; Rise       ; pll|altpll_component|pll|clk[2] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.505  ; Fall       ; pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 6.714 ; 6.714 ; 6.714 ; 6.714 ;
; SW[0]      ; LEDR[1]     ; 5.981 ; 5.981 ; 5.981 ; 5.981 ;
; SW[0]      ; LEDR[2]     ; 6.530 ; 6.530 ; 6.530 ; 6.530 ;
; SW[0]      ; LEDR[3]     ; 7.315 ; 7.315 ; 7.315 ; 7.315 ;
; SW[0]      ; LEDR[4]     ; 6.129 ; 6.129 ; 6.129 ; 6.129 ;
; SW[0]      ; LEDR[5]     ; 6.219 ; 6.219 ; 6.219 ; 6.219 ;
; SW[0]      ; LEDR[6]     ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; SW[0]      ; LEDR[7]     ; 6.509 ; 6.509 ; 6.509 ; 6.509 ;
; SW[0]      ; LEDR[8]     ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; SW[0]      ; LEDR[9]     ; 5.807 ; 5.807 ; 5.807 ; 5.807 ;
; SW[0]      ; LEDR[10]    ; 5.761 ; 5.761 ; 5.761 ; 5.761 ;
; SW[0]      ; LEDR[11]    ; 5.484 ; 5.484 ; 5.484 ; 5.484 ;
; SW[0]      ; LEDR[12]    ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; SW[0]      ; LEDR[13]    ; 5.494 ; 5.494 ; 5.494 ; 5.494 ;
; SW[0]      ; LEDR[14]    ; 5.342 ; 5.342 ; 5.342 ; 5.342 ;
; SW[1]      ; LEDG[8]     ; 3.687 ;       ;       ; 3.687 ;
; SW[3]      ; HEX1[0]     ; 4.539 ;       ;       ; 4.539 ;
; SW[3]      ; HEX1[2]     ;       ; 4.257 ; 4.257 ;       ;
; SW[3]      ; HEX1[3]     ; 4.614 ;       ;       ; 4.614 ;
; SW[3]      ; HEX1[4]     ; 2.940 ;       ;       ; 2.940 ;
; SW[3]      ; HEX1[5]     ; 4.913 ;       ;       ; 4.913 ;
; SW[4]      ; HEX1[0]     ;       ; 4.542 ; 4.542 ;       ;
; SW[4]      ; HEX1[2]     ; 4.287 ;       ;       ; 4.287 ;
; SW[4]      ; HEX1[3]     ;       ; 4.617 ; 4.617 ;       ;
; SW[4]      ; HEX1[5]     ; 4.943 ;       ;       ; 4.943 ;
; SW[4]      ; HEX1[6]     ;       ; 2.837 ; 2.837 ;       ;
; SW[5]      ; HEX0[0]     ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; SW[5]      ; HEX0[1]     ; 3.995 ; 3.995 ; 3.995 ; 3.995 ;
; SW[5]      ; HEX0[2]     ;       ; 4.019 ; 4.019 ;       ;
; SW[5]      ; HEX0[3]     ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; SW[5]      ; HEX0[4]     ; 3.901 ;       ;       ; 3.901 ;
; SW[5]      ; HEX0[5]     ; 3.885 ;       ;       ; 3.885 ;
; SW[5]      ; HEX0[6]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[5]      ; LEDR[0]     ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; SW[5]      ; LEDR[1]     ; 4.277 ; 4.277 ; 4.277 ; 4.277 ;
; SW[5]      ; LEDR[2]     ; 5.373 ; 5.373 ; 5.373 ; 5.373 ;
; SW[5]      ; LEDR[3]     ; 5.944 ; 6.015 ; 6.015 ; 5.944 ;
; SW[5]      ; LEDR[4]     ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; SW[5]      ; LEDR[5]     ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; SW[5]      ; LEDR[6]     ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; SW[5]      ; LEDR[7]     ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; SW[5]      ; LEDR[8]     ; 4.407 ; 4.457 ; 4.457 ; 4.407 ;
; SW[5]      ; LEDR[9]     ; 4.175 ; 4.175 ; 4.175 ; 4.175 ;
; SW[5]      ; LEDR[10]    ; 4.378 ; 4.346 ; 4.346 ; 4.378 ;
; SW[5]      ; LEDR[11]    ; 4.020 ; 4.020 ; 4.020 ; 4.020 ;
; SW[5]      ; LEDR[12]    ; 4.452 ; 4.311 ; 4.311 ; 4.452 ;
; SW[5]      ; LEDR[13]    ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[5]      ; LEDR[14]    ;       ; 3.932 ; 3.932 ;       ;
; SW[6]      ; HEX0[0]     ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; SW[6]      ; HEX0[1]     ; 3.651 ; 3.651 ; 3.651 ; 3.651 ;
; SW[6]      ; HEX0[2]     ; 3.675 ;       ;       ; 3.675 ;
; SW[6]      ; HEX0[3]     ; 3.567 ; 3.567 ; 3.567 ; 3.567 ;
; SW[6]      ; HEX0[4]     ;       ; 3.567 ; 3.567 ;       ;
; SW[6]      ; HEX0[5]     ; 3.554 ; 3.554 ; 3.554 ; 3.554 ;
; SW[6]      ; HEX0[6]     ; 3.559 ; 3.559 ; 3.559 ; 3.559 ;
; SW[6]      ; LEDR[0]     ; 5.849 ; 5.458 ; 5.458 ; 5.849 ;
; SW[6]      ; LEDR[1]     ; 4.479 ; 4.479 ; 4.479 ; 4.479 ;
; SW[6]      ; LEDR[2]     ; 4.931 ; 4.931 ; 4.931 ; 4.931 ;
; SW[6]      ; LEDR[3]     ; 6.023 ; 6.023 ; 6.023 ; 6.023 ;
; SW[6]      ; LEDR[4]     ; 5.011 ; 5.011 ; 5.011 ; 5.011 ;
; SW[6]      ; LEDR[5]     ; 5.101 ; 5.101 ; 5.101 ; 5.101 ;
; SW[6]      ; LEDR[6]     ; 5.860 ; 5.369 ; 5.369 ; 5.860 ;
; SW[6]      ; LEDR[7]     ; 5.458 ; 5.300 ; 5.300 ; 5.458 ;
; SW[6]      ; LEDR[8]     ; 4.783 ; 4.783 ; 4.783 ; 4.783 ;
; SW[6]      ; LEDR[9]     ; 4.604 ; 4.604 ; 4.604 ; 4.604 ;
; SW[6]      ; LEDR[10]    ; 4.558 ; 4.558 ; 4.558 ; 4.558 ;
; SW[6]      ; LEDR[11]    ; 4.066 ; 4.066 ; 4.066 ; 4.066 ;
; SW[6]      ; LEDR[12]    ; 3.999 ; 4.003 ; 4.003 ; 3.999 ;
; SW[6]      ; LEDR[13]    ;       ; 3.719 ; 3.719 ;       ;
; SW[6]      ; LEDR[14]    ;       ; 3.622 ; 3.622 ;       ;
; SW[7]      ; HEX0[0]     ; 4.266 ; 4.266 ; 4.266 ; 4.266 ;
; SW[7]      ; HEX0[1]     ; 4.235 ;       ;       ; 4.235 ;
; SW[7]      ; HEX0[2]     ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; SW[7]      ; HEX0[3]     ; 4.145 ; 4.145 ; 4.145 ; 4.145 ;
; SW[7]      ; HEX0[4]     ; 4.136 ; 4.136 ; 4.136 ; 4.136 ;
; SW[7]      ; HEX0[5]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; SW[7]      ; HEX0[6]     ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; SW[7]      ; LEDR[0]     ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; SW[7]      ; LEDR[1]     ; 5.494 ; 5.494 ; 5.494 ; 5.494 ;
; SW[7]      ; LEDR[2]     ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; SW[7]      ; LEDR[3]     ; 6.625 ; 6.712 ; 6.712 ; 6.625 ;
; SW[7]      ; LEDR[4]     ; 5.612 ; 5.496 ; 5.496 ; 5.612 ;
; SW[7]      ; LEDR[5]     ; 5.914 ; 5.904 ; 5.904 ; 5.914 ;
; SW[7]      ; LEDR[6]     ; 6.340 ; 6.330 ; 6.330 ; 6.340 ;
; SW[7]      ; LEDR[7]     ; 5.926 ; 5.857 ; 5.857 ; 5.926 ;
; SW[7]      ; LEDR[8]     ; 5.409 ; 5.340 ; 5.340 ; 5.409 ;
; SW[7]      ; LEDR[9]     ; 5.017 ; 5.017 ; 5.017 ; 5.017 ;
; SW[7]      ; LEDR[10]    ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; SW[7]      ; LEDR[11]    ;       ; 4.836 ; 4.836 ;       ;
; SW[7]      ; LEDR[12]    ;       ; 4.704 ; 4.704 ;       ;
; SW[7]      ; LEDR[13]    ;       ; 4.846 ; 4.846 ;       ;
; SW[7]      ; LEDR[14]    ;       ; 4.694 ; 4.694 ;       ;
; SW[8]      ; HEX0[0]     ; 4.114 ; 4.114 ; 4.114 ; 4.114 ;
; SW[8]      ; HEX0[1]     ; 4.055 ; 4.055 ; 4.055 ; 4.055 ;
; SW[8]      ; HEX0[2]     ; 4.081 ; 4.081 ; 4.081 ; 4.081 ;
; SW[8]      ; HEX0[3]     ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; SW[8]      ; HEX0[4]     ;       ; 3.982 ; 3.982 ;       ;
; SW[8]      ; HEX0[5]     ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; SW[8]      ; HEX0[6]     ; 3.973 ; 3.973 ; 3.973 ; 3.973 ;
; SW[8]      ; LEDR[0]     ; 6.509 ; 6.509 ; 6.509 ; 6.509 ;
; SW[8]      ; LEDR[1]     ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; SW[8]      ; LEDR[2]     ; 6.262 ; 6.262 ; 6.262 ; 6.262 ;
; SW[8]      ; LEDR[3]     ; 6.936 ; 6.936 ; 6.936 ; 6.936 ;
; SW[8]      ; LEDR[4]     ; 5.720 ; 5.720 ; 5.720 ; 5.720 ;
; SW[8]      ; LEDR[5]     ; 5.810 ; 5.810 ; 5.810 ; 5.810 ;
; SW[8]      ; LEDR[6]     ; 6.130 ; 6.130 ; 6.130 ; 6.130 ;
; SW[8]      ; LEDR[7]     ;       ; 4.810 ; 4.810 ;       ;
; SW[8]      ; LEDR[8]     ; 4.988 ; 5.018 ; 5.018 ; 4.988 ;
; SW[8]      ; LEDR[9]     ; 5.037 ; 5.301 ; 5.301 ; 5.037 ;
; SW[8]      ; LEDR[10]    ; 4.991 ; 5.255 ; 5.255 ; 4.991 ;
; SW[8]      ; LEDR[11]    ;       ; 4.784 ; 4.784 ;       ;
; SW[8]      ; LEDR[12]    ;       ; 4.652 ; 4.652 ;       ;
; SW[8]      ; LEDR[13]    ;       ; 4.794 ; 4.794 ;       ;
; SW[8]      ; LEDR[14]    ;       ; 4.642 ; 4.642 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; SW[0]      ; LEDR[1]     ; 4.984 ; 4.984 ; 4.984 ; 4.984 ;
; SW[0]      ; LEDR[2]     ; 5.790 ; 5.790 ; 5.790 ; 5.790 ;
; SW[0]      ; LEDR[3]     ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; SW[0]      ; LEDR[4]     ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; SW[0]      ; LEDR[5]     ; 5.681 ; 5.681 ; 5.681 ; 5.681 ;
; SW[0]      ; LEDR[6]     ; 6.129 ; 6.129 ; 6.129 ; 6.129 ;
; SW[0]      ; LEDR[7]     ; 5.483 ; 5.483 ; 5.483 ; 5.483 ;
; SW[0]      ; LEDR[8]     ; 4.993 ; 4.993 ; 4.993 ; 4.993 ;
; SW[0]      ; LEDR[9]     ; 5.005 ; 5.005 ; 5.005 ; 5.005 ;
; SW[0]      ; LEDR[10]    ; 5.031 ; 5.031 ; 5.031 ; 5.031 ;
; SW[0]      ; LEDR[11]    ; 4.933 ; 4.933 ; 4.933 ; 4.933 ;
; SW[0]      ; LEDR[12]    ; 4.647 ; 4.647 ; 4.647 ; 4.647 ;
; SW[0]      ; LEDR[13]    ; 4.820 ; 4.820 ; 4.820 ; 4.820 ;
; SW[0]      ; LEDR[14]    ; 4.679 ; 4.679 ; 4.679 ; 4.679 ;
; SW[1]      ; LEDG[8]     ; 3.687 ;       ;       ; 3.687 ;
; SW[3]      ; HEX1[0]     ; 4.539 ;       ;       ; 4.539 ;
; SW[3]      ; HEX1[2]     ;       ; 4.257 ; 4.257 ;       ;
; SW[3]      ; HEX1[3]     ; 4.614 ;       ;       ; 4.614 ;
; SW[3]      ; HEX1[4]     ; 2.940 ;       ;       ; 2.940 ;
; SW[3]      ; HEX1[5]     ; 4.913 ;       ;       ; 4.913 ;
; SW[4]      ; HEX1[0]     ;       ; 4.542 ; 4.542 ;       ;
; SW[4]      ; HEX1[2]     ; 4.287 ;       ;       ; 4.287 ;
; SW[4]      ; HEX1[3]     ;       ; 4.617 ; 4.617 ;       ;
; SW[4]      ; HEX1[5]     ; 4.943 ;       ;       ; 4.943 ;
; SW[4]      ; HEX1[6]     ;       ; 2.837 ; 2.837 ;       ;
; SW[5]      ; HEX0[0]     ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; SW[5]      ; HEX0[1]     ; 3.995 ; 3.995 ; 3.995 ; 3.995 ;
; SW[5]      ; HEX0[2]     ;       ; 4.019 ; 4.019 ;       ;
; SW[5]      ; HEX0[3]     ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; SW[5]      ; HEX0[4]     ; 3.901 ;       ;       ; 3.901 ;
; SW[5]      ; HEX0[5]     ; 3.885 ;       ;       ; 3.885 ;
; SW[5]      ; HEX0[6]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[5]      ; LEDR[0]     ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; SW[5]      ; LEDR[1]     ; 4.277 ; 4.277 ; 4.277 ; 4.277 ;
; SW[5]      ; LEDR[2]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; SW[5]      ; LEDR[3]     ; 5.719 ; 6.015 ; 6.015 ; 5.719 ;
; SW[5]      ; LEDR[4]     ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; SW[5]      ; LEDR[5]     ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; SW[5]      ; LEDR[6]     ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; SW[5]      ; LEDR[7]     ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; SW[5]      ; LEDR[8]     ; 4.407 ; 4.457 ; 4.457 ; 4.407 ;
; SW[5]      ; LEDR[9]     ; 4.175 ; 4.175 ; 4.175 ; 4.175 ;
; SW[5]      ; LEDR[10]    ; 4.378 ; 4.346 ; 4.346 ; 4.378 ;
; SW[5]      ; LEDR[11]    ; 4.020 ; 4.020 ; 4.020 ; 4.020 ;
; SW[5]      ; LEDR[12]    ; 4.452 ; 4.311 ; 4.311 ; 4.452 ;
; SW[5]      ; LEDR[13]    ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[5]      ; LEDR[14]    ;       ; 3.932 ; 3.932 ;       ;
; SW[6]      ; HEX0[0]     ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; SW[6]      ; HEX0[1]     ; 3.651 ; 3.651 ; 3.651 ; 3.651 ;
; SW[6]      ; HEX0[2]     ; 3.675 ;       ;       ; 3.675 ;
; SW[6]      ; HEX0[3]     ; 3.567 ; 3.567 ; 3.567 ; 3.567 ;
; SW[6]      ; HEX0[4]     ;       ; 3.567 ; 3.567 ;       ;
; SW[6]      ; HEX0[5]     ; 3.554 ; 3.554 ; 3.554 ; 3.554 ;
; SW[6]      ; HEX0[6]     ; 3.559 ; 3.559 ; 3.559 ; 3.559 ;
; SW[6]      ; LEDR[0]     ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; SW[6]      ; LEDR[1]     ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; SW[6]      ; LEDR[2]     ; 4.887 ; 4.887 ; 4.887 ; 4.887 ;
; SW[6]      ; LEDR[3]     ; 5.655 ; 5.495 ; 5.495 ; 5.655 ;
; SW[6]      ; LEDR[4]     ; 4.835 ; 4.905 ; 4.905 ; 4.835 ;
; SW[6]      ; LEDR[5]     ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; SW[6]      ; LEDR[6]     ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; SW[6]      ; LEDR[7]     ; 5.300 ; 4.962 ; 4.962 ; 5.300 ;
; SW[6]      ; LEDR[8]     ; 4.060 ; 4.060 ; 4.060 ; 4.060 ;
; SW[6]      ; LEDR[9]     ; 3.974 ; 3.974 ; 3.974 ; 3.974 ;
; SW[6]      ; LEDR[10]    ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; SW[6]      ; LEDR[11]    ; 4.007 ; 4.007 ; 4.007 ; 4.007 ;
; SW[6]      ; LEDR[12]    ; 3.999 ; 3.999 ; 3.999 ; 3.999 ;
; SW[6]      ; LEDR[13]    ;       ; 3.719 ; 3.719 ;       ;
; SW[6]      ; LEDR[14]    ;       ; 3.622 ; 3.622 ;       ;
; SW[7]      ; HEX0[0]     ; 4.266 ; 4.266 ; 4.266 ; 4.266 ;
; SW[7]      ; HEX0[1]     ; 4.235 ;       ;       ; 4.235 ;
; SW[7]      ; HEX0[2]     ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; SW[7]      ; HEX0[3]     ; 4.145 ; 4.145 ; 4.145 ; 4.145 ;
; SW[7]      ; HEX0[4]     ; 4.136 ; 4.136 ; 4.136 ; 4.136 ;
; SW[7]      ; HEX0[5]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; SW[7]      ; HEX0[6]     ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; SW[7]      ; LEDR[0]     ; 5.916 ; 5.913 ; 5.913 ; 5.916 ;
; SW[7]      ; LEDR[1]     ; 5.324 ; 5.180 ; 5.180 ; 5.324 ;
; SW[7]      ; LEDR[2]     ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; SW[7]      ; LEDR[3]     ; 6.218 ; 6.247 ; 6.247 ; 6.218 ;
; SW[7]      ; LEDR[4]     ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; SW[7]      ; LEDR[5]     ; 5.403 ; 5.400 ; 5.400 ; 5.403 ;
; SW[7]      ; LEDR[6]     ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; SW[7]      ; LEDR[7]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; SW[7]      ; LEDR[8]     ; 4.766 ; 4.615 ; 4.615 ; 4.766 ;
; SW[7]      ; LEDR[9]     ; 4.778 ; 4.650 ; 4.650 ; 4.778 ;
; SW[7]      ; LEDR[10]    ; 4.971 ; 4.475 ; 4.475 ; 4.971 ;
; SW[7]      ; LEDR[11]    ;       ; 4.836 ; 4.836 ;       ;
; SW[7]      ; LEDR[12]    ;       ; 4.704 ; 4.704 ;       ;
; SW[7]      ; LEDR[13]    ;       ; 4.846 ; 4.846 ;       ;
; SW[7]      ; LEDR[14]    ;       ; 4.694 ; 4.694 ;       ;
; SW[8]      ; HEX0[0]     ; 4.114 ; 4.114 ; 4.114 ; 4.114 ;
; SW[8]      ; HEX0[1]     ; 4.055 ; 4.055 ; 4.055 ; 4.055 ;
; SW[8]      ; HEX0[2]     ; 4.081 ; 4.081 ; 4.081 ; 4.081 ;
; SW[8]      ; HEX0[3]     ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; SW[8]      ; HEX0[4]     ;       ; 3.982 ; 3.982 ;       ;
; SW[8]      ; HEX0[5]     ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; SW[8]      ; HEX0[6]     ; 3.973 ; 3.973 ; 3.973 ; 3.973 ;
; SW[8]      ; LEDR[0]     ; 6.036 ; 6.036 ; 6.036 ; 6.036 ;
; SW[8]      ; LEDR[1]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; SW[8]      ; LEDR[2]     ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; SW[8]      ; LEDR[3]     ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; SW[8]      ; LEDR[4]     ; 5.417 ; 5.417 ; 5.417 ; 5.417 ;
; SW[8]      ; LEDR[5]     ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; SW[8]      ; LEDR[6]     ; 5.519 ; 5.519 ; 5.519 ; 5.519 ;
; SW[8]      ; LEDR[7]     ;       ; 4.810 ; 4.810 ;       ;
; SW[8]      ; LEDR[8]     ; 4.988 ; 4.468 ; 4.468 ; 4.988 ;
; SW[8]      ; LEDR[9]     ; 5.000 ; 4.669 ; 4.669 ; 5.000 ;
; SW[8]      ; LEDR[10]    ; 4.991 ; 4.377 ; 4.377 ; 4.991 ;
; SW[8]      ; LEDR[11]    ;       ; 4.784 ; 4.784 ;       ;
; SW[8]      ; LEDR[12]    ;       ; 4.652 ; 4.652 ;       ;
; SW[8]      ; LEDR[13]    ;       ; 4.794 ; 4.794 ;       ;
; SW[8]      ; LEDR[14]    ;       ; 4.642 ; 4.642 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.789 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.726 ;      ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.789     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK_50   ; 4.726     ;           ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; 6.607  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                        ; 6.607  ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  pll|altpll_component|pll|clk[1] ; 29.846 ; 0.215 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; 4.626  ; 4.626  ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; 4.646  ; 4.646  ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.775 ; -0.775 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.745 ; -0.745 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.772 ; -0.772 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.778 ; -0.778 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.763 ; -0.763 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.753 ; -0.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.753 ; -0.753 ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.787 ; -0.787 ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; 8.188  ; 8.188  ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; 8.188  ; 8.188  ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; 10.015 ; 10.015 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; 4.217  ; 4.217  ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; 4.184  ; 4.184  ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 2.741  ; 2.741  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; 7.150  ; 7.150  ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; 7.569  ; 7.569  ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; 8.872  ; 8.872  ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; 9.133  ; 9.133  ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; 3.683  ; 3.683  ; Rise       ; CLOCK_50        ;
;  SW[10]      ; CLOCK_50   ; 2.747  ; 2.747  ; Rise       ; CLOCK_50        ;
;  SW[11]      ; CLOCK_50   ; 1.707  ; 1.707  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; AUD_ADCDAT   ; CLOCK_50   ; -2.405 ; -2.405 ; Rise       ; CLOCK_50        ;
; AUD_ADCLRCK  ; CLOCK_50   ; -2.370 ; -2.370 ; Rise       ; CLOCK_50        ;
; AUD_BCLK     ; CLOCK_50   ; -2.415 ; -2.415 ; Rise       ; CLOCK_50        ;
; AUD_DACLRCK  ; CLOCK_50   ; -2.414 ; -2.414 ; Rise       ; CLOCK_50        ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.388  ; 1.388  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.358  ; 1.358  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.358  ; 1.358  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.386  ; 1.386  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.362  ; 1.362  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.392  ; 1.392  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.362  ; 1.362  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.362  ; 1.362  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.377  ; 1.377  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.377  ; 1.377  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.367  ; 1.367  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.367  ; 1.367  ; Rise       ; CLOCK_50        ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.401  ; 1.401  ; Rise       ; CLOCK_50        ;
; KEY[*]       ; CLOCK_50   ; -2.285 ; -2.285 ; Rise       ; CLOCK_50        ;
;  KEY[0]      ; CLOCK_50   ; -2.285 ; -2.285 ; Rise       ; CLOCK_50        ;
; SW[*]        ; CLOCK_50   ; 0.497  ; 0.497  ; Rise       ; CLOCK_50        ;
;  SW[0]       ; CLOCK_50   ; -0.735 ; -0.735 ; Rise       ; CLOCK_50        ;
;  SW[1]       ; CLOCK_50   ; -0.121 ; -0.121 ; Rise       ; CLOCK_50        ;
;  SW[2]       ; CLOCK_50   ; -0.386 ; -0.386 ; Rise       ; CLOCK_50        ;
;  SW[3]       ; CLOCK_50   ; 0.187  ; 0.187  ; Rise       ; CLOCK_50        ;
;  SW[4]       ; CLOCK_50   ; 0.014  ; 0.014  ; Rise       ; CLOCK_50        ;
;  SW[5]       ; CLOCK_50   ; -0.758 ; -0.758 ; Rise       ; CLOCK_50        ;
;  SW[6]       ; CLOCK_50   ; -0.876 ; -0.876 ; Rise       ; CLOCK_50        ;
;  SW[7]       ; CLOCK_50   ; -1.609 ; -1.609 ; Rise       ; CLOCK_50        ;
;  SW[8]       ; CLOCK_50   ; -1.547 ; -1.547 ; Rise       ; CLOCK_50        ;
;  SW[9]       ; CLOCK_50   ; -0.212 ; -0.212 ; Rise       ; CLOCK_50        ;
;  SW[10]      ; CLOCK_50   ; 0.338  ; 0.338  ; Rise       ; CLOCK_50        ;
;  SW[11]      ; CLOCK_50   ; 0.497  ; 0.497  ; Rise       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+----------------+------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+------------+--------+--------+------------+---------------------------------+
; AUD_DACDAT     ; CLOCK_50   ; 8.395  ; 8.395  ; Rise       ; CLOCK_50                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.013  ; 5.013  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.992  ; 4.992  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.002  ; 5.002  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.012  ; 5.012  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.983  ; 4.983  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.013  ; 5.013  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.993  ; 4.993  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_0      ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_1      ; CLOCK_50   ; 5.070  ; 5.070  ; Rise       ; CLOCK_50                        ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                        ;
; DRAM_CS_N      ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.993  ; 4.993  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.023  ; 5.023  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.011  ; 5.011  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.017  ; 5.017  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.047  ; 5.047  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.042  ; 5.042  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.042  ; 5.042  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.052  ; 5.052  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.026  ; 5.026  ; Rise       ; CLOCK_50                        ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.050  ; 5.050  ; Rise       ; CLOCK_50                        ;
; DRAM_WE_N      ; CLOCK_50   ; 5.066  ; 5.066  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50   ; 10.341 ; 10.341 ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50   ; 10.266 ; 10.266 ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50   ; 10.188 ; 10.188 ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50   ; 10.291 ; 10.291 ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50   ; 10.341 ; 10.341 ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50   ; 10.014 ; 10.014 ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50   ; 10.000 ; 10.000 ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50   ; 10.023 ; 10.023 ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50   ; 10.283 ; 10.283 ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50   ; 10.270 ; 10.270 ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50   ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50   ; 10.081 ; 10.081 ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50   ; 10.086 ; 10.086 ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50   ; 10.049 ; 10.049 ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50   ; 10.261 ; 10.261 ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50   ; 10.283 ; 10.283 ; Rise       ; CLOCK_50                        ;
; I2C_SCLK       ; CLOCK_50   ; 7.808  ; 7.808  ; Rise       ; CLOCK_50                        ;
; I2C_SDAT       ; CLOCK_50   ; 10.815 ; 10.815 ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; CLOCK_50   ; 7.434  ; 7.434  ; Rise       ; CLOCK_50                        ;
;  LEDG[8]       ; CLOCK_50   ; 7.434  ; 7.434  ; Rise       ; CLOCK_50                        ;
; LEDR[*]        ; CLOCK_50   ; 18.113 ; 18.113 ; Rise       ; CLOCK_50                        ;
;  LEDR[0]       ; CLOCK_50   ; 17.289 ; 17.289 ; Rise       ; CLOCK_50                        ;
;  LEDR[1]       ; CLOCK_50   ; 15.765 ; 15.765 ; Rise       ; CLOCK_50                        ;
;  LEDR[2]       ; CLOCK_50   ; 16.769 ; 16.769 ; Rise       ; CLOCK_50                        ;
;  LEDR[3]       ; CLOCK_50   ; 18.113 ; 18.113 ; Rise       ; CLOCK_50                        ;
;  LEDR[4]       ; CLOCK_50   ; 15.772 ; 15.772 ; Rise       ; CLOCK_50                        ;
;  LEDR[5]       ; CLOCK_50   ; 16.085 ; 16.085 ; Rise       ; CLOCK_50                        ;
;  LEDR[6]       ; CLOCK_50   ; 16.821 ; 16.821 ; Rise       ; CLOCK_50                        ;
;  LEDR[7]       ; CLOCK_50   ; 16.893 ; 16.893 ; Rise       ; CLOCK_50                        ;
;  LEDR[8]       ; CLOCK_50   ; 15.797 ; 15.797 ; Rise       ; CLOCK_50                        ;
;  LEDR[9]       ; CLOCK_50   ; 15.355 ; 15.355 ; Rise       ; CLOCK_50                        ;
;  LEDR[10]      ; CLOCK_50   ; 15.210 ; 15.210 ; Rise       ; CLOCK_50                        ;
;  LEDR[11]      ; CLOCK_50   ; 14.278 ; 14.278 ; Rise       ; CLOCK_50                        ;
;  LEDR[12]      ; CLOCK_50   ; 14.127 ; 14.127 ; Rise       ; CLOCK_50                        ;
;  LEDR[13]      ; CLOCK_50   ; 14.258 ; 14.258 ; Rise       ; CLOCK_50                        ;
;  LEDR[14]      ; CLOCK_50   ; 13.955 ; 13.955 ; Rise       ; CLOCK_50                        ;
; DRAM_CLK       ; CLOCK_50   ; -2.048 ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.048 ; Fall       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 12.220 ; 12.220 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 11.921 ; 11.921 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 11.921 ; 11.921 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 11.915 ; 11.915 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 11.905 ; 11.905 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 12.220 ; 12.220 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 12.210 ; 12.210 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 12.190 ; 12.190 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 12.190 ; 12.190 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[8]      ; CLOCK_50   ; 12.176 ; 12.176 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[9]      ; CLOCK_50   ; 12.176 ; 12.176 ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 6.955  ; 6.955  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 2.937  ;        ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 11.931 ; 11.931 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 11.459 ; 11.459 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 11.459 ; 11.459 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 11.671 ; 11.671 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 11.671 ; 11.671 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 11.687 ; 11.687 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 11.687 ; 11.687 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 11.647 ; 11.647 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 11.667 ; 11.667 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[8]      ; CLOCK_50   ; 11.931 ; 11.931 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[9]      ; CLOCK_50   ; 11.931 ; 11.931 ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_HS         ; CLOCK_50   ; 6.992  ; 6.992  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 11.542 ; 11.542 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 11.472 ; 11.472 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 11.532 ; 11.532 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 11.532 ; 11.532 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 11.542 ; 11.542 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 11.542 ; 11.542 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 11.179 ; 11.179 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 11.159 ; 11.159 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 11.169 ; 11.169 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[8]      ; CLOCK_50   ; 11.414 ; 11.414 ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[9]      ; CLOCK_50   ; 11.414 ; 11.414 ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_VS         ; CLOCK_50   ; 6.466  ; 6.466  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.937  ; Fall       ; pll|altpll_component|pll|clk[1] ;
; AUD_XCK        ; CLOCK_50   ; 2.970  ;        ; Rise       ; pll|altpll_component|pll|clk[2] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.970  ; Fall       ; pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+----------------+------------+--------+--------+------------+---------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+----------------+------------+--------+--------+------------+---------------------------------+
; AUD_DACDAT     ; CLOCK_50   ; 4.688  ; 4.688  ; Rise       ; CLOCK_50                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.830  ; 2.830  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.811  ; 2.811  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.831  ; 2.831  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.831  ; 2.831  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; CLOCK_50                        ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_0      ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; CLOCK_50                        ;
; DRAM_BA_1      ; CLOCK_50   ; 2.895  ; 2.895  ; Rise       ; CLOCK_50                        ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.875  ; 2.875  ; Rise       ; CLOCK_50                        ;
; DRAM_CS_N      ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.820  ; 2.820  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.850  ; 2.850  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.843  ; 2.843  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.873  ; 2.873  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.868  ; 2.868  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.868  ; 2.868  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.878  ; 2.878  ; Rise       ; CLOCK_50                        ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.852  ; 2.852  ; Rise       ; CLOCK_50                        ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.875  ; 2.875  ; Rise       ; CLOCK_50                        ;
; DRAM_WE_N      ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; CLOCK_50                        ;
; HEX2[*]        ; CLOCK_50   ; 4.716  ; 4.716  ; Rise       ; CLOCK_50                        ;
;  HEX2[0]       ; CLOCK_50   ; 4.853  ; 4.853  ; Rise       ; CLOCK_50                        ;
;  HEX2[1]       ; CLOCK_50   ; 4.783  ; 4.783  ; Rise       ; CLOCK_50                        ;
;  HEX2[2]       ; CLOCK_50   ; 4.851  ; 4.851  ; Rise       ; CLOCK_50                        ;
;  HEX2[3]       ; CLOCK_50   ; 4.886  ; 4.886  ; Rise       ; CLOCK_50                        ;
;  HEX2[4]       ; CLOCK_50   ; 4.741  ; 4.741  ; Rise       ; CLOCK_50                        ;
;  HEX2[5]       ; CLOCK_50   ; 4.716  ; 4.716  ; Rise       ; CLOCK_50                        ;
;  HEX2[6]       ; CLOCK_50   ; 4.732  ; 4.732  ; Rise       ; CLOCK_50                        ;
; HEX3[*]        ; CLOCK_50   ; 4.829  ; 4.829  ; Rise       ; CLOCK_50                        ;
;  HEX3[0]       ; CLOCK_50   ; 4.909  ; 4.909  ; Rise       ; CLOCK_50                        ;
;  HEX3[1]       ; CLOCK_50   ; 4.831  ; 4.831  ; Rise       ; CLOCK_50                        ;
;  HEX3[2]       ; CLOCK_50   ; 4.835  ; 4.835  ; Rise       ; CLOCK_50                        ;
;  HEX3[3]       ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; CLOCK_50                        ;
;  HEX3[4]       ; CLOCK_50   ; 4.829  ; 4.829  ; Rise       ; CLOCK_50                        ;
;  HEX3[5]       ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                        ;
;  HEX3[6]       ; CLOCK_50   ; 4.899  ; 4.899  ; Rise       ; CLOCK_50                        ;
; I2C_SCLK       ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                        ;
; I2C_SDAT       ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                        ;
; LEDG[*]        ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                        ;
;  LEDG[8]       ; CLOCK_50   ; 4.113  ; 4.113  ; Rise       ; CLOCK_50                        ;
; LEDR[*]        ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; CLOCK_50                        ;
;  LEDR[0]       ; CLOCK_50   ; 6.016  ; 6.016  ; Rise       ; CLOCK_50                        ;
;  LEDR[1]       ; CLOCK_50   ; 5.892  ; 5.892  ; Rise       ; CLOCK_50                        ;
;  LEDR[2]       ; CLOCK_50   ; 6.698  ; 6.698  ; Rise       ; CLOCK_50                        ;
;  LEDR[3]       ; CLOCK_50   ; 6.328  ; 6.328  ; Rise       ; CLOCK_50                        ;
;  LEDR[4]       ; CLOCK_50   ; 5.449  ; 5.449  ; Rise       ; CLOCK_50                        ;
;  LEDR[5]       ; CLOCK_50   ; 6.501  ; 6.501  ; Rise       ; CLOCK_50                        ;
;  LEDR[6]       ; CLOCK_50   ; 6.884  ; 6.884  ; Rise       ; CLOCK_50                        ;
;  LEDR[7]       ; CLOCK_50   ; 6.391  ; 6.391  ; Rise       ; CLOCK_50                        ;
;  LEDR[8]       ; CLOCK_50   ; 5.722  ; 5.722  ; Rise       ; CLOCK_50                        ;
;  LEDR[9]       ; CLOCK_50   ; 5.734  ; 5.734  ; Rise       ; CLOCK_50                        ;
;  LEDR[10]      ; CLOCK_50   ; 5.939  ; 5.939  ; Rise       ; CLOCK_50                        ;
;  LEDR[11]      ; CLOCK_50   ; 5.711  ; 5.711  ; Rise       ; CLOCK_50                        ;
;  LEDR[12]      ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; CLOCK_50                        ;
;  LEDR[13]      ; CLOCK_50   ; 5.601  ; 5.601  ; Rise       ; CLOCK_50                        ;
;  LEDR[14]      ; CLOCK_50   ; 5.660  ; 5.660  ; Rise       ; CLOCK_50                        ;
; DRAM_CLK       ; CLOCK_50   ; -2.762 ;        ; Rise       ; pll|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.762 ; Fall       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]       ; CLOCK_50   ; 3.640  ; 3.640  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[0]      ; CLOCK_50   ; 3.652  ; 3.652  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[1]      ; CLOCK_50   ; 3.652  ; 3.652  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[2]      ; CLOCK_50   ; 3.650  ; 3.650  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[3]      ; CLOCK_50   ; 3.640  ; 3.640  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[4]      ; CLOCK_50   ; 3.821  ; 3.821  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[5]      ; CLOCK_50   ; 3.811  ; 3.811  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[6]      ; CLOCK_50   ; 3.791  ; 3.791  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[7]      ; CLOCK_50   ; 3.791  ; 3.791  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[8]      ; CLOCK_50   ; 3.780  ; 3.780  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_B[9]      ; CLOCK_50   ; 3.780  ; 3.780  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 3.451  ; 3.451  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ; 1.473  ;        ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_G[*]       ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[0]      ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[1]      ; CLOCK_50   ; 3.448  ; 3.448  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[2]      ; CLOCK_50   ; 3.541  ; 3.541  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[3]      ; CLOCK_50   ; 3.541  ; 3.541  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[4]      ; CLOCK_50   ; 3.555  ; 3.555  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[5]      ; CLOCK_50   ; 3.555  ; 3.555  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[6]      ; CLOCK_50   ; 3.515  ; 3.515  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[7]      ; CLOCK_50   ; 3.535  ; 3.535  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[8]      ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_G[9]      ; CLOCK_50   ; 3.662  ; 3.662  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_HS         ; CLOCK_50   ; 3.469  ; 3.469  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_R[*]       ; CLOCK_50   ; 3.297  ; 3.297  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[0]      ; CLOCK_50   ; 3.455  ; 3.455  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[1]      ; CLOCK_50   ; 3.475  ; 3.475  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[2]      ; CLOCK_50   ; 3.475  ; 3.475  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[3]      ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[4]      ; CLOCK_50   ; 3.485  ; 3.485  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[5]      ; CLOCK_50   ; 3.317  ; 3.317  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[6]      ; CLOCK_50   ; 3.297  ; 3.297  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[7]      ; CLOCK_50   ; 3.307  ; 3.307  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[8]      ; CLOCK_50   ; 3.409  ; 3.409  ; Rise       ; pll|altpll_component|pll|clk[1] ;
;  VGA_R[9]      ; CLOCK_50   ; 3.409  ; 3.409  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_VS         ; CLOCK_50   ; 3.225  ; 3.225  ; Rise       ; pll|altpll_component|pll|clk[1] ;
; VGA_CLK        ; CLOCK_50   ;        ; 1.473  ; Fall       ; pll|altpll_component|pll|clk[1] ;
; AUD_XCK        ; CLOCK_50   ; 1.505  ;        ; Rise       ; pll|altpll_component|pll|clk[2] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.505  ; Fall       ; pll|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+---------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; LEDR[0]     ; 13.480 ; 13.480 ; 13.480 ; 13.480 ;
; SW[0]      ; LEDR[1]     ; 12.022 ; 12.022 ; 12.022 ; 12.022 ;
; SW[0]      ; LEDR[2]     ; 13.029 ; 13.029 ; 13.029 ; 13.029 ;
; SW[0]      ; LEDR[3]     ; 14.735 ; 14.735 ; 14.735 ; 14.735 ;
; SW[0]      ; LEDR[4]     ; 12.394 ; 12.394 ; 12.394 ; 12.394 ;
; SW[0]      ; LEDR[5]     ; 12.632 ; 12.632 ; 12.632 ; 12.632 ;
; SW[0]      ; LEDR[6]     ; 13.171 ; 13.171 ; 13.171 ; 13.171 ;
; SW[0]      ; LEDR[7]     ; 13.367 ; 13.367 ; 13.367 ; 13.367 ;
; SW[0]      ; LEDR[8]     ; 12.271 ; 12.271 ; 12.271 ; 12.271 ;
; SW[0]      ; LEDR[9]     ; 11.829 ; 11.829 ; 11.829 ; 11.829 ;
; SW[0]      ; LEDR[10]    ; 11.684 ; 11.684 ; 11.684 ; 11.684 ;
; SW[0]      ; LEDR[11]    ; 10.958 ; 10.958 ; 10.958 ; 10.958 ;
; SW[0]      ; LEDR[12]    ; 10.654 ; 10.654 ; 10.654 ; 10.654 ;
; SW[0]      ; LEDR[13]    ; 10.938 ; 10.938 ; 10.938 ; 10.938 ;
; SW[0]      ; LEDR[14]    ; 10.635 ; 10.635 ; 10.635 ; 10.635 ;
; SW[1]      ; LEDG[8]     ; 6.990  ;        ;        ; 6.990  ;
; SW[3]      ; HEX1[0]     ; 8.822  ;        ;        ; 8.822  ;
; SW[3]      ; HEX1[2]     ;        ; 8.327  ; 8.327  ;        ;
; SW[3]      ; HEX1[3]     ; 9.129  ;        ;        ; 9.129  ;
; SW[3]      ; HEX1[4]     ; 5.589  ;        ;        ; 5.589  ;
; SW[3]      ; HEX1[5]     ; 9.683  ;        ;        ; 9.683  ;
; SW[4]      ; HEX1[0]     ;        ; 8.796  ; 8.796  ;        ;
; SW[4]      ; HEX1[2]     ; 8.302  ;        ;        ; 8.302  ;
; SW[4]      ; HEX1[3]     ;        ; 9.103  ; 9.103  ;        ;
; SW[4]      ; HEX1[5]     ; 9.690  ;        ;        ; 9.690  ;
; SW[4]      ; HEX1[6]     ;        ; 5.356  ; 5.356  ;        ;
; SW[5]      ; HEX0[0]     ; 7.778  ; 7.778  ; 7.778  ; 7.778  ;
; SW[5]      ; HEX0[1]     ; 7.743  ; 7.743  ; 7.743  ; 7.743  ;
; SW[5]      ; HEX0[2]     ;        ; 7.776  ; 7.776  ;        ;
; SW[5]      ; HEX0[3]     ; 7.523  ; 7.523  ; 7.523  ; 7.523  ;
; SW[5]      ; HEX0[4]     ; 7.516  ;        ;        ; 7.516  ;
; SW[5]      ; HEX0[5]     ; 7.495  ;        ;        ; 7.495  ;
; SW[5]      ; HEX0[6]     ; 7.505  ; 7.505  ; 7.505  ; 7.505  ;
; SW[5]      ; LEDR[0]     ; 10.297 ; 10.297 ; 10.297 ; 10.297 ;
; SW[5]      ; LEDR[1]     ; 8.273  ; 8.273  ; 8.273  ; 8.273  ;
; SW[5]      ; LEDR[2]     ; 10.482 ; 10.482 ; 10.482 ; 10.482 ;
; SW[5]      ; LEDR[3]     ; 11.661 ; 11.870 ; 11.870 ; 11.661 ;
; SW[5]      ; LEDR[4]     ; 8.906  ; 8.906  ; 8.906  ; 8.906  ;
; SW[5]      ; LEDR[5]     ; 8.838  ; 8.838  ; 8.838  ; 8.838  ;
; SW[5]      ; LEDR[6]     ; 9.569  ; 9.569  ; 9.569  ; 9.569  ;
; SW[5]      ; LEDR[7]     ; 9.599  ; 9.599  ; 9.599  ; 9.599  ;
; SW[5]      ; LEDR[8]     ; 8.684  ; 8.827  ; 8.827  ; 8.684  ;
; SW[5]      ; LEDR[9]     ; 8.167  ; 8.167  ; 8.167  ; 8.167  ;
; SW[5]      ; LEDR[10]    ; 8.570  ; 8.555  ; 8.555  ; 8.570  ;
; SW[5]      ; LEDR[11]    ; 7.804  ; 7.804  ; 7.804  ; 7.804  ;
; SW[5]      ; LEDR[12]    ; 8.770  ; 8.471  ; 8.471  ; 8.770  ;
; SW[5]      ; LEDR[13]    ; 8.207  ; 8.207  ; 8.207  ; 8.207  ;
; SW[5]      ; LEDR[14]    ;        ; 7.584  ; 7.584  ;        ;
; SW[6]      ; HEX0[0]     ; 7.150  ; 7.150  ; 7.150  ; 7.150  ;
; SW[6]      ; HEX0[1]     ; 7.120  ; 7.120  ; 7.120  ; 7.120  ;
; SW[6]      ; HEX0[2]     ; 7.156  ;        ;        ; 7.156  ;
; SW[6]      ; HEX0[3]     ; 6.901  ; 6.901  ; 6.901  ; 6.901  ;
; SW[6]      ; HEX0[4]     ;        ; 6.908  ; 6.908  ;        ;
; SW[6]      ; HEX0[5]     ; 6.889  ; 6.889  ; 6.889  ; 6.889  ;
; SW[6]      ; HEX0[6]     ; 6.907  ; 6.907  ; 6.907  ; 6.907  ;
; SW[6]      ; LEDR[0]     ; 11.541 ; 10.843 ; 10.843 ; 11.541 ;
; SW[6]      ; LEDR[1]     ; 8.803  ; 8.803  ; 8.803  ; 8.803  ;
; SW[6]      ; LEDR[2]     ; 9.613  ; 9.613  ; 9.613  ; 9.613  ;
; SW[6]      ; LEDR[3]     ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; SW[6]      ; LEDR[4]     ; 9.897  ; 9.897  ; 9.897  ; 9.897  ;
; SW[6]      ; LEDR[5]     ; 10.135 ; 10.135 ; 10.135 ; 10.135 ;
; SW[6]      ; LEDR[6]     ; 11.688 ; 10.674 ; 10.674 ; 11.688 ;
; SW[6]      ; LEDR[7]     ; 11.051 ; 10.651 ; 10.651 ; 11.051 ;
; SW[6]      ; LEDR[8]     ; 9.555  ; 9.555  ; 9.555  ; 9.555  ;
; SW[6]      ; LEDR[9]     ; 9.113  ; 9.113  ; 9.113  ; 9.113  ;
; SW[6]      ; LEDR[10]    ; 8.968  ; 8.968  ; 8.968  ; 8.968  ;
; SW[6]      ; LEDR[11]    ; 8.046  ; 8.046  ; 8.046  ; 8.046  ;
; SW[6]      ; LEDR[12]    ; 7.879  ; 7.879  ; 7.879  ; 7.879  ;
; SW[6]      ; LEDR[13]    ;        ; 7.225  ; 7.225  ;        ;
; SW[6]      ; LEDR[14]    ;        ; 6.993  ; 6.993  ;        ;
; SW[7]      ; HEX0[0]     ; 8.160  ; 8.160  ; 8.160  ; 8.160  ;
; SW[7]      ; HEX0[1]     ; 8.132  ;        ;        ; 8.132  ;
; SW[7]      ; HEX0[2]     ; 8.139  ; 8.139  ; 8.139  ; 8.139  ;
; SW[7]      ; HEX0[3]     ; 7.912  ; 7.912  ; 7.912  ; 7.912  ;
; SW[7]      ; HEX0[4]     ; 7.902  ; 7.902  ; 7.902  ; 7.902  ;
; SW[7]      ; HEX0[5]     ; 7.874  ; 7.874  ; 7.874  ; 7.874  ;
; SW[7]      ; HEX0[6]     ; 7.895  ; 7.895  ; 7.895  ; 7.895  ;
; SW[7]      ; LEDR[0]     ; 12.399 ; 12.399 ; 12.399 ; 12.399 ;
; SW[7]      ; LEDR[1]     ; 10.930 ; 10.930 ; 10.930 ; 10.930 ;
; SW[7]      ; LEDR[2]     ; 11.680 ; 11.680 ; 11.680 ; 11.680 ;
; SW[7]      ; LEDR[3]     ; 13.114 ; 13.340 ; 13.340 ; 13.114 ;
; SW[7]      ; LEDR[4]     ; 11.196 ; 10.944 ; 10.944 ; 11.196 ;
; SW[7]      ; LEDR[5]     ; 11.949 ; 11.879 ; 11.879 ; 11.949 ;
; SW[7]      ; LEDR[6]     ; 12.685 ; 12.615 ; 12.615 ; 12.685 ;
; SW[7]      ; LEDR[7]     ; 12.011 ; 11.818 ; 11.818 ; 12.011 ;
; SW[7]      ; LEDR[8]     ; 10.915 ; 10.722 ; 10.722 ; 10.915 ;
; SW[7]      ; LEDR[9]     ; 9.989  ; 9.989  ; 9.989  ; 9.989  ;
; SW[7]      ; LEDR[10]    ; 9.844  ; 9.844  ; 9.844  ; 9.844  ;
; SW[7]      ; LEDR[11]    ;        ; 9.464  ; 9.464  ;        ;
; SW[7]      ; LEDR[12]    ;        ; 9.160  ; 9.160  ;        ;
; SW[7]      ; LEDR[13]    ;        ; 9.444  ; 9.444  ;        ;
; SW[7]      ; LEDR[14]    ;        ; 9.141  ; 9.141  ;        ;
; SW[8]      ; HEX0[0]     ; 7.829  ; 7.829  ; 7.829  ; 7.829  ;
; SW[8]      ; HEX0[1]     ; 7.767  ; 7.767  ; 7.767  ; 7.767  ;
; SW[8]      ; HEX0[2]     ; 7.802  ; 7.802  ; 7.802  ; 7.802  ;
; SW[8]      ; HEX0[3]     ; 7.551  ; 7.551  ; 7.551  ; 7.551  ;
; SW[8]      ; HEX0[4]     ;        ; 7.563  ; 7.563  ;        ;
; SW[8]      ; HEX0[5]     ; 7.545  ; 7.545  ; 7.545  ; 7.545  ;
; SW[8]      ; HEX0[6]     ; 7.561  ; 7.561  ; 7.561  ; 7.561  ;
; SW[8]      ; LEDR[0]     ; 13.040 ; 13.040 ; 13.040 ; 13.040 ;
; SW[8]      ; LEDR[1]     ; 11.571 ; 11.571 ; 11.571 ; 11.571 ;
; SW[8]      ; LEDR[2]     ; 12.431 ; 12.431 ; 12.431 ; 12.431 ;
; SW[8]      ; LEDR[3]     ; 13.853 ; 13.853 ; 13.853 ; 13.853 ;
; SW[8]      ; LEDR[4]     ; 11.452 ; 11.452 ; 11.452 ; 11.452 ;
; SW[8]      ; LEDR[5]     ; 11.690 ; 11.690 ; 11.690 ; 11.690 ;
; SW[8]      ; LEDR[6]     ; 12.178 ; 12.178 ; 12.178 ; 12.178 ;
; SW[8]      ; LEDR[7]     ;        ; 9.444  ; 9.444  ;        ;
; SW[8]      ; LEDR[8]     ; 9.938  ; 10.000 ; 10.000 ; 9.938  ;
; SW[8]      ; LEDR[9]     ; 10.046 ; 10.641 ; 10.641 ; 10.046 ;
; SW[8]      ; LEDR[10]    ; 9.901  ; 10.496 ; 10.496 ; 9.901  ;
; SW[8]      ; LEDR[11]    ;        ; 9.416  ; 9.416  ;        ;
; SW[8]      ; LEDR[12]    ;        ; 9.112  ; 9.112  ;        ;
; SW[8]      ; LEDR[13]    ;        ; 9.396  ; 9.396  ;        ;
; SW[8]      ; LEDR[14]    ;        ; 9.093  ; 9.093  ;        ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; LEDR[0]     ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; SW[0]      ; LEDR[1]     ; 4.984 ; 4.984 ; 4.984 ; 4.984 ;
; SW[0]      ; LEDR[2]     ; 5.790 ; 5.790 ; 5.790 ; 5.790 ;
; SW[0]      ; LEDR[3]     ; 5.749 ; 5.749 ; 5.749 ; 5.749 ;
; SW[0]      ; LEDR[4]     ; 4.868 ; 4.868 ; 4.868 ; 4.868 ;
; SW[0]      ; LEDR[5]     ; 5.681 ; 5.681 ; 5.681 ; 5.681 ;
; SW[0]      ; LEDR[6]     ; 6.129 ; 6.129 ; 6.129 ; 6.129 ;
; SW[0]      ; LEDR[7]     ; 5.483 ; 5.483 ; 5.483 ; 5.483 ;
; SW[0]      ; LEDR[8]     ; 4.993 ; 4.993 ; 4.993 ; 4.993 ;
; SW[0]      ; LEDR[9]     ; 5.005 ; 5.005 ; 5.005 ; 5.005 ;
; SW[0]      ; LEDR[10]    ; 5.031 ; 5.031 ; 5.031 ; 5.031 ;
; SW[0]      ; LEDR[11]    ; 4.933 ; 4.933 ; 4.933 ; 4.933 ;
; SW[0]      ; LEDR[12]    ; 4.647 ; 4.647 ; 4.647 ; 4.647 ;
; SW[0]      ; LEDR[13]    ; 4.820 ; 4.820 ; 4.820 ; 4.820 ;
; SW[0]      ; LEDR[14]    ; 4.679 ; 4.679 ; 4.679 ; 4.679 ;
; SW[1]      ; LEDG[8]     ; 3.687 ;       ;       ; 3.687 ;
; SW[3]      ; HEX1[0]     ; 4.539 ;       ;       ; 4.539 ;
; SW[3]      ; HEX1[2]     ;       ; 4.257 ; 4.257 ;       ;
; SW[3]      ; HEX1[3]     ; 4.614 ;       ;       ; 4.614 ;
; SW[3]      ; HEX1[4]     ; 2.940 ;       ;       ; 2.940 ;
; SW[3]      ; HEX1[5]     ; 4.913 ;       ;       ; 4.913 ;
; SW[4]      ; HEX1[0]     ;       ; 4.542 ; 4.542 ;       ;
; SW[4]      ; HEX1[2]     ; 4.287 ;       ;       ; 4.287 ;
; SW[4]      ; HEX1[3]     ;       ; 4.617 ; 4.617 ;       ;
; SW[4]      ; HEX1[5]     ; 4.943 ;       ;       ; 4.943 ;
; SW[4]      ; HEX1[6]     ;       ; 2.837 ; 2.837 ;       ;
; SW[5]      ; HEX0[0]     ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; SW[5]      ; HEX0[1]     ; 3.995 ; 3.995 ; 3.995 ; 3.995 ;
; SW[5]      ; HEX0[2]     ;       ; 4.019 ; 4.019 ;       ;
; SW[5]      ; HEX0[3]     ; 3.905 ; 3.905 ; 3.905 ; 3.905 ;
; SW[5]      ; HEX0[4]     ; 3.901 ;       ;       ; 3.901 ;
; SW[5]      ; HEX0[5]     ; 3.885 ;       ;       ; 3.885 ;
; SW[5]      ; HEX0[6]     ; 3.885 ; 3.885 ; 3.885 ; 3.885 ;
; SW[5]      ; LEDR[0]     ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; SW[5]      ; LEDR[1]     ; 4.277 ; 4.277 ; 4.277 ; 4.277 ;
; SW[5]      ; LEDR[2]     ; 5.329 ; 5.329 ; 5.329 ; 5.329 ;
; SW[5]      ; LEDR[3]     ; 5.719 ; 6.015 ; 6.015 ; 5.719 ;
; SW[5]      ; LEDR[4]     ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; SW[5]      ; LEDR[5]     ; 4.516 ; 4.516 ; 4.516 ; 4.516 ;
; SW[5]      ; LEDR[6]     ; 4.942 ; 4.942 ; 4.942 ; 4.942 ;
; SW[5]      ; LEDR[7]     ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; SW[5]      ; LEDR[8]     ; 4.407 ; 4.457 ; 4.457 ; 4.407 ;
; SW[5]      ; LEDR[9]     ; 4.175 ; 4.175 ; 4.175 ; 4.175 ;
; SW[5]      ; LEDR[10]    ; 4.378 ; 4.346 ; 4.346 ; 4.378 ;
; SW[5]      ; LEDR[11]    ; 4.020 ; 4.020 ; 4.020 ; 4.020 ;
; SW[5]      ; LEDR[12]    ; 4.452 ; 4.311 ; 4.311 ; 4.452 ;
; SW[5]      ; LEDR[13]    ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[5]      ; LEDR[14]    ;       ; 3.932 ; 3.932 ;       ;
; SW[6]      ; HEX0[0]     ; 3.700 ; 3.700 ; 3.700 ; 3.700 ;
; SW[6]      ; HEX0[1]     ; 3.651 ; 3.651 ; 3.651 ; 3.651 ;
; SW[6]      ; HEX0[2]     ; 3.675 ;       ;       ; 3.675 ;
; SW[6]      ; HEX0[3]     ; 3.567 ; 3.567 ; 3.567 ; 3.567 ;
; SW[6]      ; HEX0[4]     ;       ; 3.567 ; 3.567 ;       ;
; SW[6]      ; HEX0[5]     ; 3.554 ; 3.554 ; 3.554 ; 3.554 ;
; SW[6]      ; HEX0[6]     ; 3.559 ; 3.559 ; 3.559 ; 3.559 ;
; SW[6]      ; LEDR[0]     ; 5.191 ; 5.191 ; 5.191 ; 5.191 ;
; SW[6]      ; LEDR[1]     ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; SW[6]      ; LEDR[2]     ; 4.887 ; 4.887 ; 4.887 ; 4.887 ;
; SW[6]      ; LEDR[3]     ; 5.655 ; 5.495 ; 5.495 ; 5.655 ;
; SW[6]      ; LEDR[4]     ; 4.835 ; 4.905 ; 4.905 ; 4.835 ;
; SW[6]      ; LEDR[5]     ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; SW[6]      ; LEDR[6]     ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; SW[6]      ; LEDR[7]     ; 5.300 ; 4.962 ; 4.962 ; 5.300 ;
; SW[6]      ; LEDR[8]     ; 4.060 ; 4.060 ; 4.060 ; 4.060 ;
; SW[6]      ; LEDR[9]     ; 3.974 ; 3.974 ; 3.974 ; 3.974 ;
; SW[6]      ; LEDR[10]    ; 4.021 ; 4.021 ; 4.021 ; 4.021 ;
; SW[6]      ; LEDR[11]    ; 4.007 ; 4.007 ; 4.007 ; 4.007 ;
; SW[6]      ; LEDR[12]    ; 3.999 ; 3.999 ; 3.999 ; 3.999 ;
; SW[6]      ; LEDR[13]    ;       ; 3.719 ; 3.719 ;       ;
; SW[6]      ; LEDR[14]    ;       ; 3.622 ; 3.622 ;       ;
; SW[7]      ; HEX0[0]     ; 4.266 ; 4.266 ; 4.266 ; 4.266 ;
; SW[7]      ; HEX0[1]     ; 4.235 ;       ;       ; 4.235 ;
; SW[7]      ; HEX0[2]     ; 4.261 ; 4.261 ; 4.261 ; 4.261 ;
; SW[7]      ; HEX0[3]     ; 4.145 ; 4.145 ; 4.145 ; 4.145 ;
; SW[7]      ; HEX0[4]     ; 4.136 ; 4.136 ; 4.136 ; 4.136 ;
; SW[7]      ; HEX0[5]     ; 4.118 ; 4.118 ; 4.118 ; 4.118 ;
; SW[7]      ; HEX0[6]     ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; SW[7]      ; LEDR[0]     ; 5.916 ; 5.913 ; 5.913 ; 5.916 ;
; SW[7]      ; LEDR[1]     ; 5.324 ; 5.180 ; 5.180 ; 5.324 ;
; SW[7]      ; LEDR[2]     ; 5.732 ; 5.732 ; 5.732 ; 5.732 ;
; SW[7]      ; LEDR[3]     ; 6.218 ; 6.247 ; 6.247 ; 6.218 ;
; SW[7]      ; LEDR[4]     ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; SW[7]      ; LEDR[5]     ; 5.403 ; 5.400 ; 5.400 ; 5.403 ;
; SW[7]      ; LEDR[6]     ; 5.795 ; 5.795 ; 5.795 ; 5.795 ;
; SW[7]      ; LEDR[7]     ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; SW[7]      ; LEDR[8]     ; 4.766 ; 4.615 ; 4.615 ; 4.766 ;
; SW[7]      ; LEDR[9]     ; 4.778 ; 4.650 ; 4.650 ; 4.778 ;
; SW[7]      ; LEDR[10]    ; 4.971 ; 4.475 ; 4.475 ; 4.971 ;
; SW[7]      ; LEDR[11]    ;       ; 4.836 ; 4.836 ;       ;
; SW[7]      ; LEDR[12]    ;       ; 4.704 ; 4.704 ;       ;
; SW[7]      ; LEDR[13]    ;       ; 4.846 ; 4.846 ;       ;
; SW[7]      ; LEDR[14]    ;       ; 4.694 ; 4.694 ;       ;
; SW[8]      ; HEX0[0]     ; 4.114 ; 4.114 ; 4.114 ; 4.114 ;
; SW[8]      ; HEX0[1]     ; 4.055 ; 4.055 ; 4.055 ; 4.055 ;
; SW[8]      ; HEX0[2]     ; 4.081 ; 4.081 ; 4.081 ; 4.081 ;
; SW[8]      ; HEX0[3]     ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; SW[8]      ; HEX0[4]     ;       ; 3.982 ; 3.982 ;       ;
; SW[8]      ; HEX0[5]     ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; SW[8]      ; HEX0[6]     ; 3.973 ; 3.973 ; 3.973 ; 3.973 ;
; SW[8]      ; LEDR[0]     ; 6.036 ; 6.036 ; 6.036 ; 6.036 ;
; SW[8]      ; LEDR[1]     ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; SW[8]      ; LEDR[2]     ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; SW[8]      ; LEDR[3]     ; 6.227 ; 6.227 ; 6.227 ; 6.227 ;
; SW[8]      ; LEDR[4]     ; 5.417 ; 5.417 ; 5.417 ; 5.417 ;
; SW[8]      ; LEDR[5]     ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; SW[8]      ; LEDR[6]     ; 5.519 ; 5.519 ; 5.519 ; 5.519 ;
; SW[8]      ; LEDR[7]     ;       ; 4.810 ; 4.810 ;       ;
; SW[8]      ; LEDR[8]     ; 4.988 ; 4.468 ; 4.468 ; 4.988 ;
; SW[8]      ; LEDR[9]     ; 5.000 ; 4.669 ; 4.669 ; 5.000 ;
; SW[8]      ; LEDR[10]    ; 4.991 ; 4.377 ; 4.377 ; 4.991 ;
; SW[8]      ; LEDR[11]    ;       ; 4.784 ; 4.784 ;       ;
; SW[8]      ; LEDR[12]    ;       ; 4.652 ; 4.652 ;       ;
; SW[8]      ; LEDR[13]    ;       ; 4.794 ; 4.794 ;       ;
; SW[8]      ; LEDR[14]    ;       ; 4.642 ; 4.642 ;       ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 5021545  ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 71698    ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; CLOCK_50                        ; CLOCK_50                        ; 5021545  ; 0        ; 0        ; 0        ;
; pll|altpll_component|pll|clk[1] ; pll|altpll_component|pll|clk[1] ; 71698    ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 909   ; 909  ;
; Unconstrained Output Ports      ; 116   ; 116  ;
; Unconstrained Output Port Paths ; 1203  ; 1203 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun  2 10:40:02 2017
Info: Command: quartus_sta vr -c vr
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -phase -52.50 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[0]} {pll|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[1]} {pll|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[2]} {pll|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.607
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.607         0.000 CLOCK_50 
    Info (332119):    29.846         0.000 pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 pll|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 pll|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 13.450
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.450         0.000 CLOCK_50 
    Info (332119):    35.353         0.000 pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 pll|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 pll|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Fri Jun  2 10:40:05 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


