;; Compile Options : /TML610111 /MS /near /LE /Ii2c /Iirq /Imain /Itbc /Itimer /Iuart /Icommon /Imath /Istdio /Istdlib /Istring /Iyvals /CT _output\_prn\main.cal /SS 256 /SD /Oa /Ot /W 3 /Zg /Fa_output\_obj\ /Lv /Zs 
;; Version Number  : Ver.3.41.8
;; File Name       : main.c

	type (ML610111) 
	model small, near
	$$NINITVAR segment data 2h #0h
	$$NINITTAB segment table 2h any
	$$NTABmain segment table 2h #0h
	$$ExtInt_ISR$main segment code 2h #0h
	$$Initialization$main segment code 2h #0h
	$$NOPx$main segment code 2h #0h
	$$PWM_B0_ON$main segment code 2h #0h
	$$PinB0_PWM$main segment code 2h #0h
	$$PortA_Digital_Inputs$main segment code 2h #0h
	$$PortA_Low$main segment code 2h #0h
	$$PortB_Low$main segment code 2h #0h
	$$PortC_Low$main segment code 2h #0h
	$$SetOSC$main segment code 2h #0h
	$$TAB_uartSetParam$main segment table 2h #0h
	$$TBC_ISR$main segment code 2h #0h
	$$TMR89_ISR$main segment code 2h #0h
	$$TMRAB_ISR$main segment code 2h #0h
	$$TMREF_ISR$main segment code 2h #0h
	$$UART_RX_TEST$main segment code 2h #0h
	$$UART_TX_TEST$main segment code 2h #0h
	$$_funcI2CFin$main segment code 2h #0h
	$$_funcUartFin$main segment code 2h #0h
	$$_i2cFin$main segment code 2h #0h
	$$_intADC$main segment code 2h #0h
	$$_intI2c$main segment code 2h #0h
	$$_intUart$main segment code 2h #0h
	$$analog_comparator$main segment code 2h #0h
	$$feram_continue$main segment code 2h #0h
	$$feram_getStatus$main segment code 2h #0h
	$$feram_init$main segment code 2h #0h
	$$feram_read$main segment code 2h #0h
	$$feram_stop$main segment code 2h #0h
	$$feram_write$main segment code 2h #0h
	$$main$main segment code 2h #0h
	$$main_clrWDT$main segment code 2h #0h
	$$main_reqNotHalt$main segment code 2h #0h
	$$NTABferam_continue$main segment table 2h #0h
	$$NTAB_i2cFin$main segment table 2h #0h
	STACKSEG 0100h
CVERSION 3.41.8
CSGLOBAL 03H 0000H "ExtInt_ISR" 08H 02H 0F6H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "feram_init" 08H 02H 0CFH 00H 81H 04H 00H 00H 07H
CGLOBAL 01H 03H 0000H "feram_write" 08H 02H 0D0H 00H 82H 04H 00H 00H 01H
CSGLOBAL 03H 0000H "TBC_ISR" 08H 02H 0F2H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "feram_continue" 08H 02H 0D2H 00H 83H 0eH 00H 00H 01H
CGLOBAL 01H 03H 0000H "main_clrWDT" 08H 02H 0DCH 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_funcUartFin" 08H 02H 0ECH 00H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main_reqNotHalt" 08H 02H 0E8H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TMRAB_ISR" 08H 02H 0F4H 00H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "NOPx" 08H 02H 0E0H 00H 82H 08H 00H 00H 07H
CGLOBAL 01H 03H 0000H "UART_RX_TEST" 08H 02H 0F9H 00H 83H 08H 00H 00H 07H
CGLOBAL 01H 03H 0000H "feram_getStatus" 08H 02H 0DAH 00H 80H 00H 00H 00H 01H
CGLOBAL 01H 03H 0000H "UART_TX_TEST" 08H 02H 0F8H 00H 83H 20H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PWM_B0_ON" 08H 02H 0E1H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "Initialization" 08H 02H 0DDH 00H 81H 04H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortA_Digital_Inputs" 08H 02H 0E6H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "main" 08H 02H 0FAH 00H 82H 06H 00H 00H 01H
CSGLOBAL 03H 0000H "_intUart" 08H 02H 0EDH 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_intI2c" 08H 02H 0F0H 00H 81H 02H 00H 00H 07H
CSGLOBAL 03H 0000H "SetOSC" 08H 02H 0DEH 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortC_Low" 08H 02H 0E5H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "_intADC" 08H 02H 0F1H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TMR89_ISR" 08H 02H 0F3H 00H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "feram_read" 08H 02H 0D1H 00H 82H 04H 00H 00H 01H
CSGLOBAL 03H 0000H "_i2cFin" 08H 02H 0CEH 00H 82H 08H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortB_Low" 08H 02H 0E4H 00H 80H 00H 00H 00H 07H
CSGLOBAL 03H 0000H "TMREF_ISR" 08H 02H 0F5H 00H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PortA_Low" 08H 02H 0E3H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "analog_comparator" 08H 02H 0E2H 00H 80H 00H 00H 00H 07H
CGLOBAL 01H 03H 0000H "feram_stop" 08H 02H 0D4H 00H 81H 02H 00H 00H 07H
CSGLOBAL 03H 0000H "_funcI2CFin" 08H 02H 0EEH 00H 81H 02H 00H 00H 07H
CGLOBAL 01H 03H 0000H "PinB0_PWM" 08H 02H 0E7H 00H 80H 00H 00H 00H 07H
CSTRUCTTAG 0000H 0000H 0008H 0003H 00000001H "_Notag"
CSTRUCTMEM 52H 00000001H 00000000H "state" 02H 00H 00H
CSTRUCTMEM 52H 00000002H 00000001H "state_sub" 02H 00H 00H
CSTRUCTMEM 52H 00000005H 00000003H "reserve" 02H 00H 00H
CSTRUCTTAG 0000H 0000H 0007H 0007H 0000000EH "_Notag"
CSTRUCTMEM 42H 00000002H 00000000H "address" 05H 01H 02H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000002H "data" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000004H "remain_size" 02H 00H 01H
CSTRUCTMEM 42H 00000002H 00000006H "total_size" 02H 00H 01H
CSTRUCTMEM 42H 00000002H 00000008H "proc_size" 02H 00H 01H
CSTRUCTMEM 43H 00000002H 0000000AH "result" 02H 00H 01H
CSTRUCTMEM 43H 00000002H 0000000CH "internal_status" 02H 00H 01H
CSTRUCTTAG 0000H 0000H 0006H 0006H 0000000AH "_Notag"
CSTRUCTMEM 42H 00000004H 00000000H "br" 02H 00H 02H
CSTRUCTMEM 42H 00000001H 00000004H "lg" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000005H "pt" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000006H "stp" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000007H "neg" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000008H "dir" 02H 00H 00H
CSTRUCTTAG 0000H 0000H 0004H 000CH 00000016H "_Notag"
CSTRUCTMEM 42H 00000002H 00000000H "_Mode" 02H 00H 08H
CSTRUCTMEM 43H 00000002H 00000002H "_Handle" 02H 00H 08H
CSTRUCTMEM 42H 00000002H 00000004H "_Buf" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000006H "_Bend" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000008H "_Next" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 0000000AH "_Rend" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 0000000CH "_Rsave" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 0000000EH "_Wend" 04H 03H 00H 00H 00H
CSTRUCTMEM 42H 00000002H 00000010H "_Back" 05H 01H 02H 00H 00H 00H
CSTRUCTMEM 42H 00000001H 00000012H "_Cbuf" 02H 00H 00H
CSTRUCTMEM 42H 00000001H 00000013H "_Nback" 02H 00H 00H
CSTRUCTMEM 43H 00000002H 00000014H "_Tmpnam" 04H 03H 00H 00H 00H
CSTRUCTTAG 0000H 0000H 0003H 0001H 00000004H "_Notag"
CSTRUCTMEM 42H 00000004H 00000000H "_Off" 02H 00H 02H
CSTRUCTTAG 0000H 0000H 0002H 0002H 00000008H "_Notag"
CSTRUCTMEM 43H 00000004H 00000000H "quot" 02H 00H 02H
CSTRUCTMEM 43H 00000004H 00000004H "rem" 02H 00H 02H
CSTRUCTTAG 0000H 0000H 0001H 0002H 00000004H "_Notag"
CSTRUCTMEM 43H 00000002H 00000000H "quot" 02H 00H 01H
CSTRUCTMEM 43H 00000002H 00000002H "rem" 02H 00H 01H
CSTRUCTTAG 0000H 0000H 0000H 0008H 00000001H "_Notag"
CSTRUCTMEM 52H 00000001H 00000000H "b0" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000001H "b1" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000002H "b2" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000003H "b3" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000004H "b4" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000005H "b5" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000006H "b6" 02H 00H 00H
CSTRUCTMEM 52H 00000001H 00000007H "b7" 02H 00H 00H
CUNIONTAG 0000H 0000H 0005H 0002H 00000008H "_Notag"
CUNIONMEM 42H 00000008H "_W" 05H 01H 04H 00H 00H 08H
CUNIONMEM 43H 00000008H "_D" 02H 00H 04H
CTYPEDEF 0000H 0000H 01H "_Dconst" 04H 00H 06H 05H 00H
CTYPEDEF 0000H 0000H 43H "_Ptrdifft" 02H 00H 01H
CTYPEDEF 0000H 0000H 42H "_Sizet" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "tUartSetParam" 04H 00H 05H 06H 00H
CTYPEDEF 0000H 0000H 42H "size_t" 02H 00H 01H
CTYPEDEF 0000H 0000H 43H "cbfUart" 0AH 03H 00H 02H 0BEH 00H 00H 00H 00H 00H 07H
CTYPEDEF 0000H 0000H 43H "fpos_t" 04H 00H 05H 03H 00H
CTYPEDEF 0000H 0000H 43H "tFERAMCtrlParam" 04H 00H 05H 07H 00H
CTYPEDEF 0000H 0000H 43H "STRUCT_STATE" 04H 00H 05H 08H 00H
CTYPEDEF 0000H 0000H 43H "cbfI2c" 0AH 03H 00H 02H 63H 00H 00H 00H 00H 00H 07H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_nf" 08H 02H 01H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_nn" 08H 02H 00H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_ff" 08H 02H 03H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 03H "_Cmpfun_fn" 08H 02H 02H 00H 00H 00H 00H 00H 01H
CTYPEDEF 0000H 0000H 43H "FILE" 04H 00H 05H 04H 00H
CTYPEDEF 0000H 0000H 43H "div_t" 04H 00H 05H 01H 00H
CTYPEDEF 0000H 0000H 43H "ldiv_t" 04H 00H 05H 02H 00H
CTYPEDEF 0000H 0000H 43H "_BYTE_FIELD" 04H 00H 05H 00H 00H
CGLOBAL 00H 42H 0001H "_flgUartFin" 02H 00H 00H
CSGLOBAL 01H 000AH "_uartSetParam" 04H 00H 05H 06H 00H
CGLOBAL 00H 42H 0001H "_flgI2CFin" 02H 00H 00H
CGLOBAL 00H 42H 0001H "_reqNotHalt" 02H 00H 00H
CSGLOBAL 43H 000EH "_gsCtrlParam" 04H 00H 05H 07H 00H
CGLOBAL 00H 42H 0001H "_flgADCFin" 02H 00H 00H
CFILE 0001H 000007EEH "main\\ML610111.H"
CFILE 0002H 000000D8H "main\\stdlib.h"
CFILE 0003H 0000007AH "main\\yvals.h"
CFILE 0004H 000000EEH "main\\stdio.h"
CFILE 0005H 00000027H "common\\common.h"
CFILE 0006H 00000057H "irq\\irq.h"
CFILE 0007H 00000024H "main\\mcu.h"
CFILE 0008H 00000045H "i2c\\i2c.h"
CFILE 0009H 00000046H "tbc\\tbc.h"
CFILE 000AH 000001B8H "timer\\timer.h"
CFILE 000BH 0000004FH "main\\math.h"
CFILE 000CH 0000006FH "uart\\uart.h"
CFILE 000DH 0000014CH "main\\feram_i2c.h"
CFILE 0000H 00000542H "main\\main.c"

	rseg $$feram_init$main
CFUNCTION 207

_feram_init	:
CBLOCK 207 1 93

;;{
CLINEA 000DH 0001H 005DH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 207 2 93
CRET 0000H

;;	_gsCtrlParam.address[0] = 0x00;
CLINEA 000DH 0001H 0062H 0002H 0020H
	mov	r0,	#00h
	st	r0,	NEAR __gsCtrlParam

;;	_gsCtrlParam.address[1] = 0x00;
CLINEA 000DH 0001H 0063H 0002H 0020H
	st	r0,	NEAR __gsCtrlParam+01h

;;	_gsCtrlParam.data = (void *)0;
CLINEA 000DH 0001H 0064H 0002H 001FH
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+02h

;;	_gsCtrlParam.remain_size = 0;
CLINEA 000DH 0001H 0065H 0002H 001EH
	st	er0,	NEAR __gsCtrlParam+04h

;;	_gsCtrlParam.total_size = 0;
CLINEA 000DH 0001H 0066H 0002H 001DH
	st	er0,	NEAR __gsCtrlParam+06h

;;	_gsCtrlParam.proc_size = 0;
CLINEA 000DH 0001H 0067H 0002H 001CH
	st	er0,	NEAR __gsCtrlParam+08h

;;	_gsCtrlParam.result = FERAM_R_SUCCESS;
CLINEA 000DH 0001H 0068H 0002H 0027H
	st	er0,	NEAR __gsCtrlParam+0ah

;;	_gsCtrlParam.internal_status = ST_STOP;
CLINEA 000DH 0001H 0069H 0002H 0028H
	st	er0,	NEAR __gsCtrlParam+0ch

;;	(void)i2c_init(I2C_MOD_FST, 500, I2C_SYN_OFF); //Question// How is 500 kHz the chosen value?
CLINEA 000DH 0001H 006CH 0002H 005DH
	push	r0
	mov	r2,	#0f4h
	mov	r3,	#01h
	mov	r0,	#01h
	bl	_i2c_init
	add	sp,	#2 
CBLOCKEND 207 2 110

;;} 
CLINEA 000DH 0001H 006EH 0001H 0002H
	pop	pc
CBLOCKEND 207 1 110
CFUNCTIONEND 207


	rseg $$feram_write$main
CFUNCTION 208

_feram_write	:
CBLOCK 208 1 124

;;{
CLINEA 000DH 0001H 007CH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_size$4	set	2
;;*****************************************

	push	fp
	mov	fp,	sp
	push	er8
	mov	er8,	er0
CBLOCK 208 2 124
CARGUMENT 46H 0002H 0028H "address" 02H 00H 01H
CARGUMENT 46H 0002H 0025H "data" 04H 03H 00H 00H 00H
CARGUMENT 42H 0002H 0002H "size" 02H 00H 01H

;;	if(_gsCtrlParam.internal_status != ST_STOP){
CLINEA 000DH 0001H 007DH 0002H 002DH
	l	er0,	NEAR __gsCtrlParam+0ch
	beq	_$L31
CBLOCK 208 3 125

;;		return(FERAM_R_NG);
CLINEA 000DH 0001H 007EH 0003H 0015H
	mov	er0,	#-1
CBLOCKEND 208 3 127
CBLOCKEND 208 2 139

;;}
CLINEA 000DH 0001H 008BH 0001H 0001H
_$L30 :
	pop	er8
	mov	sp,	fp
	pop	fp
	rt

;;	}
CLINEA 000DH 0000H 007FH 0002H 0002H
_$L31 :

;;	_gsCtrlParam.address[0] = (unsigned char)( address >> 8 );
CLINEA 000DH 0001H 0080H 0002H 003BH
	st	r9,	NEAR __gsCtrlParam

;;	_gsCtrlParam.address[1] = (unsigned char)( address & 0x00FF );
CLINEA 000DH 0001H 0081H 0002H 003FH
	st	r8,	NEAR __gsCtrlParam+01h

;;	_gsCtrlParam.data = data;
CLINEA 000DH 0001H 0082H 0002H 001AH
	st	er2,	NEAR __gsCtrlParam+02h

;;	_gsCtrlParam.remain_size = size;
CLINEA 000DH 0001H 0083H 0002H 0021H
	l	er0,	_size$4[fp]
	st	er0,	NEAR __gsCtrlParam+04h

;;	_gsCtrlParam.total_size = 0;
CLINEA 000DH 0001H 0084H 0002H 001DH
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+06h

;;	_gsCtrlParam.proc_size = FERAM_PAGE_SIZE - (address % FERAM_PAGE_SIZE);// page max size
CLINEA 000DH 0001H 0086H 0002H 0058H
	mov	er0,	er8
	and	r1,	#01fh
	mov	r2,	#00h
	mov	r3,	#020h
	sub	r2,	r0
	subc	r3,	r1
	st	er2,	NEAR __gsCtrlParam+08h

;;	_gsCtrlParam.proc_size = (unsigned int)min(_gsCtrlParam.proc_size, _gsCtrlParam.remain_size);
CLINEA 000DH 0000H 0087H 0002H 005EH
	mov	er0,	er2
	l	er2,	NEAR __gsCtrlParam+04h
	cmp	er0,	er2
	bge	_$L33
	l	er0,	NEAR __gsCtrlParam+08h
	bal	_$L35
_$L33 :
	mov	er0,	er2
_$L35 :
	st	er0,	NEAR __gsCtrlParam+08h

;;	_gsCtrlParam.result = FERAM_R_PROCESS;
CLINEA 000DH 0001H 0088H 0002H 0027H
	mov	er0,	#1 
	st	er0,	NEAR __gsCtrlParam+0ah

;;	_gsCtrlParam.internal_status = ST_I2C_SEND_START;
CLINEA 000DH 0001H 0089H 0002H 0032H
	st	er0,	NEAR __gsCtrlParam+0ch

;;	return FERAM_R_OK;
CLINEA 000DH 0001H 008AH 0002H 0013H
	mov	er0,	#0 
	bal	_$L30
CBLOCKEND 208 1 139
CFUNCTIONEND 208


	rseg $$feram_read$main
CFUNCTION 209

_feram_read	:
CBLOCK 209 1 154

;;{
CLINEA 000DH 0001H 009AH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_size$4	set	2
;;*****************************************

	push	fp
	mov	fp,	sp
	push	er8
	mov	er8,	er0
CBLOCK 209 2 154
CARGUMENT 46H 0002H 0028H "address" 02H 00H 01H
CARGUMENT 46H 0002H 0025H "data" 04H 03H 00H 00H 00H
CARGUMENT 42H 0002H 0002H "size" 02H 00H 01H

;;	if(_gsCtrlParam.internal_status != ST_STOP){
CLINEA 000DH 0001H 009BH 0002H 002DH
	l	er0,	NEAR __gsCtrlParam+0ch
	beq	_$L37
CBLOCK 209 3 155

;;		return(FERAM_R_NG);
CLINEA 000DH 0001H 009CH 0003H 0015H
	mov	er0,	#-1
CBLOCKEND 209 3 157
CBLOCKEND 209 2 167

;;}
CLINEA 000DH 0001H 00A7H 0001H 0001H
_$L36 :
	pop	er8
	mov	sp,	fp
	pop	fp
	rt

;;	}
CLINEA 000DH 0000H 009DH 0002H 0002H
_$L37 :

;;	_gsCtrlParam.address[0] = (unsigned char)( address >> 8 );
CLINEA 000DH 0001H 009EH 0002H 003BH
	st	r9,	NEAR __gsCtrlParam

;;	_gsCtrlParam.address[1] = (unsigned char)( address & 0x00FF );
CLINEA 000DH 0001H 009FH 0002H 003FH
	st	r8,	NEAR __gsCtrlParam+01h

;;	_gsCtrlParam.data = data;
CLINEA 000DH 0001H 00A0H 0002H 001AH
	st	er2,	NEAR __gsCtrlParam+02h

;;	_gsCtrlParam.remain_size = size;
CLINEA 000DH 0001H 00A1H 0002H 0021H
	l	er0,	_size$4[fp]
	st	er0,	NEAR __gsCtrlParam+04h

;;	_gsCtrlParam.total_size = 0;
CLINEA 000DH 0001H 00A2H 0002H 001DH
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+06h

;;	_gsCtrlParam.proc_size = size;
CLINEA 000DH 0001H 00A3H 0002H 001FH
	l	er0,	_size$4[fp]
	st	er0,	NEAR __gsCtrlParam+08h

;;	_gsCtrlParam.result = FERAM_R_PROCESS;
CLINEA 000DH 0001H 00A4H 0002H 0027H
	mov	er0,	#1 
	st	er0,	NEAR __gsCtrlParam+0ah

;;	_gsCtrlParam.internal_status = ST_I2C_RECEIVE_START;
CLINEA 000DH 0001H 00A5H 0002H 0035H
	mov	er0,	#3 
	st	er0,	NEAR __gsCtrlParam+0ch

;;	return FERAM_R_OK;
CLINEA 000DH 0001H 00A6H 0002H 0013H
	mov	er0,	#0 
	bal	_$L36
CBLOCKEND 209 1 167
CFUNCTIONEND 209


	rseg $$feram_continue$main
CFUNCTION 210

_feram_continue	:
CBLOCK 210 1 180

;;{
CLINEA 000DH 0001H 00B4H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_err$0	set	-2
;;*****************************************

	push	lr
	push	fp
	mov	fp,	sp
	add	sp,	#-02
CBLOCK 210 2 180
CRET 0004H
CLOCAL 43H 0002H 0002H 0002H "err" 02H 00H 01H

;;	int err = I2C_R_TRANS_START_OK;
CLINEA 000DH 0001H 00B5H 0002H 0020H
	mov	er0,	#0 
	st	er0,	_err$0[fp]

;;	switch( _gsCtrlParam.internal_status ){
CLINEA 000DH 0001H 00B7H 0002H 0028H
	l	er0,	NEAR __gsCtrlParam+0ch
CBLOCK 210 3 183
	cmp	r0,	#06h
	cmpc	r1,	#00h
	ble	_$M5
	b	_$L51
_$M5 :
	sllc	r1,	#01h
	sll	r0,	#01h
	l	er0,	NEAR _$M4[er0]
	b	er0

;;	}
_$L43 :

;;	if(err != I2C_R_TRANS_START_OK){
CLINEA 000DH 0001H 00DDH 0002H 0021H
	l	er0,	_err$0[fp]
	beq	_$L55
CBLOCK 210 6 221

;;		_gsCtrlParam.result = FERAM_R_ERROR;
CLINEA 000DH 0001H 00DEH 0003H 0026H
	mov	er0,	#-1
	st	er0,	NEAR __gsCtrlParam+0ah

;;		_gsCtrlParam.internal_status = ST_STOP;
CLINEA 000DH 0001H 00DFH 0003H 0029H
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+0ch
CBLOCKEND 210 6 224

;;	}
CLINEA 000DH 0000H 00E0H 0002H 0002H
_$L55 :

;;	return(_gsCtrlParam.result);
CLINEA 000DH 0001H 00E1H 0002H 001DH
	l	er0,	NEAR __gsCtrlParam+0ah
CBLOCKEND 210 2 226

;;}
CLINEA 000DH 0000H 00E2H 0001H 0001H
	mov	sp,	fp
	pop	fp
	pop	pc

;;		case ST_I2C_SEND_START:
CLINEA 000DH 0001H 00B8H 0003H 0019H
_$S45 :

;;			if( _gsCtrlParam.remain_size != 0 ){
CLINEA 000DH 0001H 00B9H 0004H 0027H
	l	er0,	NEAR __gsCtrlParam+04h
	beq	_$L46
CBLOCK 210 4 185

;;				_gsCtrlParam.internal_status = ST_I2C_SEND_EXEC;
CLINEA 000DH 0001H 00BAH 0005H 0034H
	mov	er0,	#2 
	st	er0,	NEAR __gsCtrlParam+0ch

;;							(cbfI2c)_i2cFin);
CLINEA 000DH 0000H 00BEH 0008H 0018H
	mov	r0,	#BYTE1 OFFSET __i2cFin
	mov	r1,	#BYTE2 OFFSET __i2cFin
	push	er0
	l	er0,	NEAR __gsCtrlParam+08h
	push	er0
	l	er0,	NEAR __gsCtrlParam+02h
	push	er0
	mov	er0,	#2 
	push	er0
	mov	r2,	#BYTE1 OFFSET __gsCtrlParam
	mov	r3,	#BYTE2 OFFSET __gsCtrlParam
	mov	r0,	#057h
	bl	_i2c_startSend
	add	sp,	#8 
	st	er0,	_err$0[fp]
CBLOCKEND 210 4 191

;;			else{
CLINEA 000DH 0001H 00C0H 0004H 0008H
	bal	_$L48
_$L46 :
CBLOCK 210 5 192

;;				_gsCtrlParam.result = FERAM_R_SUCCESS;
CLINEA 000DH 0001H 00C1H 0005H 002AH
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+0ah

;;				_gsCtrlParam.internal_status = ST_STOP;
CLINEA 000DH 0001H 00C2H 0005H 002BH
	st	er0,	NEAR __gsCtrlParam+0ch
CBLOCKEND 210 5 195

;;			}
CLINEA 000DH 0000H 00C3H 0004H 0004H
_$L48 :

;;			break;
CLINEA 000DH 0001H 00C4H 0004H 0009H
	bal	_$L43

;;		case ST_FERAM_WRITE_START:
CLINEA 000DH 0001H 00C6H 0003H 001CH
_$S49 :

;;			_gsCtrlParam.internal_status = ST_FERAM_WRITE_EXEC;
CLINEA 000DH 0001H 00C7H 0004H 0036H
	mov	er0,	#6 
	st	er0,	NEAR __gsCtrlParam+0ch

;;						(cbfI2c)_i2cFin);
CLINEA 000DH 0000H 00CBH 0007H 0017H
	mov	r0,	#BYTE1 OFFSET __i2cFin
	mov	r1,	#BYTE2 OFFSET __i2cFin
	push	er0
	mov	er0,	#0 
	push	er0
	push	er0
	mov	er0,	#2 
	push	er0
	mov	r2,	#BYTE1 OFFSET __gsCtrlParam
	mov	r3,	#BYTE2 OFFSET __gsCtrlParam
	mov	r0,	#057h
	bl	_i2c_startReceive
	add	sp,	#8 
	st	er0,	_err$0[fp]

;;			break;
CLINEA 000DH 0001H 00CCH 0004H 0009H
	bal	_$L43

;;		case ST_I2C_RECEIVE_START:
CLINEA 000DH 0001H 00CEH 0003H 001CH
_$S50 :

;;			_gsCtrlParam.internal_status = ST_I2C_RECEIVE_EXEC;
CLINEA 000DH 0001H 00CFH 0004H 0036H
	mov	er0,	#4 
	st	er0,	NEAR __gsCtrlParam+0ch

;;						(cbfI2c)_i2cFin);
CLINEA 000DH 0000H 00D3H 0007H 0017H
	mov	r0,	#BYTE1 OFFSET __i2cFin
	mov	r1,	#BYTE2 OFFSET __i2cFin
	push	er0
	l	er0,	NEAR __gsCtrlParam+08h
	push	er0
	l	er0,	NEAR __gsCtrlParam+02h
	push	er0
	mov	er0,	#2 
	push	er0
	mov	r2,	#BYTE1 OFFSET __gsCtrlParam
	mov	r3,	#BYTE2 OFFSET __gsCtrlParam
	mov	r0,	#057h
	bl	_i2c_startReceive
	add	sp,	#8 
	st	er0,	_err$0[fp]

;;			break;
CLINEA 000DH 0001H 00D4H 0004H 0009H
	b	_$L43

;;		case ST_STOP:
CLINEA 000DH 0001H 00D6H 0003H 000FH
_$L51 :

;;			break;
CLINEA 000DH 0001H 00DBH 0004H 0009H
	b	_$L43
CBLOCKEND 210 3 220
CBLOCKEND 210 1 226
CFUNCTIONEND 210


	rseg $$feram_stop$main
CFUNCTION 212

_feram_stop	:
CBLOCK 212 1 236

;;{
CLINEA 000DH 0001H 00ECH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 212 2 236
CRET 0000H

;;	i2c_stop();
CLINEA 000DH 0001H 00EDH 0002H 000CH
	bl	_i2c_stop

;;	_gsCtrlParam.address[0] = 0x00;
CLINEA 000DH 0001H 00EFH 0002H 0020H
	mov	r0,	#00h
	st	r0,	NEAR __gsCtrlParam

;;	_gsCtrlParam.address[1] = 0x00;
CLINEA 000DH 0001H 00F0H 0002H 0020H
	st	r0,	NEAR __gsCtrlParam+01h

;;	_gsCtrlParam.data = (void *)0;
CLINEA 000DH 0001H 00F1H 0002H 001FH
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+02h

;;	_gsCtrlParam.remain_size = 0;
CLINEA 000DH 0001H 00F2H 0002H 001EH
	st	er0,	NEAR __gsCtrlParam+04h

;;	_gsCtrlParam.total_size = 0;
CLINEA 000DH 0001H 00F3H 0002H 001DH
	st	er0,	NEAR __gsCtrlParam+06h

;;	_gsCtrlParam.proc_size = 0;
CLINEA 000DH 0001H 00F4H 0002H 001CH
	st	er0,	NEAR __gsCtrlParam+08h

;;	_gsCtrlParam.result = FERAM_R_SUCCESS;
CLINEA 000DH 0001H 00F5H 0002H 0027H
	st	er0,	NEAR __gsCtrlParam+0ah

;;	_gsCtrlParam.internal_status = ST_STOP;
CLINEA 000DH 0001H 00F6H 0002H 0028H
	st	er0,	NEAR __gsCtrlParam+0ch
CBLOCKEND 212 2 247

;;}
CLINEA 000DH 0001H 00F7H 0001H 0001H
	pop	pc
CBLOCKEND 212 1 247
CFUNCTIONEND 212


	rseg $$feram_getStatus$main
CFUNCTION 218

_feram_getStatus	:
CBLOCK 218 1 260

;;{
CLINEA 000DH 0001H 0104H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 218 2 260

;;	return _gsCtrlParam.result;
CLINEA 000DH 0001H 0105H 0002H 001CH
	l	er0,	NEAR __gsCtrlParam+0ah
CBLOCKEND 218 2 262

;;}
CLINEA 000DH 0000H 0106H 0001H 0001H
	rt
CBLOCKEND 218 1 262
CFUNCTIONEND 218


	rseg $$_i2cFin$main
CFUNCTION 206

__i2cFin	:
CBLOCK 206 1 276

;;{
CLINEA 000DH 0001H 0114H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_address$0	set	-2
;;*****************************************

	push	fp
	mov	fp,	sp
	add	sp,	#-02
	push	xr8
	mov	r10,	r2
	mov	er8,	er0
CBLOCK 206 2 276
CARGUMENT 46H 0002H 0028H "size" 02H 00H 01H
CARGUMENT 46H 0001H 001EH "errStat" 02H 00H 00H
CLOCAL 42H 0002H 0002H 0002H "address" 02H 00H 01H

;;	switch( _gsCtrlParam.internal_status ){
CLINEA 000DH 0001H 0117H 0002H 0028H
	l	er0,	NEAR __gsCtrlParam+0ch
CBLOCK 206 3 279
	cmp	r0,	#06h
	cmpc	r1,	#00h
	ble	_$M10
	b	_$L83
_$M10 :
	sllc	r1,	#01h
	sll	r0,	#01h
	l	er0,	NEAR _$M9[er0]
	b	er0

;;	}
_$L63 :
CBLOCKEND 206 2 332

;;}
CLINEA 000DH 0001H 014CH 0001H 0001H
	pop	xr8
	mov	sp,	fp
	pop	fp
	rt

;;		case ST_I2C_SEND_EXEC:
CLINEA 000DH 0001H 0118H 0003H 0018H
_$S65 :

;;			if(errStat == I2C_R_OK){
CLINEA 000DH 0001H 0119H 0004H 001BH
	cmp	r10,	#00h
	bne	_$L66
CBLOCK 206 4 281

;;				_gsCtrlParam.total_size += size;
CLINEA 000DH 0001H 011AH 0005H 0024H
	l	er0,	NEAR __gsCtrlParam+06h
	add	er0,	er8
	st	er0,	NEAR __gsCtrlParam+06h

;;				_gsCtrlParam.remain_size -= _gsCtrlParam.proc_size;
CLINEA 000DH 0001H 011BH 0005H 0037H
	l	er0,	NEAR __gsCtrlParam+04h
	l	er2,	NEAR __gsCtrlParam+08h
	sub	r0,	r2
	subc	r1,	r3
	st	er0,	NEAR __gsCtrlParam+04h

;;				_gsCtrlParam.data += _gsCtrlParam.proc_size;
CLINEA 000DH 0001H 011CH 0005H 0030H
	l	er0,	NEAR __gsCtrlParam+02h
	add	er0,	er2
	st	er0,	NEAR __gsCtrlParam+02h

;;				address = (((unsigned int)_gsCtrlParam.address[0]<<8) | ((unsigned int)_gsCtrlParam.address[1]));
CLINEA 000DH 0001H 011DH 0005H 0065H
	l	r0,	NEAR __gsCtrlParam
	mov	r1,	#00h
	mov	r3,	r0
	l	r0,	NEAR __gsCtrlParam+01h
	or	r1,	r3

;;				address += _gsCtrlParam.proc_size;
CLINEA 000DH 0001H 011EH 0005H 0026H
	l	er2,	NEAR __gsCtrlParam+08h
	add	er0,	er2
	st	er0,	_address$0[fp]

;;				_gsCtrlParam.address[0] = (unsigned char)( address >> 8 );
CLINEA 000DH 0001H 011FH 0005H 003EH
	l	r0,	_address$0+01h[fp]
	st	r0,	NEAR __gsCtrlParam

;;				_gsCtrlParam.address[1] = (unsigned char)( address & 0x00FF );
CLINEA 000DH 0001H 0120H 0005H 0042H
	l	r0,	_address$0[fp]
	st	r0,	NEAR __gsCtrlParam+01h

;;				_gsCtrlParam.proc_size = min((unsigned int)FERAM_PAGE_SIZE, _gsCtrlParam.remain_size);
CLINEA 000DH 0000H 0121H 0005H 005AH
	mov	r0,	#00h
	mov	r1,	#020h
	l	er2,	NEAR __gsCtrlParam+04h
	cmp	er0,	er2
	blt	_$L70
	mov	er0,	er2
_$L70 :
	st	er0,	NEAR __gsCtrlParam+08h

;;				_gsCtrlParam.internal_status = ST_FERAM_WRITE_START;
CLINEA 000DH 0001H 0122H 0005H 0038H
	mov	er0,	#5 
CBLOCKEND 206 4 291

;;			else{
CLINEA 000DH 0001H 0124H 0004H 0008H
	bal	_$L71
_$L66 :
CBLOCK 206 5 292

;;				_gsCtrlParam.result = FERAM_R_ERROR;
CLINEA 000DH 0001H 0125H 0005H 0028H
	mov	er0,	#-1
	st	er0,	NEAR __gsCtrlParam+0ah

;;				_gsCtrlParam.internal_status = ST_STOP;
CLINEA 000DH 0001H 0126H 0005H 002BH
	mov	er0,	#0 
CBLOCKEND 206 5 295

;;			}
CLINEA 000DH 0000H 0127H 0004H 0004H
_$L71 :
	st	er0,	NEAR __gsCtrlParam+0ch

;;			break;
CLINEA 000DH 0001H 0128H 0004H 0009H
	bal	_$L63

;;		case ST_I2C_RECEIVE_EXEC:
CLINEA 000DH 0001H 012AH 0003H 001BH
_$S72 :

;;			if(errStat == I2C_R_OK){
CLINEA 000DH 0001H 012BH 0004H 001BH
	cmp	r10,	#00h
	bne	_$L73
CBLOCK 206 6 299

;;				_gsCtrlParam.total_size += size;
CLINEA 000DH 0001H 012CH 0005H 0024H
	l	er0,	NEAR __gsCtrlParam+06h
	add	er0,	er8
	st	er0,	NEAR __gsCtrlParam+06h

;;				_gsCtrlParam.remain_size -= _gsCtrlParam.proc_size;
CLINEA 000DH 0001H 012DH 0005H 0037H
	l	er0,	NEAR __gsCtrlParam+04h
	l	er2,	NEAR __gsCtrlParam+08h
	sub	r0,	r2
	subc	r1,	r3
	st	er0,	NEAR __gsCtrlParam+04h

;;				_gsCtrlParam.data += _gsCtrlParam.proc_size;
CLINEA 000DH 0001H 012EH 0005H 0030H
	l	er0,	NEAR __gsCtrlParam+02h
	add	er0,	er2
	st	er0,	NEAR __gsCtrlParam+02h

;;				address = (((unsigned int)_gsCtrlParam.address[0]<<8) | ((unsigned int)_gsCtrlParam.address[1]));
CLINEA 000DH 0001H 012FH 0005H 0065H
	l	r0,	NEAR __gsCtrlParam
	mov	r1,	#00h
	mov	r3,	r0
	l	r0,	NEAR __gsCtrlParam+01h
	or	r1,	r3

;;				address += _gsCtrlParam.proc_size;
CLINEA 000DH 0001H 0130H 0005H 0026H
	l	er2,	NEAR __gsCtrlParam+08h
	add	er0,	er2
	st	er0,	_address$0[fp]

;;				_gsCtrlParam.address[0] = (unsigned char)( address >> 8 );
CLINEA 000DH 0001H 0131H 0005H 003EH
	l	r0,	_address$0+01h[fp]
	st	r0,	NEAR __gsCtrlParam

;;				_gsCtrlParam.address[1] = (unsigned char)( address & 0x00FF );
CLINEA 000DH 0001H 0132H 0005H 0042H
	l	r0,	_address$0[fp]
	st	r0,	NEAR __gsCtrlParam+01h

;;				_gsCtrlParam.proc_size = min((unsigned int)FERAM_PAGE_SIZE, _gsCtrlParam.remain_size);
CLINEA 000DH 0000H 0133H 0005H 005AH
	mov	r0,	#00h
	mov	r1,	#020h
	l	er2,	NEAR __gsCtrlParam+04h
	cmp	er0,	er2
	blt	_$L77
	mov	er0,	er2
_$L77 :
	st	er0,	NEAR __gsCtrlParam+08h

;;				_gsCtrlParam.result = FERAM_R_SUCCESS;
CLINEA 000DH 0001H 0134H 0005H 002AH
	mov	er0,	#0 
CBLOCKEND 206 6 309

;;			else{
CLINEA 000DH 0001H 0136H 0004H 0008H
	bal	_$L78
_$L73 :
CBLOCK 206 7 310

;;				_gsCtrlParam.result = FERAM_R_ERROR;
CLINEA 000DH 0001H 0137H 0005H 0028H
	mov	er0,	#-1
CBLOCKEND 206 7 312

;;			}
CLINEA 000DH 0000H 0138H 0004H 0004H
_$L78 :
	st	er0,	NEAR __gsCtrlParam+0ah

;;			_gsCtrlParam.internal_status = ST_STOP;
CLINEA 000DH 0001H 0139H 0004H 002AH
	mov	er0,	#0 
	st	er0,	NEAR __gsCtrlParam+0ch

;;			break;
CLINEA 000DH 0001H 013AH 0004H 0009H
	b	_$L63

;;		case ST_FERAM_WRITE_EXEC:
CLINEA 000DH 0001H 013CH 0003H 001BH
_$S79 :

;;			if(errStat == 0){
CLINEA 000DH 0001H 013DH 0004H 0014H
	cmp	r10,	#00h
	bne	_$L80
CBLOCK 206 8 317

;;				_gsCtrlParam.internal_status = ST_I2C_SEND_START;
CLINEA 000DH 0001H 013EH 0005H 0035H
	mov	er0,	#1 
CBLOCKEND 206 8 319

;;			else{
CLINEA 000DH 0001H 0140H 0004H 0008H
	bal	_$L82
_$L80 :
CBLOCK 206 9 320

;;				_gsCtrlParam.internal_status = ST_FERAM_WRITE_START;
CLINEA 000DH 0001H 0141H 0005H 0038H
	mov	er0,	#5 
CBLOCKEND 206 9 322

;;			}
CLINEA 000DH 0000H 0142H 0004H 0004H
_$L82 :
	st	er0,	NEAR __gsCtrlParam+0ch

;;			break;
CLINEA 000DH 0001H 0143H 0004H 0009H
	b	_$L63

;;		case ST_I2C_SEND_START:
CLINEA 000DH 0001H 0145H 0003H 0019H
_$L83 :

;;			break;
CLINEA 000DH 0001H 014AH 0004H 0009H
	b	_$L63
CBLOCKEND 206 3 331
CBLOCKEND 206 1 332
CFUNCTIONEND 206


	rseg $$main$main
CFUNCTION 250

_main	:
CBLOCK 250 1 280

;;{
CLINEA 0000H 0001H 0118H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_write_data$36	set	-1
	_read_data$46	set	-2
	_Bread_data$54	set	-3
;;*****************************************

	mov	fp,	sp
	add	sp,	#-04
CBLOCK 250 2 280
CLOCAL 4BH 0001H 0000H 0002H "char_a" 02H 00H 00H
CLOCAL 4AH 0001H 0000H 0002H "uchar" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "uint" 02H 00H 01H
CLOCAL 4AH 0002H 0000H 0002H "delay" 02H 00H 01H
CLOCAL 4BH 0004H 0000H 0002H "long_a" 02H 00H 02H
CLOCAL 4BH 0004H 0000H 0002H "float_a" 02H 00H 03H
CLOCAL 4BH 0008H 0000H 0002H "double_a" 02H 00H 04H
CLOCAL 4BH 0002H 0000H 0002H "i" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "j" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "k" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "x" 02H 00H 01H
CLOCAL 4BH 0002H 0000H 0002H "y" 02H 00H 01H
CLOCAL 4AH 0002H 0000H 0002H "writing_location" 02H 00H 01H
CLOCAL 42H 0001H 0001H 0002H "write_data" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "write_data_size" 02H 00H 01H
CLOCAL 4AH 0001H 0000H 0002H "write_slave_address" 02H 00H 00H
CLOCAL 4AH 0001H 0000H 0002H "write_add_data_location" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "reading_location" 02H 00H 01H
CLOCAL 42H 0001H 0002H 0002H "read_data" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "read_data_size" 02H 00H 01H
CLOCAL 4AH 0001H 0000H 0002H "read_slave_address" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "Breading_location" 02H 00H 01H
CLOCAL 42H 0001H 0003H 0002H "Bread_data" 02H 00H 00H
CLOCAL 4AH 0002H 0000H 0002H "Bread_data_size" 02H 00H 01H
CLOCAL 4AH 0001H 0000H 0002H "Bread_slave_address" 02H 00H 00H

;;	unsigned char write_data = 0xEE;
CLINEA 0000H 0001H 0124H 0002H 0021H
	mov	r0,	#0eeh
	st	r0,	_write_data$36[fp]

;;	unsigned char read_data = 0x00;
CLINEA 0000H 0001H 012EH 0002H 0020H
	mov	r0,	#00h
	st	r0,	_read_data$46[fp]

;;	unsigned char Bread_data = 0x3E8;
CLINEA 0000H 0001H 0135H 0002H 0022H
	mov	r0,	#0e8h
	st	r0,	_Bread_data$54[fp]

;;		Initialization();		// Init Micro...(Ports, Timers, OSC, IRQ's, UART, etc...)
CLINEA 0000H 0001H 0140H 0003H 004EH
	bl	_Initialization

;;		feram_init();			// Initialize I2C mode
CLINEA 0000H 0001H 0141H 0003H 0028H
	bl	_feram_init

;;		feram_stop();
CLINEA 0000H 0001H 0144H 0003H 000FH
	bl	_feram_stop

;;		feram_write(writing_location,&write_data,write_data_size );
CLINEA 0000H 0001H 0145H 0003H 003DH
	mov	er0,	#1 
	push	er0
	mov	er2,	fp
	add	er2,	#-1
	mov	r0,	#0e8h
	mov	r1,	#03h
	bl	_feram_write
	add	sp,	#2 

;;		feram_continue();
CLINEA 0000H 0001H 0146H 0003H 0013H
	bl	_feram_continue

;;		feram_stop();
CLINEA 0000H 0001H 0149H 0003H 000FH
	bl	_feram_stop

;;		feram_read(reading_location,&read_data,read_data_size);
CLINEA 0000H 0001H 014AH 0003H 0039H
	mov	er0,	#1 
	push	er0
	mov	er2,	fp
	add	er2,	#-2
	mov	er0,	#0 
	bl	_feram_read
	add	sp,	#2 

;;		feram_continue();
CLINEA 0000H 0001H 014BH 0003H 0013H
	bl	_feram_continue

;;		feram_stop();
CLINEA 0000H 0001H 014EH 0003H 000FH
	bl	_feram_stop

;;		feram_read(Breading_location,&Bread_data,Bread_data_size);
CLINEA 0000H 0001H 014FH 0003H 003CH
	mov	er0,	#1 
	push	er0
	mov	er2,	fp
	add	er2,	#-3
	mov	r0,	#0e8h
	mov	r1,	#03h
	bl	_feram_read
	add	sp,	#2 

;;		feram_continue();
CLINEA 0000H 0001H 0150H 0003H 0013H
	bl	_feram_continue

;;	Primary_Loop:		
CLINEA 0000H 0001H 0153H 0002H 0010H
CLABEL 0059H "Primary_Loop"
_$L89 :

;;		GPIO_17 ^=1; 			// flashes LED connected to Q111 I/O A.0
CLINEA 0000H 0001H 015AH 0003H 003AH
	tb	0f250h.0
	beq	_$M12
	rb	0f250h.0
	bal	_$M13
_$M12 :
	sb	0f250h.0
_$M13 :

;;		main_clrWDT();			// Clear WDT
CLINEA 0000H 0001H 015BH 0003H 001FH
	bl	_main_clrWDT

;;		NOPx(65000);			// Delay slows down the flashing of the LED to be visible to the human eye
CLINEA 0000H 0001H 015CH 0003H 005BH
	mov	r0,	#0e8h
	mov	r1,	#0fdh
	bl	_NOPx

;;		NOPx(65000);			// Delay slows down the flashing of the LED to be visible to the human eye
CLINEA 0000H 0001H 015DH 0003H 005BH
	mov	r0,	#0e8h
	mov	r1,	#0fdh
	bl	_NOPx

;;	goto Primary_Loop;
CLINEA 0000H 0001H 0161H 0002H 0013H
	bal	_$L89
CBLOCKEND 250 2 356

;;}//end main
CLINEA 0000H 0001H 0164H 0001H 000BH
CBLOCKEND 250 1 356
CFUNCTIONEND 250


	rseg $$main_clrWDT$main
CFUNCTION 220

_main_clrWDT	:
CBLOCK 220 1 382

;;{
CLINEA 0000H 0001H 017EH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 220 2 382

;;		do {
CLINEA 0000H 0001H 0180H 0003H 0006H
_$L93 :
CBLOCK 220 3 384

;;			WDTCON = 0x5Au;
CLINEA 0000H 0001H 0181H 0004H 0012H
	mov	r0,	#05ah
	st	r0,	0f00eh
CBLOCKEND 220 3 386

;;		} while (WDP != 1);
CLINEA 0000H 0000H 0182H 0003H 0015H
	tb	0f00eh.0
	beq	_$L93

;;		WDTCON = 0xA5u;
CLINEA 0000H 0001H 0183H 0003H 0011H
	mov	r0,	#0a5h
	st	r0,	0f00eh
CBLOCKEND 220 2 390

;;}
CLINEA 0000H 0001H 0186H 0001H 0001H
	rt
CBLOCKEND 220 1 390
CFUNCTIONEND 220


	rseg $$Initialization$main
CFUNCTION 221

_Initialization	:
CBLOCK 221 1 395

;;static void Initialization(void){
CLINEA 0000H 0001H 018BH 0001H 0021H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 221 2 395
CRET 0000H

;;			DSIO0 = 1; // 0=> Enables Synchronous Serial Port 0 
CLINEA 0000H 0001H 018FH 0004H 0037H
	sb	0f02ah.0

;;			DUA0  = 0; // 0=> Enables the operation of UART0 
CLINEA 0000H 0001H 0190H 0004H 0034H
	rb	0f02ah.2

;;			DUA1  = 1; // 0=> Enables Uart1 
CLINEA 0000H 0001H 0191H 0004H 0023H
	sb	0f02ah.3

;;			DI2C1 = 1; // 0=> Enables I2C bus Interface (Slave) 
CLINEA 0000H 0001H 0192H 0004H 0037H
	sb	0f02ah.6

;;			DI2C0 = 0; // 0=> Enables I2C bus Interface (Master)	
CLINEA 0000H 0001H 0193H 0004H 0038H
	rb	0f02ah.7

;;		BLKCON4 = 0x00; // SA-ADC: 0=> Enables ; 0xFF=> Disables
CLINEA 0000H 0001H 0195H 0003H 003AH
	mov	r0,	#00h
	st	r0,	0f02ch

;;		BLKCON6 = 0x00; // Timers 8, 9, A, E, F : 0=> Enables ; 0xFF=> Disables
CLINEA 0000H 0001H 0196H 0003H 0049H
	st	r0,	0f02eh

;;		BLKCON7 = 0x00; // PWM (PWMC, PWMD, PWME, PWMF : 0=> Enables ; 0xFF=> Disables
CLINEA 0000H 0001H 0197H 0003H 0050H
	st	r0,	0f02fh

;;		PortA_Low();	//Initialize all 3 Ports of Q111 Port A to GPIO-Low
CLINEA 0000H 0001H 019AH 0003H 0042H
	bl	_PortA_Low

;;		PortB_Low();	//Initialize all 8 Ports of Q111 Port B to GPIO-Low
CLINEA 0000H 0001H 019BH 0003H 0042H
	bl	_PortB_Low

;;		PortC_Low();	//Initialize all 4 Ports of Q111 Port C to GPIO-Low
CLINEA 0000H 0001H 019CH 0003H 0042H
	bl	_PortC_Low

;;     	SetOSC(); 	//8MHz
CLINEA 0000H 0001H 01A3H 0007H 0017H
	bl	_SetOSC

;;		irq_di();	// Disable Interrupts
CLINEA 0000H 0001H 0207H 0003H 0021H
	bl	_irq_di

;;				IE0 = IE1 = IE2 = IE3 = IE4 = IE5 = IE6 = IE7 = 0;
CLINEA 0000H 0001H 0223H 0005H 0036H
	mov	r0,	#00h
	st	r0,	0f017h
	st	r0,	0f016h
	st	r0,	0f015h
	st	r0,	0f014h
	st	r0,	0f013h
	st	r0,	0f012h
	st	r0,	0f011h
	st	r0,	0f010h

;;				IRQ0 = IRQ1 = IRQ2 = IRQ3 = IRQ4 = IRQ5 = IRQ6 = IRQ7 = 0;
CLINEA 0000H 0001H 0227H 0005H 003EH
	st	r0,	0f01fh
	st	r0,	0f01eh
	st	r0,	0f01dh
	st	r0,	0f01ch
	st	r0,	0f01bh
	st	r0,	0f01ah
	st	r0,	0f019h
	st	r0,	0f018h

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_UA0INT, _intUart );
CLINEA 0000H 0001H 022AH 0005H 003FH
	mov	r2,	#BYTE1 OFFSET __intUart
	mov	r3,	#BYTE2 OFFSET __intUart
	mov	r0,	#0fh
	bl	_irq_setHdr

;;					EUA0 = 1; 	// EUA0 is the enable flag for the UART0 interrupt (1=ENABLED)
CLINEA 0000H 0001H 022BH 0006H 004EH
	sb	0f014h.0

;;					QUA0 = 0;	// Request Flag for the UART_0 	INTERRUPT (1=REQUEST, 0-NO-REQUEST)
CLINEA 0000H 0001H 022CH 0006H 0052H
	rb	0f01ch.0

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_I2CMINT, _intI2c );
CLINEA 0000H 0001H 0230H 0005H 003FH
	mov	r2,	#BYTE1 OFFSET __intI2c
	mov	r3,	#BYTE2 OFFSET __intI2c
	mov	r0,	#0ch
	bl	_irq_setHdr

;;					EI2CM = 1; // EI2CM is the enable flag for the I2C MASTER interrupt (1=ENABLED)
CLINEA 0000H 0001H 0231H 0006H 0054H
	sb	0f012h.7

;;					QI2CM = 0;
CLINEA 0000H 0001H 0232H 0006H 000FH
	rb	0f01ah.7

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_SADINT, _intADC );
CLINEA 0000H 0001H 0236H 0005H 003EH
	mov	r2,	#BYTE1 OFFSET __intADC
	mov	r3,	#BYTE2 OFFSET __intADC
	mov	r0,	#0ah
	bl	_irq_setHdr

;;					ESAD = 1; // ESAD is the enable flag for the ADC interrupt (1=ENABLED)
CLINEA 0000H 0001H 0237H 0006H 004BH
	sb	0f012h.2

;;					QSAD = 0; // Request Flag for the ADC INTERRUPT (1=REQUEST, 0-NO-REQUEST)
CLINEA 0000H 0001H 0238H 0006H 004EH
	rb	0f01ah.2

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_T2HINT, TBC_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 023CH 0005H 005EH
	mov	r2,	#BYTE1 OFFSET _TBC_ISR
	mov	r3,	#BYTE2 OFFSET _TBC_ISR
	mov	r0,	#01eh
	bl	_irq_setHdr

;;					E2H = 1;	  // Enable x Hz TBC Interrupt (1=ENABLED)
CLINEA 0000H 0001H 023DH 0006H 0038H
	sb	0f017h.3

;;					Q2H = 0;	  // Request flag for the TIME BASE COUNTER 2Hz Interrupt
CLINEA 0000H 0001H 023EH 0006H 0047H
	rb	0f01fh.3

;;				(void)tb_setHtbdiv( (unsigned char)TB_HTD_1_1 ); //Set the ratio of dividing frequency of the time base counter
CLINEA 0000H 0000H 0041H 0002H 000DH
	mov	r0,	#0fh
	st	r0,	0f00bh

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TM9INT, TMR89_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 0245H 0005H 0060H
	mov	r2,	#BYTE1 OFFSET _TMR89_ISR
	mov	r3,	#BYTE2 OFFSET _TMR89_ISR
	mov	r0,	#0eh
	bl	_irq_setHdr

;;					ETM8 = 1;	  	// Enable timer 8 Interrupt (1=ENABLED
CLINEA 0000H 0001H 0246H 0006H 0038H
	sb	0f013h.2

;;					ETM9 = 1;	  	// Enable timer 9 Interrupt (1=ENABLED)
CLINEA 0000H 0001H 0247H 0006H 0039H
	sb	0f013h.3

;;					QTM8 = 0;		// Timer 8 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 0248H 0006H 0036H
	rb	0f01bh.2

;;					QTM9 = 0;		// Timer 9 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 0249H 0006H 0036H
	rb	0f01bh.3

;;					T8CS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 024AH 0006H 0028H
	sb	0f8e2h.0

;;					T8CS1 = 1;
CLINEA 0000H 0001H 024BH 0006H 000FH
	sb	0f8e2h.1

;;					T8CS2 = 1;
CLINEA 0000H 0001H 024CH 0006H 000FH
	sb	0f8e2h.2

;;					T9CS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 024DH 0006H 0028H
	sb	0f8e6h.0

;;					T9CS1 = 1;
CLINEA 0000H 0001H 024EH 0006H 000FH
	sb	0f8e6h.1

;;					T9CS2 = 1; 
CLINEA 0000H 0001H 024FH 0006H 0010H
	sb	0f8e6h.2

;;					tm_init(TM_CH_NO_89);
CLINEA 0000H 0001H 0250H 0006H 001AH
	mov	r0,	#00h
	bl	_tm_init

;;					tm_set89Data(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0150H 0002H 0025H
	mov	r0,	#00h
	st	r0,	0f8e0h

;;					tm_set89Data(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0151H 0002H 0023H
	mov	r0,	#020h
	st	r0,	0f8e4h

;;					tm_set89Source(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0186H 0002H 0015H
	sb	0f8e2h.0

;;					tm_set89Source(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0187H 0002H 001AH
	rb	0f8e2h.1

;;					tm_start89();
CLINEA 0000H 0001H 00CAH 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e1h

;;					tm_start89();
CLINEA 0000H 0000H 00CBH 0002H 000BH
	sb	0f8e3h.0

;;					T89M16 = 1;		//1 => sets 16-bit timer mode
CLINEA 0000H 0001H 0254H 0006H 002FH
	sb	0f8e2h.5

;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
CLINEA 0000H 0001H 0256H 0006H 004DH
	sb	0f00bh.3

;;					HTD2 = 1;
CLINEA 0000H 0001H 0257H 0006H 000EH
	sb	0f00bh.2

;;					HTD1 = 1;
CLINEA 0000H 0001H 0258H 0006H 000EH
	sb	0f00bh.1

;;					HTD0 = 1; 
CLINEA 0000H 0001H 0259H 0006H 000FH
	sb	0f00bh.0

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TMBINT, TMRAB_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 025EH 0005H 0060H
	mov	r2,	#BYTE1 OFFSET _TMRAB_ISR
	mov	r3,	#BYTE2 OFFSET _TMRAB_ISR
	mov	r0,	#016h
	bl	_irq_setHdr

;;					ETMA = 1;	  	// Enable timer 8 Interrupt (1=ENABLED
CLINEA 0000H 0001H 025FH 0006H 0038H
	sb	0f015h.6

;;					ETMB = 1;	  	// Enable timer 9 Interrupt (1=ENABLED)
CLINEA 0000H 0001H 0260H 0006H 0039H
	sb	0f015h.7

;;					QTMA = 0;		// timer 8 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 0261H 0006H 0036H
	rb	0f01dh.6

;;					QTMB = 0;		// timer 9 IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 0262H 0006H 0036H
	rb	0f01dh.7

;;					TACS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 0263H 0006H 0028H
	sb	0f8eah.0

;;					TACS1 = 1;
CLINEA 0000H 0001H 0264H 0006H 000FH
	sb	0f8eah.1

;;					TACS2 = 1;
CLINEA 0000H 0001H 0265H 0006H 000FH
	sb	0f8eah.2

;;					TBCS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 0266H 0006H 0028H
	sb	0f8eeh.0

;;					TBCS1 = 1;
CLINEA 0000H 0001H 0267H 0006H 000FH
	sb	0f8eeh.1

;;					TBCS2 = 1; 
CLINEA 0000H 0001H 0268H 0006H 0010H
	sb	0f8eeh.2

;;					tm_init(TM_CH_NO_AB);
CLINEA 0000H 0001H 0269H 0006H 001AH
	mov	r0,	#01h
	bl	_tm_init

;;					tm_setABData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0157H 0002H 0025H
	mov	r0,	#00h
	st	r0,	0f8e8h

;;					tm_setABData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 0158H 0002H 0023H
	mov	r0,	#020h
	st	r0,	0f8ech

;;					tm_setABSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 018DH 0002H 0015H
	sb	0f8eah.0

;;					tm_setABSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 018EH 0002H 001AH
	rb	0f8eah.1

;;					tm_startAB();
CLINEA 0000H 0001H 00D1H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e9h

;;					tm_startAB();
CLINEA 0000H 0000H 00D2H 0002H 000BH
	sb	0f8ebh.0

;;					TABM16 = 1;		//1 => sets 16-bit timer mode
CLINEA 0000H 0001H 026DH 0006H 002FH
	sb	0f8eah.5

;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
CLINEA 0000H 0001H 026FH 0006H 004DH
	sb	0f00bh.3

;;					HTD2 = 1;
CLINEA 0000H 0001H 0270H 0006H 000EH
	sb	0f00bh.2

;;					HTD1 = 1;
CLINEA 0000H 0001H 0271H 0006H 000EH
	sb	0f00bh.1

;;					HTD0 = 1; 
CLINEA 0000H 0001H 0272H 0006H 000FH
	sb	0f00bh.0

;;				(void)irq_setHdr( (unsigned char)IRQ_NO_TMFINT, TMREF_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 0277H 0005H 0060H
	mov	r2,	#BYTE1 OFFSET _TMREF_ISR
	mov	r3,	#BYTE2 OFFSET _TMREF_ISR
	mov	r0,	#014h
	bl	_irq_setHdr

;;					ETME = 1;	  	// Enable timer E Interrupt (1=ENABLED
CLINEA 0000H 0001H 0278H 0006H 0038H
	sb	0f015h.4

;;					ETMF = 1;	  	// Enable timer F Interrupt (1=ENABLED)
CLINEA 0000H 0001H 0279H 0006H 0039H
	sb	0f015h.5

;;					QTME = 0;		// Timer E IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 027AH 0006H 0036H
	rb	0f01dh.4

;;					QTMF = 0;		// Timer F IRQ request flag; 1=REQUEST
CLINEA 0000H 0001H 027BH 0006H 0036H
	rb	0f01dh.5

;;					TECS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 027CH 0006H 0028H
	sb	0f362h.0

;;					TECS1 = 1;
CLINEA 0000H 0001H 027DH 0006H 000FH
	sb	0f362h.1

;;					TECS2 = 1;
CLINEA 0000H 0001H 027EH 0006H 000FH
	sb	0f362h.3

;;					TFCS0 = 1;		// 111 => Select PLLCLK
CLINEA 0000H 0001H 027FH 0006H 0028H
	sb	0f36ah.0

;;					TFCS1 = 1;
CLINEA 0000H 0001H 0280H 0006H 000FH
	sb	0f36ah.1

;;					TFCS2 = 1;
CLINEA 0000H 0001H 0281H 0006H 000FH
	sb	0f36ah.3

;;					tm_init(TM_CH_NO_EF);
CLINEA 0000H 0001H 0282H 0006H 001AH
	mov	r0,	#02h
	bl	_tm_init

;;					tm_setEFData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 015EH 0002H 0025H
	mov	r0,	#00h
	st	r0,	0f360h

;;					tm_setEFData(8192);				//A value of 1023 should yield 125us interrupts at 8.192 MHz
CLINEA 0000H 0000H 015FH 0002H 0023H
	mov	r0,	#020h
	st	r0,	0f368h

;;					tm_setEFSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0194H 0002H 0015H
	sb	0f362h.0

;;					tm_setEFSource(TM_CS_HTBCLK);
CLINEA 0000H 0000H 0195H 0002H 001AH
	rb	0f362h.1

;;					tm_startEF();
CLINEA 0000H 0001H 00D8H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f361h

;;					tm_startEF();
CLINEA 0000H 0000H 00D9H 0002H 000BH
	sb	0f363h.0

;;					TEFM16 = 1;		//1 => sets 16-bit timer mode
CLINEA 0000H 0001H 0286H 0006H 002FH
	sb	0f362h.2

;;					HTD3 = 1;	//High-Speed Time Base Counter Divide Register: 1111 = 9182kHz
CLINEA 0000H 0001H 0288H 0006H 004DH
	sb	0f00bh.3

;;					HTD2 = 1;
CLINEA 0000H 0001H 0289H 0006H 000EH
	sb	0f00bh.2

;;					HTD1 = 1;
CLINEA 0000H 0001H 028AH 0006H 000EH
	sb	0f00bh.1

;;					HTD0 = 1; 
CLINEA 0000H 0001H 028BH 0006H 000FH
	sb	0f00bh.0

;;					PB3DIR = 1;
CLINEA 0000H 0001H 028FH 0006H 0010H
	sb	0f259h.3

;;					PB3C1 = 0;
CLINEA 0000H 0001H 0290H 0006H 000FH
	rb	0f25bh.3

;;					PB3C0 = 0;
CLINEA 0000H 0001H 0291H 0006H 000FH
	rb	0f25ah.3

;;					PB3MD1 = 0;
CLINEA 0000H 0001H 0292H 0006H 0010H
	rb	0f25dh.3

;;					PB3MD0 = 0;
CLINEA 0000H 0001H 0293H 0006H 0010H
	rb	0f25ch.3

;;					PB3E1 = 1;
CLINEA 0000H 0001H 0294H 0006H 000FH
	sb	0f025h.7

;;					PB3E0 = 0;		//PBnE0-1 are used to choose the Rising-Edge Mode for this interrupt
CLINEA 0000H 0001H 0295H 0006H 0055H
	rb	0f024h.7

;;					PB3SM = 0;
CLINEA 0000H 0001H 0296H 0006H 000FH
	rb	0f026h.7

;;			(void)irq_setHdr( (unsigned char)IRQ_NO_PB3INT, ExtInt_ISR );  //Clear interrupt request flag
CLINEA 0000H 0001H 029AH 0004H 0060H
	mov	r2,	#BYTE1 OFFSET _ExtInt_ISR
	mov	r3,	#BYTE2 OFFSET _ExtInt_ISR
	mov	r0,	#08h
	bl	_irq_setHdr

;;					EPB3 = 0;	// 1=> Enables Interrupt
CLINEA 0000H 0001H 029BH 0006H 0027H
	rb	0f011h.7

;;					QPB3 = 0;	// EXT IRQ request flag; 1=REQUEST	
CLINEA 0000H 0001H 029CH 0006H 0032H
	rb	0f019h.7

;;	irq_ei(); // Enable Interrupts
CLINEA 0000H 0001H 02A0H 0002H 001FH
	bl	_irq_ei

;;		WDTMOD = 0x03; 	// 0x03=overflow 8sec...
CLINEA 0000H 0001H 02A4H 0003H 002AH
	mov	r0,	#03h
	st	r0,	0f00fh

;;		main_clrWDT(); 	// Clear WDT   
CLINEA 0000H 0001H 02A5H 0003H 0021H
	bl	_main_clrWDT

;;				 &_uartSetParam );						// Parameters from Structure    
CLINEA 0000H 0001H 02B0H 0006H 003CH
	mov	r0,	#BYTE1 OFFSET __uartSetParam
	mov	r1,	#BYTE2 OFFSET __uartSetParam
	push	er0
	mov	r2,	#00h
	mov	r3,	#020h
	mov	r0,	#02h
	bl	_uart_init
	add	sp,	#2 

;;		uart_PortSet();									// Set UART Port Pins
CLINEA 0000H 0001H 02B1H 0003H 002FH
	bl	_uart_PortSet

;;		_flgUartFin = 0;
CLINEA 0000H 0001H 02B2H 0003H 0012H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;		uart_stop();
CLINEA 0000H 0001H 02B3H 0003H 000EH
	bl	_uart_stop
CBLOCKEND 221 2 705

;;}//End Initialization
CLINEA 0000H 0001H 02C1H 0001H 0015H
	pop	pc
CBLOCKEND 221 1 705
CFUNCTIONEND 221


	rseg $$SetOSC$main
CFUNCTION 222

_SetOSC	:
CBLOCK 222 1 712

;;static void SetOSC(void){
CLINEA 0000H 0001H 02C8H 0001H 0019H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 222 2 712

;;		SYSC0  = 0;			// Used to select the frequency of the HSCLK => 00=8.192MHz.
CLINEA 0000H 0001H 02CCH 0003H 004CH
	rb	0f002h.0

;;		SYSC1  = 0;			//...
CLINEA 0000H 0001H 02CDH 0003H 0015H
	rb	0f002h.1

;;		OSCM1  = 1;			// 10 => Built-in PLL oscillation mode
CLINEA 0000H 0001H 02CEH 0003H 0036H
	sb	0f002h.3

;;		OSCM0  = 0;			//...
CLINEA 0000H 0001H 02CFH 0003H 0015H
	rb	0f002h.2

;;		ENOSC  = 1;			// 1=Enable High Speed Oscillator...
CLINEA 0000H 0001H 02D2H 0003H 0034H
	sb	0f003h.1

;;		SYSCLK = 1;			// Select System Clock: 1=HSCLK; 0=LSCLK 
CLINEA 0000H 0001H 02D3H 0003H 0039H
	sb	0f003h.0

;;		LPLL   = 1;			// 1=Enables the use of PLL oscillation - ADDED 4/30/2013
CLINEA 0000H 0001H 02D4H 0003H 0049H
	sb	0f003h.7

;;	__EI();					//INT enable
CLINEA 0000H 0001H 02D6H 0002H 0019H
	ei
CBLOCKEND 222 2 727

;;}
CLINEA 0000H 0001H 02D7H 0001H 0001H
	rt
CBLOCKEND 222 1 727
CFUNCTIONEND 222


	rseg $$analog_comparator$main
CFUNCTION 226

_analog_comparator	:
CBLOCK 226 1 734

;;void analog_comparator(void){
CLINEA 0000H 0001H 02DEH 0001H 001DH
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 226 2 734

;;	CMP0EN  = 0x01; 	// Comparator ON...
CLINEA 0000H 0001H 02F4H 0002H 0025H
	sb	0f950h.0

;;	CMP0E1  = 0x00; 	// No Interupt...
CLINEA 0000H 0001H 02F5H 0002H 0023H
	rb	0f951h.1

;;	CMP0E0  = 0x00;
CLINEA 0000H 0001H 02F6H 0002H 0010H
	rb	0f951h.0

;;	CMP0SM1 = 0x00; 	// Detect without Sampling... 
CLINEA 0000H 0001H 02F7H 0002H 0030H
	rb	0f951h.3

;;	CMP0RFS = 0x01; 	// Differential Input on B5
CLINEA 0000H 0001H 02F8H 0002H 002DH
	sb	0f951h.4

;;	CMP0EN  = 0x00;
CLINEA 0000H 0001H 02FBH 0002H 0010H
	rb	0f950h.0
CBLOCKEND 226 2 766

;;}
CLINEA 0000H 0001H 02FEH 0001H 0001H
	rt
CBLOCKEND 226 1 766
CFUNCTIONEND 226


	rseg $$PortA_Low$main
CFUNCTION 227

_PortA_Low	:
CBLOCK 227 1 774

;;void PortA_Low(void){
CLINEA 0000H 0001H 0306H 0001H 0015H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 227 2 774

;;	PA0DIR = 0;		// PortA Bit0 set to Output Mode...
CLINEA 0000H 0001H 0310H 0002H 0031H
	rb	0f251h.0

;;	PA1DIR = 0;		// PortA Bit1 set to Output Mode...
CLINEA 0000H 0001H 0311H 0002H 0031H
	rb	0f251h.1

;;	PA2DIR = 0;		// PortA Bit2 set to Output Mode...
CLINEA 0000H 0001H 0312H 0002H 0031H
	rb	0f251h.2

;;	PA0C1  = 1;		// PortA Bit0 set to CMOS Output...
CLINEA 0000H 0001H 0315H 0002H 0031H
	sb	0f253h.0

;;	PA0C0  = 1;		
CLINEA 0000H 0001H 0316H 0002H 000EH
	sb	0f252h.0

;;	PA1C1  = 1;		// PortA Bit1 set to CMOS Output...
CLINEA 0000H 0001H 0317H 0002H 0031H
	sb	0f253h.1

;;	PA1C0  = 1;	
CLINEA 0000H 0001H 0318H 0002H 000DH
	sb	0f252h.1

;;	PA2C1  = 1;		// PortA Bit2 set to CMOS Output...
CLINEA 0000H 0001H 0319H 0002H 0031H
	sb	0f253h.2

;;	PA2C0  = 1;	
CLINEA 0000H 0001H 031AH 0002H 000DH
	sb	0f252h.2

;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 031DH 0002H 003CH
	rb	0f255h.0

;;	PA0MD0  = 0;	
CLINEA 0000H 0001H 031EH 0002H 000EH
	rb	0f254h.0

;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 031FH 0002H 003CH
	rb	0f255h.1

;;	PA1MD0  = 0;	
CLINEA 0000H 0001H 0320H 0002H 000EH
	rb	0f254h.1

;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 0321H 0002H 003CH
	rb	0f255h.2

;;	PA2MD0  = 0;	
CLINEA 0000H 0001H 0322H 0002H 000EH
	rb	0f254h.2

;;	PA0D = 0;		// A.0 Output OFF....
CLINEA 0000H 0001H 0325H 0002H 0021H
	rb	0f250h.0

;;	PA1D = 0;		// A.1 Output OFF....
CLINEA 0000H 0001H 0326H 0002H 0021H
	rb	0f250h.1

;;	PA2D = 0;		// A.2 Output OFF....
CLINEA 0000H 0001H 0327H 0002H 0021H
	rb	0f250h.2

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0329H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 227 2 811
CLINEA 0000H 0001H 032BH 0001H 0001H
CBLOCKEND 227 1 811
CFUNCTIONEND 227


	rseg $$PortB_Low$main
CFUNCTION 228

_PortB_Low	:
CBLOCK 228 1 817

;;void PortB_Low(void){
CLINEA 0000H 0001H 0331H 0001H 0015H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 228 2 817

;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
CLINEA 0000H 0001H 033BH 0002H 0031H
	rb	0f259h.0

;;	PB1DIR = 0;		// PortB Bit1 set to Output Mode...
CLINEA 0000H 0001H 033CH 0002H 0031H
	rb	0f259h.1

;;	PB2DIR = 0;		// PortB Bit2 set to Output Mode...
CLINEA 0000H 0001H 033DH 0002H 0031H
	rb	0f259h.2

;;	PB3DIR = 0;		// PortB Bit3 set to Output Mode...
CLINEA 0000H 0001H 033EH 0002H 0031H
	rb	0f259h.3

;;	PB4DIR = 0;		// PortB Bit4 set to Output Mode...
CLINEA 0000H 0001H 033FH 0002H 0031H
	rb	0f259h.4

;;	PB5DIR = 0;		// PortB Bit5 set to Output Mode...
CLINEA 0000H 0001H 0340H 0002H 0031H
	rb	0f259h.5

;;	PB6DIR = 0;		// PortB Bit6 set to Output Mode...
CLINEA 0000H 0001H 0341H 0002H 0031H
	rb	0f259h.6

;;	PB7DIR = 0;		// PortB Bit7 set to Output Mode...
CLINEA 0000H 0001H 0342H 0002H 0031H
	rb	0f259h.7

;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
CLINEA 0000H 0001H 0345H 0002H 0031H
	sb	0f25bh.0

;;	PB0C0  = 1;		
CLINEA 0000H 0001H 0346H 0002H 000EH
	sb	0f25ah.0

;;	PB1C1  = 1;		// PortB Bit1 set to CMOS Output...
CLINEA 0000H 0001H 0347H 0002H 0031H
	sb	0f25bh.1

;;	PB1C0  = 1;	
CLINEA 0000H 0001H 0348H 0002H 000DH
	sb	0f25ah.1

;;	PB2C1  = 1;		// PortB Bit2 set to CMOS Output...
CLINEA 0000H 0001H 0349H 0002H 0031H
	sb	0f25bh.2

;;	PB2C0  = 1;	
CLINEA 0000H 0001H 034AH 0002H 000DH
	sb	0f25ah.2

;;	PB3C1  = 1;		// PortB Bit3 set to CMOS Output...
CLINEA 0000H 0001H 034BH 0002H 0031H
	sb	0f25bh.3

;;	PB3C0  = 1;		
CLINEA 0000H 0001H 034CH 0002H 000EH
	sb	0f25ah.3

;;	PB4C1  = 1;		// PortB Bit4 set to CMOS Output...
CLINEA 0000H 0001H 034DH 0002H 0031H
	sb	0f25bh.4

;;	PB4C0  = 1;	
CLINEA 0000H 0001H 034EH 0002H 000DH
	sb	0f25ah.4

;;	PB5C1  = 1;		// PortB Bit5 set to CMOS Output...
CLINEA 0000H 0001H 034FH 0002H 0031H
	sb	0f25bh.5

;;	PB5C0  = 1;	
CLINEA 0000H 0001H 0350H 0002H 000DH
	sb	0f25ah.5

;;	PB6C1  = 1;		// PortB Bit6 set to CMOS Output...
CLINEA 0000H 0001H 0351H 0002H 0031H
	sb	0f25bh.6

;;	PB6C0  = 1;	
CLINEA 0000H 0001H 0352H 0002H 000DH
	sb	0f25ah.6

;;	PB7C1  = 1;		// PortB Bit7 set to CMOS Output...
CLINEA 0000H 0001H 0353H 0002H 0031H
	sb	0f25bh.7

;;	PB7C0  = 1;	
CLINEA 0000H 0001H 0354H 0002H 000DH
	sb	0f25ah.7

;;	PB0MD1  = 0;	// PortB Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 0357H 0002H 003CH
	rb	0f25dh.0

;;	PB0MD0  = 0;	
CLINEA 0000H 0001H 0358H 0002H 000EH
	rb	0f25ch.0

;;	PB1MD1  = 0;	// PortB Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 0359H 0002H 003CH
	rb	0f25dh.1

;;	PB1MD0  = 0;	
CLINEA 0000H 0001H 035AH 0002H 000EH
	rb	0f25ch.1

;;	PB2MD1  = 0;	// PortB Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 035BH 0002H 003CH
	rb	0f25dh.2

;;	PB2MD0  = 0;	
CLINEA 0000H 0001H 035CH 0002H 000EH
	rb	0f25ch.2

;;	PB3MD1  = 0;	// PortB Bit3 set to General Purpose Output...
CLINEA 0000H 0001H 035DH 0002H 003CH
	rb	0f25dh.3

;;	PB3MD0  = 0;	
CLINEA 0000H 0001H 035EH 0002H 000EH
	rb	0f25ch.3

;;	PB4MD1  = 0;	// PortB Bit4 set to General Purpose Output...
CLINEA 0000H 0001H 035FH 0002H 003CH
	rb	0f25dh.4

;;	PB4MD0  = 0;	
CLINEA 0000H 0001H 0360H 0002H 000EH
	rb	0f25ch.4

;;	PB5MD1  = 0;	// PortB Bit5 set to General Purpose Output...
CLINEA 0000H 0001H 0361H 0002H 003CH
	rb	0f25dh.5

;;	PB5MD0  = 0;
CLINEA 0000H 0001H 0362H 0002H 000DH
	rb	0f25ch.5

;;	PB6MD1  = 0;	// PortB Bit6 set to General Purpose Output...
CLINEA 0000H 0001H 0363H 0002H 003CH
	rb	0f25dh.6

;;	PB6MD0  = 0;	
CLINEA 0000H 0001H 0364H 0002H 000EH
	rb	0f25ch.6

;;	PB7MD1  = 0;	// PortB Bit7 set to General Purpose Output...
CLINEA 0000H 0001H 0365H 0002H 003CH
	rb	0f25dh.7

;;	PB7MD0  = 0;
CLINEA 0000H 0001H 0366H 0002H 000DH
	rb	0f25ch.7

;;	PB0D = 0;		// B.0 Output OFF....
CLINEA 0000H 0001H 0369H 0002H 0021H
	rb	0f258h.0

;;	PB1D = 0;		// B.1 Output OFF....
CLINEA 0000H 0001H 036AH 0002H 0021H
	rb	0f258h.1

;;	PB2D = 0;		// B.2 Output OFF....
CLINEA 0000H 0001H 036BH 0002H 0021H
	rb	0f258h.2

;;	PB3D = 0;		// B.3 Output OFF....
CLINEA 0000H 0001H 036CH 0002H 0021H
	rb	0f258h.3

;;	PB4D = 0;		// B.4 Output OFF....
CLINEA 0000H 0001H 036DH 0002H 0021H
	rb	0f258h.4

;;	PB5D = 0;		// B.5 Output OFF....
CLINEA 0000H 0001H 036EH 0002H 0021H
	rb	0f258h.5

;;	PB6D = 0;		// B.6 Output OFF....
CLINEA 0000H 0001H 036FH 0002H 0021H
	rb	0f258h.6

;;	PB7D = 0;		// B.7 Output OFF....
CLINEA 0000H 0001H 0370H 0002H 0021H
	rb	0f258h.7

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 0372H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 228 2 884
CLINEA 0000H 0001H 0374H 0001H 0001H
CBLOCKEND 228 1 884
CFUNCTIONEND 228


	rseg $$PortC_Low$main
CFUNCTION 229

_PortC_Low	:
CBLOCK 229 1 890

;;void PortC_Low(void){
CLINEA 0000H 0001H 037AH 0001H 0015H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 229 2 890

;;	PC0DIR = 0;		// PortC Bit0 set to Output Mode...
CLINEA 0000H 0001H 0384H 0002H 0031H
	rb	0f261h.0

;;	PC1DIR = 0;		// PortC Bit1 set to Output Mode...
CLINEA 0000H 0001H 0385H 0002H 0031H
	rb	0f261h.1

;;	PC2DIR = 0;		// PortC Bit2 set to Output Mode...
CLINEA 0000H 0001H 0386H 0002H 0031H
	rb	0f261h.2

;;	PC3DIR = 0;		// PortC Bit3 set to Output Mode...
CLINEA 0000H 0001H 0387H 0002H 0031H
	rb	0f261h.3

;;	PC0C1  = 1;		// PortC Bit0 set to CMOS Output...
CLINEA 0000H 0001H 038BH 0002H 0031H
	sb	0f263h.0

;;	PC0C0  = 1;		
CLINEA 0000H 0001H 038CH 0002H 000EH
	sb	0f262h.0

;;	PC1C1  = 1;		// PortC Bit1 set to CMOS Output...
CLINEA 0000H 0001H 038DH 0002H 0031H
	sb	0f263h.1

;;	PC1C0  = 1;	
CLINEA 0000H 0001H 038EH 0002H 000DH
	sb	0f262h.1

;;	PC2C1  = 1;		// PortC Bit2 set to CMOS Output...
CLINEA 0000H 0001H 038FH 0002H 0031H
	sb	0f263h.2

;;	PC2C0  = 1;	
CLINEA 0000H 0001H 0390H 0002H 000DH
	sb	0f262h.2

;;	PC3C1  = 1;		// PortC Bit3 set to CMOS Output...
CLINEA 0000H 0001H 0391H 0002H 0031H
	sb	0f263h.3

;;	PC3C0  = 1;		
CLINEA 0000H 0001H 0392H 0002H 000EH
	sb	0f262h.3

;;	PC0MD1  = 0;	// PortC Bit0 set to General Purpose Output...
CLINEA 0000H 0001H 0395H 0002H 003CH
	rb	0f265h.0

;;	PC0MD0  = 0;	
CLINEA 0000H 0001H 0396H 0002H 000EH
	rb	0f264h.0

;;	PC1MD1  = 0;	// PortC Bit1 set to General Purpose Output...
CLINEA 0000H 0001H 0397H 0002H 003CH
	rb	0f265h.1

;;	PC1MD0  = 0;	
CLINEA 0000H 0001H 0398H 0002H 000EH
	rb	0f264h.1

;;	PC2MD1  = 0;	// PortC Bit2 set to General Purpose Output...
CLINEA 0000H 0001H 0399H 0002H 003CH
	rb	0f265h.2

;;	PC2MD0  = 0;	
CLINEA 0000H 0001H 039AH 0002H 000EH
	rb	0f264h.2

;;	PC3MD1  = 0;	// PortC Bit3 set to General Purpose Output...
CLINEA 0000H 0001H 039BH 0002H 003CH
	rb	0f265h.3

;;	PC3MD0  = 0;	
CLINEA 0000H 0001H 039CH 0002H 000EH
	rb	0f264h.3

;;	PC0D = 0;		// C.0 Output OFF....
CLINEA 0000H 0001H 039FH 0002H 0021H
	rb	0f260h.0

;;	PC1D = 0;		// C.1 Output OFF....
CLINEA 0000H 0001H 03A0H 0002H 0021H
	rb	0f260h.1

;;	PC2D = 0;		// C.2 Output OFF....
CLINEA 0000H 0001H 03A1H 0002H 0021H
	rb	0f260h.2

;;	PC3D = 0;		// C.3 Output OFF....
CLINEA 0000H 0001H 03A2H 0002H 0021H
	rb	0f260h.3

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 03A4H 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 229 2 934
CLINEA 0000H 0001H 03A6H 0001H 0001H
CBLOCKEND 229 1 934
CFUNCTIONEND 229


	rseg $$PortA_Digital_Inputs$main
CFUNCTION 230

_PortA_Digital_Inputs	:
CBLOCK 230 1 940

;;void PortA_Digital_Inputs(void){
CLINEA 0000H 0001H 03ACH 0001H 0020H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 230 2 940

;;	PA0DIR = 1;		// PortA Bit0 set to Input Mode...
CLINEA 0000H 0001H 03B6H 0002H 0030H
	sb	0f251h.0

;;	PA1DIR = 1;		// PortA Bit1 set to Input Mode...
CLINEA 0000H 0001H 03B7H 0002H 0030H
	sb	0f251h.1

;;	PA2DIR = 1;		// PortA Bit2 set to Input Mode...
CLINEA 0000H 0001H 03B8H 0002H 0030H
	sb	0f251h.2

;;	PA0C1  = 1;		// PortA Bit0 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 03BCH 0002H 0041H
	sb	0f253h.0

;;	PA0C0  = 0;		
CLINEA 0000H 0001H 03BDH 0002H 000EH
	rb	0f252h.0

;;	PA1C1  = 1;		// PortA Bit1 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 03BEH 0002H 0041H
	sb	0f253h.1

;;	PA1C0  = 0;	
CLINEA 0000H 0001H 03BFH 0002H 000DH
	rb	0f252h.1

;;	PA2C1  = 1;		// PortA Bit2 set to Input with Pull-Up Resistor...
CLINEA 0000H 0001H 03C0H 0002H 0041H
	sb	0f253h.2

;;	PA2C0  = 0;	
CLINEA 0000H 0001H 03C1H 0002H 000DH
	rb	0f252h.2

;;	PA0MD1  = 0;	// PortA Bit0 set to General Purpose I/O...
CLINEA 0000H 0001H 03C4H 0002H 0039H
	rb	0f255h.0

;;	PA0MD0  = 0;	
CLINEA 0000H 0001H 03C5H 0002H 000EH
	rb	0f254h.0

;;	PA1MD1  = 0;	// PortA Bit1 set to General Purpose I/O...
CLINEA 0000H 0001H 03C6H 0002H 0039H
	rb	0f255h.1

;;	PA1MD0  = 0;	
CLINEA 0000H 0001H 03C7H 0002H 000EH
	rb	0f254h.1

;;	PA2MD1  = 0;	// PortA Bit2 set to General Purpose I/O...
CLINEA 0000H 0001H 03C8H 0002H 0039H
	rb	0f255h.2

;;	PA2MD0  = 0;	
CLINEA 0000H 0001H 03C9H 0002H 000EH
	rb	0f254h.2

;;	main_clrWDT(); 	// Clear WDT
CLINEA 0000H 0001H 03CBH 0002H 001DH
	b	_main_clrWDT
CBLOCKEND 230 2 973
CLINEA 0000H 0001H 03CDH 0001H 0001H
CBLOCKEND 230 1 973
CFUNCTIONEND 230


	rseg $$PWM_B0_ON$main
CFUNCTION 225

_PWM_B0_ON	:
CBLOCK 225 1 979

;;void PWM_B0_ON(int myPeriod, int myDutyCycle){
CLINEA 0000H 0001H 03D3H 0001H 002EH
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 225 2 979
CARGUMENT 47H 0002H 0024H "myPeriod" 02H 00H 01H
CARGUMENT 47H 0002H 0025H "myDutyCycle" 02H 00H 01H

;;			PWCP = myPeriod;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
CLINEA 0000H 0001H 03D7H 0004H 0084H
	st	er0,	0f910h

;;			PWCD =    myDutyCycle;		//12    ~  0.25% duty cycle @ 160Hz
CLINEA 0000H 0001H 03DFH 0004H 003EH
	st	er2,	0f912h

;;		PCRUN = 1;		// TURN PWM ON
CLINEA 0000H 0001H 03E1H 0003H 001CH
	sb	0f917h.0
CBLOCKEND 225 2 995

;;}//END PWM_B0_ON Function
CLINEA 0000H 0001H 03E3H 0001H 0019H
	rt
CBLOCKEND 225 1 995
CFUNCTIONEND 225


	rseg $$PinB0_PWM$main
CFUNCTION 231

_PinB0_PWM	:
CBLOCK 231 1 1003

;;void PinB0_PWM(void){
CLINEA 0000H 0001H 03EBH 0001H 0015H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 231 2 1003

;;	PB0DIR = 0;		// PortB Bit0 set to Output Mode...
CLINEA 0000H 0001H 03F7H 0002H 0031H
	rb	0f259h.0

;;	PB0C1  = 1;		// PortB Bit0 set to CMOS Output...
CLINEA 0000H 0001H 03FAH 0002H 0031H
	sb	0f25bh.0

;;	PB0C0  = 1;		
CLINEA 0000H 0001H 03FBH 0002H 000EH
	sb	0f25ah.0

;;	PB0MD1  = 0;	// PortB Bit0 set to PWM Output (0,1)...
CLINEA 0000H 0001H 03FEH 0002H 0036H
	rb	0f25dh.0

;;	PB0MD0  = 1;	
CLINEA 0000H 0001H 03FFH 0002H 000EH
	sb	0f25ch.0

;;	PCCS1 = 0;	//00= LS; 01=HS; 10=PLL
CLINEA 0000H 0001H 0403H 0002H 0023H
	rb	0f916h.1

;;	PCCS0 = 1;
CLINEA 0000H 0001H 0404H 0002H 000BH
	sb	0f916h.0

;;	PWCP = 4250;		// Init Period to (1=255kHz; 10=46kHz; 50=10kHz; 200=2.5kH; ; 3185 = 160Hz; 3400=150Hz; 4250=120Hz; 5000=102Hz)
CLINEA 0000H 0001H 0407H 0002H 007EH
	mov	r0,	#09ah
	mov	r1,	#010h
	st	er0,	0f910h

;;	PWCD =    12;		//12    ~  0.25% duty cycle @ 160Hz
CLINEA 0000H 0001H 0411H 0002H 0033H
	mov	er0,	#12
	st	er0,	0f912h

;;	PCRUN = 0;		// OFF to start
CLINEA 0000H 0001H 0413H 0002H 001CH
	rb	0f917h.0
CBLOCKEND 231 2 1045

;;}
CLINEA 0000H 0001H 0415H 0001H 0001H
	rt
CBLOCKEND 231 1 1045
CFUNCTIONEND 231


	rseg $$_funcUartFin$main
CFUNCTION 236

__funcUartFin	:
CBLOCK 236 1 1133

;;{
CLINEA 0000H 0001H 046DH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 236 2 1133
CRET 0000H
CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H

;;	uart_continue();						// Function in UART.c: process to continue send & receive...
CLINEA 0000H 0001H 046EH 0002H 0053H
	bl	_uart_continue

;;	_flgUartFin = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 046FH 0002H 0026H
	mov	r0,	#01h
	st	r0,	NEAR __flgUartFin

;;	main_reqNotHalt();						// uncommented 5/2/2013
CLINEA 0000H 0001H 0470H 0002H 0030H
	bl	_main_reqNotHalt
CBLOCKEND 236 2 1137

;;}
CLINEA 0000H 0001H 0471H 0001H 0001H
	pop	pc
CBLOCKEND 236 1 1137
CFUNCTIONEND 236


	rseg $$_funcI2CFin$main
CFUNCTION 238

__funcI2CFin	:
CBLOCK 238 1 1148

;;{
CLINEA 0000H 0001H 047CH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 238 2 1148
CRET 0000H
CARGUMENT 46H 0002H 0000H "size" 02H 00H 01H
CARGUMENT 46H 0001H 0000H "errStat" 02H 00H 00H

;;	i2c_continue();							// Function in UART.c: process to continue send & receive...
CLINEA 0000H 0001H 047DH 0002H 0053H
	bl	_i2c_continue

;;	_flgI2CFin = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 047EH 0002H 0025H
	mov	r0,	#01h
	st	r0,	NEAR __flgI2CFin

;;	main_reqNotHalt();						// uncommented 5/2/2013
CLINEA 0000H 0001H 047FH 0002H 0030H
	bl	_main_reqNotHalt
CBLOCKEND 238 2 1152

;;}
CLINEA 0000H 0001H 0480H 0001H 0001H
	pop	pc
CBLOCKEND 238 1 1152
CFUNCTIONEND 238


	rseg $$_intI2c$main
CFUNCTION 240

__intI2c	:
CBLOCK 240 1 1162

;;{
CLINEA 0000H 0001H 048AH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 240 2 1162
CRET 0000H

;;	(void)i2c_continue();
CLINEA 0000H 0001H 048BH 0002H 0016H
	bl	_i2c_continue

;;	main_reqNotHalt();
CLINEA 0000H 0001H 048CH 0002H 0013H
	bl	_main_reqNotHalt
CBLOCKEND 240 2 1165

;;}
CLINEA 0000H 0001H 048DH 0001H 0001H
	pop	pc
CBLOCKEND 240 1 1165
CFUNCTIONEND 240


	rseg $$_intADC$main
CFUNCTION 241

__intADC	:
CBLOCK 241 1 1175

;;{
CLINEA 0000H 0001H 0497H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 241 2 1175

;;	_flgADCFin = 1;
CLINEA 0000H 0001H 0498H 0002H 0010H
	mov	r0,	#01h
	st	r0,	NEAR __flgADCFin
CBLOCKEND 241 2 1177

;;}
CLINEA 0000H 0001H 0499H 0001H 0001H
	rt
CBLOCKEND 241 1 1177
CFUNCTIONEND 241


	rseg $$main_reqNotHalt$main
CFUNCTION 232

_main_reqNotHalt	:
CBLOCK 232 1 1187

;;{
CLINEA 0000H 0001H 04A3H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 232 2 1187

;;	_reqNotHalt = (unsigned char)FLG_SET;
CLINEA 0000H 0001H 04A4H 0002H 0026H
	mov	r0,	#01h
	st	r0,	NEAR __reqNotHalt
CBLOCKEND 232 2 1189

;;}
CLINEA 0000H 0001H 04A5H 0001H 0001H
	rt
CBLOCKEND 232 1 1189
CFUNCTIONEND 232


	rseg $$_intUart$main
CFUNCTION 237

__intUart	:
CBLOCK 237 1 1199

;;{
CLINEA 0000H 0001H 04AFH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 237 2 1199

;;	uart_continue(); 	//in UART.c: process to continue send and receive...
CLINEA 0000H 0001H 04B0H 0002H 0047H
	b	_uart_continue
CBLOCKEND 237 2 1201
CLINEA 0000H 0001H 04B1H 0001H 0001H
CBLOCKEND 237 1 1201
CFUNCTIONEND 237


	rseg $$TBC_ISR$main
CFUNCTION 242

_TBC_ISR	:
CBLOCK 242 1 1209

;;{
CLINEA 0000H 0001H 04B9H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 242 2 1209

;;	tb_setHtbdiv( (unsigned char)TB_HTD_1_1 ); //Set the ratio of dividing frequency of the time base counter
CLINEA 0000H 0000H 0041H 0002H 000DH
	mov	r0,	#0fh
	st	r0,	0f00bh
CBLOCKEND 242 2 1213

;;}
CLINEA 0000H 0001H 04BDH 0001H 0001H
	rt
CBLOCKEND 242 1 1213
CFUNCTIONEND 242


	rseg $$TMR89_ISR$main
CFUNCTION 243

_TMR89_ISR	:
CBLOCK 243 1 1219

;;{
CLINEA 0000H 0001H 04C3H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 243 2 1219
CRET 0000H

;;	tm_init(TM_CH_NO_89);
CLINEA 0000H 0001H 04C6H 0002H 0016H
	mov	r0,	#00h
	bl	_tm_init

;;	tm_start89();		//Clear & Restart Timer...
CLINEA 0000H 0001H 00CAH 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e1h

;;	tm_start89();		//Clear & Restart Timer...
CLINEA 0000H 0000H 00CBH 0002H 000BH
	sb	0f8e3h.0
CBLOCKEND 243 2 1224

;;}
CLINEA 0000H 0001H 04C8H 0001H 0001H
	pop	pc
CBLOCKEND 243 1 1224
CFUNCTIONEND 243


	rseg $$TMRAB_ISR$main
CFUNCTION 244

_TMRAB_ISR	:
CBLOCK 244 1 1230

;;{
CLINEA 0000H 0001H 04CEH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 244 2 1230
CRET 0000H

;;	tm_init(TM_CH_NO_AB);
CLINEA 0000H 0001H 04D1H 0002H 0016H
	mov	r0,	#01h
	bl	_tm_init

;;	tm_startAB();		//Clear & Restart Timer...
CLINEA 0000H 0001H 00D1H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f8e9h

;;	tm_startAB();		//Clear & Restart Timer...
CLINEA 0000H 0000H 00D2H 0002H 000BH
	sb	0f8ebh.0
CBLOCKEND 244 2 1235

;;}
CLINEA 0000H 0001H 04D3H 0001H 0001H
	pop	pc
CBLOCKEND 244 1 1235
CFUNCTIONEND 244


	rseg $$TMREF_ISR$main
CFUNCTION 245

_TMREF_ISR	:
CBLOCK 245 1 1241

;;{
CLINEA 0000H 0001H 04D9H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

	push	lr
CBLOCK 245 2 1241
CRET 0000H

;;	tm_init(TM_CH_NO_EF);
CLINEA 0000H 0001H 04DCH 0002H 0016H
	mov	r0,	#02h
	bl	_tm_init

;;	tm_startEF();		//Clear & Restart Timer...
CLINEA 0000H 0001H 00D8H 0002H 000AH
	mov	r0,	#00h
	st	r0,	0f361h

;;	tm_startEF();		//Clear & Restart Timer...
CLINEA 0000H 0000H 00D9H 0002H 000BH
	sb	0f363h.0
CBLOCKEND 245 2 1246

;;}
CLINEA 0000H 0001H 04DEH 0001H 0001H
	pop	pc
CBLOCKEND 245 1 1246
CFUNCTIONEND 245


	rseg $$ExtInt_ISR$main
CFUNCTION 246

_ExtInt_ISR	:
CBLOCK 246 1 1253

;;{
CLINEA 0000H 0001H 04E5H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
;;*****************************************

CBLOCK 246 2 1253
CBLOCKEND 246 2 1257

;;}
CLINEA 0000H 0001H 04E9H 0001H 0001H
	rt
CBLOCKEND 246 1 1257
CFUNCTIONEND 246


	rseg $$NOPx$main
CFUNCTION 224

_NOPx	:
CBLOCK 224 1 1262

;;{
CLINEA 0000H 0001H 04EEH 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_ONCNT$0	set	-2
	_xxx$2	set	-4
;;*****************************************

	push	fp
	mov	fp,	sp
	add	sp,	#-04
	push	er8
	mov	er8,	er0
CBLOCK 224 2 1262
CARGUMENT 46H 0002H 0028H "MyCount" 02H 00H 01H
CLOCAL 42H 0002H 0002H 0002H "ONCNT" 02H 00H 01H
CLOCAL 42H 0002H 0004H 0002H "xxx" 02H 00H 01H

;;unsigned int ONCNT = 0;
CLINEA 0000H 0001H 04EFH 0001H 0017H
	mov	er0,	#0 
	st	er0,	_ONCNT$0[fp]

;;xxx = MyCount;
CLINEA 0000H 0001H 04F2H 0001H 000EH
	st	er8,	_xxx$2[fp]

;;	while(ONCNT < xxx) {	// NOP for "xxx" Cycles
CLINEA 0000H 0001H 04F4H 0002H 002DH
	bal	_$L116
_$L118 :
CBLOCK 224 3 1268

;;		ONCNT++;
CLINEA 0000H 0000H 04F5H 0003H 000AH
	add	er0,	#1 
	st	er0,	_ONCNT$0[fp]
CBLOCKEND 224 3 1270

;;	}
CLINEA 0000H 0000H 04F6H 0002H 0002H
_$L116 :

;;	while(ONCNT < xxx) {	// NOP for "xxx" Cycles
CLINEA 0000H 0000H 04F4H 0000H 0000H
	l	er2,	_xxx$2[fp]
	cmp	er0,	er2
	blt	_$L118
CBLOCKEND 224 2 1272

;;}
CLINEA 0000H 0001H 04F8H 0001H 0001H
	pop	er8
	mov	sp,	fp
	pop	fp
	rt
CBLOCKEND 224 1 1272
CFUNCTIONEND 224


	rseg $$UART_TX_TEST$main
CFUNCTION 248

_UART_TX_TEST	:
CBLOCK 248 1 1289

;;{
CLINEA 0000H 0001H 0509H 0001H 0001H
;;*****************************************
;;	register/stack information
;;*****************************************
	_UARTStartupMessage$0	set	-26
;;*****************************************

	push	lr
	push	fp
	mov	fp,	sp
	add	sp,	#-026
CBLOCK 248 2 1289
CRET 001CH
CLOCAL 42H 001AH 001AH 0002H "UARTStartupMessage" 05H 01H 1AH 00H 00H 00H

;;		unsigned char UARTStartupMessage[26] = {"ML610Q111 UART - TX Demo: "};
CLINEA 0000H 0001H 050BH 0003H 0048H
	mov	r0,	#04dh
	st	r0,	_UARTStartupMessage$0[fp]
	mov	r0,	#04ch
	st	r0,	_UARTStartupMessage$0+01h[fp]
	mov	r0,	#036h
	st	r0,	_UARTStartupMessage$0+02h[fp]
	mov	r0,	#031h
	st	r0,	_UARTStartupMessage$0+03h[fp]
	mov	r0,	#030h
	st	r0,	_UARTStartupMessage$0+04h[fp]
	mov	r0,	#051h
	st	r0,	_UARTStartupMessage$0+05h[fp]
	mov	r0,	#031h
	st	r0,	_UARTStartupMessage$0+06h[fp]
	st	r0,	_UARTStartupMessage$0+07h[fp]
	st	r0,	_UARTStartupMessage$0+08h[fp]
	mov	r0,	#020h
	st	r0,	_UARTStartupMessage$0+09h[fp]
	mov	r0,	#055h
	st	r0,	_UARTStartupMessage$0+0ah[fp]
	mov	r0,	#041h
	st	r0,	_UARTStartupMessage$0+0bh[fp]
	mov	r0,	#052h
	st	r0,	_UARTStartupMessage$0+0ch[fp]
	mov	r0,	#054h
	st	r0,	_UARTStartupMessage$0+0dh[fp]
	mov	r0,	#020h
	st	r0,	_UARTStartupMessage$0+0eh[fp]
	mov	r0,	#02dh
	st	r0,	_UARTStartupMessage$0+0fh[fp]
	mov	r0,	#020h
	st	r0,	_UARTStartupMessage$0+010h[fp]
	mov	r0,	#054h
	st	r0,	_UARTStartupMessage$0+011h[fp]
	mov	r0,	#058h
	st	r0,	_UARTStartupMessage$0+012h[fp]
	mov	r0,	#020h
	st	r0,	_UARTStartupMessage$0+013h[fp]
	mov	r0,	#044h
	st	r0,	_UARTStartupMessage$0+014h[fp]
	mov	r0,	#065h
	st	r0,	_UARTStartupMessage$0+015h[fp]
	mov	r0,	#06dh
	st	r0,	_UARTStartupMessage$0+016h[fp]
	mov	r0,	#06fh
	st	r0,	_UARTStartupMessage$0+017h[fp]
	mov	r0,	#03ah
	st	r0,	_UARTStartupMessage$0+018h[fp]
	mov	r0,	#020h
	st	r0,	_UARTStartupMessage$0+019h[fp]

;;		_flgUartFin = 0;
CLINEA 0000H 0001H 050EH 0003H 0012H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;		uart_stop();
CLINEA 0000H 0001H 050FH 0003H 000EH
	bl	_uart_stop

;;		uart_startSend(UARTStartupMessage, 26, _funcUartFin);
CLINEA 0000H 0001H 0510H 0003H 0037H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#26
	mov	er0,	fp
	add	er0,	#-26
	bl	_uart_startSend
	add	sp,	#2 

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0511H 0001H 0001H
	bal	_$L126

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0511H 0003H 001AH
_$L124 :
CBLOCK 248 3 1297

;;			main_clrWDT(); 
CLINEA 0000H 0001H 0512H 0004H 0012H
	bl	_main_clrWDT
CBLOCKEND 248 3 1299

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 0511H 0001H 0001H
_$L126 :
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L124
CBLOCKEND 248 2 1304

;;}
CLINEA 0000H 0001H 0518H 0001H 0001H
	mov	sp,	fp
	pop	fp
	pop	pc
CBLOCKEND 248 1 1304
CFUNCTIONEND 248


	rseg $$UART_RX_TEST$main
CFUNCTION 249

_UART_RX_TEST	:
CBLOCK 249 1 1308

;;void UART_RX_TEST(void){
CLINEA 0000H 0001H 051CH 0001H 0018H
;;*****************************************
;;	register/stack information
;;*****************************************
	_MyRx$0	set	-1
;;*****************************************

	push	lr
	push	fp
	mov	fp,	sp
	add	sp,	#-02
CBLOCK 249 2 1308
CRET 0004H
CLOCAL 42H 0001H 0001H 0002H "MyRx" 05H 01H 01H 00H 00H 00H
CLOCAL 4BH 0002H 0000H 0002H "i" 02H 00H 01H
	mov	r0,	#020h
	st	r0,	_MyRx$0[fp]

;;		_flgUartFin = 0;
CLINEA 0000H 0001H 0529H 0003H 0012H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;		uart_stop();
CLINEA 0000H 0001H 052AH 0003H 000EH
	bl	_uart_stop

;;		uart_startReceive(MyRx, 1, _funcUartFin);	// RX!
CLINEA 0000H 0001H 052BH 0003H 0032H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#1 
	mov	er0,	fp
	add	er0,	#-1
	bl	_uart_startReceive
	add	sp,	#2 

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 052CH 0001H 0001H
	bal	_$L144

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 052CH 0003H 001AH
_$L136 :
CBLOCK 249 4 1324

;;			main_clrWDT();	
CLINEA 0000H 0001H 052DH 0004H 0012H
	bl	_main_clrWDT
CBLOCKEND 249 4 1327

;;		while(_flgUartFin != 1){
CLINEA 0000H 0000H 052CH 0001H 0001H
_$L144 :
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L136

;;		if(MyRx[0] != 0x20){			
CLINEA 0000H 0001H 0532H 0003H 0019H
	l	r0,	_MyRx$0[fp]
	cmp	r0,	#020h
	beq	_$L141
CBLOCK 249 5 1330

;;			_flgUartFin = 0;
CLINEA 0000H 0001H 0534H 0004H 0013H
	mov	r0,	#00h
	st	r0,	NEAR __flgUartFin

;;			uart_stop();
CLINEA 0000H 0001H 0535H 0004H 000FH
	bl	_uart_stop

;;			uart_startSend(MyRx, 1, _funcUartFin);	// TX!
CLINEA 0000H 0001H 0536H 0004H 0030H
	mov	r0,	#BYTE1 OFFSET __funcUartFin
	mov	r1,	#BYTE2 OFFSET __funcUartFin
	push	er0
	mov	er2,	#1 
	mov	er0,	fp
	add	er0,	#-1
	bl	_uart_startSend
	add	sp,	#2 

;;			while(_flgUartFin != 1){
CLINEA 0000H 0000H 0537H 0001H 0001H
	bal	_$L145

;;			while(_flgUartFin != 1){
CLINEA 0000H 0000H 0537H 0004H 001BH
_$L142 :
CBLOCK 249 6 1335

;;				main_clrWDT(); 
CLINEA 0000H 0001H 0538H 0005H 0013H
	bl	_main_clrWDT
CBLOCKEND 249 6 1337

;;			while(_flgUartFin != 1){
CLINEA 0000H 0000H 0537H 0001H 0001H
_$L145 :
	l	r0,	NEAR __flgUartFin
	cmp	r0,	#01h
	bne	_$L142

;;			}
CLINEA 0000H 0000H 0539H 0004H 0004H
_$L141 :
CBLOCKEND 249 5 1338
CBLOCKEND 249 2 1341

;;}
CLINEA 0000H 0001H 053DH 0001H 0001H
	mov	sp,	fp
	pop	fp
	pop	pc
CBLOCKEND 249 1 1341
CFUNCTIONEND 249

	public _feram_init
	public _feram_write
	public _feram_continue
	public _main_clrWDT
	public _main_reqNotHalt
	public _NOPx
	public _UART_RX_TEST
	public _feram_getStatus
	public _UART_TX_TEST
	public _PWM_B0_ON
	public _PortA_Digital_Inputs
	public _main
	public _PortC_Low
	public _feram_read
	public _PortB_Low
	public _PortA_Low
	public _analog_comparator
	public _feram_stop
	public _PinB0_PWM
	__flgUartFin comm data 01h #00h
	__flgI2CFin comm data 01h #00h
	__reqNotHalt comm data 01h #00h
	__flgADCFin comm data 01h #00h
	extrn code near : _uart_PortSet
	extrn code near : _i2c_stop
	extrn code near : _i2c_startReceive
	extrn code near : _uart_startReceive
	extrn code near : _uart_init
	extrn code near : _i2c_continue
	extrn code near : _irq_di
	extrn code near : _irq_ei
	extrn code near : _irq_setHdr
	extrn code near : _uart_stop
	extrn code near : _uart_startSend
	extrn code near : _i2c_startSend
	extrn code near : _uart_continue
	extrn code near : _i2c_init
	extrn code near : _tm_init
	extrn code : $$start_up

	cseg #00h at 02h
	dw	$$start_up

	rseg $$NTABferam_continue$main
_$M4 :
	dw	_$L51
	dw	_$S45
	dw	_$L51
	dw	_$S50
	dw	_$L51
	dw	_$S49
	dw	_$L51

	rseg $$NTAB_i2cFin$main
_$M9 :
	dw	_$L83
	dw	_$L83
	dw	_$S65
	dw	_$L83
	dw	_$S72
	dw	_$L83
	dw	_$S79

	rseg $$NINITTAB
	db	00h
	db	00h
	dw	00h
	dw	00h
	dw	00h
	dw	00h
	dw	00h
	dw	00h

	rseg $$TAB_uartSetParam$main
__uartSetParam :
	dw	02580h
	dw	00h
	db	00h
	db	02h
	db	00h
	db	00h
	db	00h
	align

	rseg $$NINITVAR
__gsCtrlParam :
	ds	0eh

	end
