# 1 "..\\Driver\\APM32E030_StdPeriphDriver\\src\\apm32e030_tmr.c"























 

# 1 "..\\Driver\\APM32E030_StdPeriphDriver\\inc\\apm32e030_tmr.h"























 








# 1 "..\\Src\\apm32e030.h"

























 

 









 






 











 



 




 


 


 







 



 

 
# 95 "..\\Src\\apm32e030.h"

 



 

 

 

 

 

 




 
typedef enum
{
     
    NonMaskableInt_IRQn         = -14,     
    HardFault_IRQn              = -13,     
    SVC_IRQn                    = -5,      
    PendSV_IRQn                 = -2,      
    SysTick_IRQn                = -1,      

     
    WWDT_IRQn                   =  0,      
    RTC_IRQn                    =  2,      
    FLASH_IRQn                  =  3,      
    RCM_IRQn                    =  4,      
    EINT0_1_IRQn                =  5,      
    EINT2_3_IRQn                =  6,      
    EINT4_15_IRQn               =  7,      
    DMA1_CH1_IRQn               =  9,      
    DMA1_CH2_3_IRQn             = 10,      
    DMA1_CH4_5_IRQn             = 11,      
    ADC1_IRQn                   = 12,      
    TMR1_BRK_UP_TRG_COM_IRQn    = 13,      
    TMR1_CC_IRQn                = 14,      
    TMR3_IRQn                   = 16,      
    TMR6_IRQn                   = 17,      
    TMR14_IRQn                  = 19,      
    TMR15_IRQn                  = 20,      
    TMR16_IRQn                  = 21,      
    TMR17_IRQn                  = 22,      
    I2C1_IRQn                   = 23,      
    I2C2_IRQn                   = 24,      
    SPI1_IRQn                   = 25,      
    SPI2_IRQn                   = 26,      
    USART1_IRQn                 = 27,      
    USART2_IRQn                 = 28,      
} IRQn_Type;

 

 

# 1 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"
 




 
















 










# 1 "C:\\Keil_v5\\ARM\\ARMCC\\Bin\\..\\include\\stdint.h"
 
 





 









     
# 27 "C:\\Keil_v5\\ARM\\ARMCC\\Bin\\..\\include\\stdint.h"
     











# 46 "C:\\Keil_v5\\ARM\\ARMCC\\Bin\\..\\include\\stdint.h"





 

     

     
typedef   signed          char int8_t;
typedef   signed short     int int16_t;
typedef   signed           int int32_t;
typedef   signed       __int64 int64_t;

     
typedef unsigned          char uint8_t;
typedef unsigned short     int uint16_t;
typedef unsigned           int uint32_t;
typedef unsigned       __int64 uint64_t;

     

     
     
typedef   signed          char int_least8_t;
typedef   signed short     int int_least16_t;
typedef   signed           int int_least32_t;
typedef   signed       __int64 int_least64_t;

     
typedef unsigned          char uint_least8_t;
typedef unsigned short     int uint_least16_t;
typedef unsigned           int uint_least32_t;
typedef unsigned       __int64 uint_least64_t;

     

     
typedef   signed           int int_fast8_t;
typedef   signed           int int_fast16_t;
typedef   signed           int int_fast32_t;
typedef   signed       __int64 int_fast64_t;

     
typedef unsigned           int uint_fast8_t;
typedef unsigned           int uint_fast16_t;
typedef unsigned           int uint_fast32_t;
typedef unsigned       __int64 uint_fast64_t;

     




typedef   signed           int intptr_t;
typedef unsigned           int uintptr_t;


     
typedef   signed     long long intmax_t;
typedef unsigned     long long uintmax_t;




     

     





     





     





     

     





     





     





     

     





     





     





     

     






     






     






     

     


     


     


     

     
# 216 "C:\\Keil_v5\\ARM\\ARMCC\\Bin\\..\\include\\stdint.h"

     



     






     
    
 



# 241 "C:\\Keil_v5\\ARM\\ARMCC\\Bin\\..\\include\\stdint.h"

     







     










     











# 305 "C:\\Keil_v5\\ARM\\ARMCC\\Bin\\..\\include\\stdint.h"






 
# 35 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"

















 




 



 

# 1 "..\\Driver\\CMSIS\\Include\\cmsis_version.h"
 




 
















 










 
# 64 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"
 
 









 







# 114 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"

# 1 "..\\Driver\\CMSIS\\Include\\cmsis_compiler.h"
 




 
















 




# 29 "..\\Driver\\CMSIS\\Include\\cmsis_compiler.h"



 
# 1 "..\\Driver\\CMSIS\\Include\\cmsis_armcc.h"
 




 
















 









 













   
   
   

 




 
# 111 "..\\Driver\\CMSIS\\Include\\cmsis_armcc.h"

 





















 



 




 






 







 






 








 






 






 








 








 

__attribute__((section(".rev16_text"))) static __inline __asm uint32_t __REV16(uint32_t value)
{
  rev16 r0, r0
  bx lr
}








 

__attribute__((section(".revsh_text"))) static __inline __asm int16_t __REVSH(int16_t value)
{
  revsh r0, r0
  bx lr
}









 









 








 




__attribute__((always_inline)) static __inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;
  uint32_t s = (4U   * 8U) - 1U;  

  result = value;                       
  for (value >>= 1U; value != 0U; value >>= 1U)
  {
    result <<= 1U;
    result |= value & 1U;
    s--;
  }
  result <<= s;                         
  return result;
}








 



# 473 "..\\Driver\\CMSIS\\Include\\cmsis_armcc.h"







 
__attribute__((always_inline)) static __inline int32_t __SSAT(int32_t val, uint32_t sat)
{
  if ((sat >= 1U) && (sat <= 32U))
  {
    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
    const int32_t min = -1 - max ;
    if (val > max)
    {
      return max;
    }
    else if (val < min)
    {
      return min;
    }
  }
  return val;
}







 
__attribute__((always_inline)) static __inline uint32_t __USAT(int32_t val, uint32_t sat)
{
  if (sat <= 31U)
  {
    const uint32_t max = ((1U << sat) - 1U);
    if (val > (int32_t)max)
    {
      return max;
    }
    else if (val < 0)
    {
      return 0U;
    }
  }
  return (uint32_t)val;
}




   


 



 





 
 






 
 





 
static __inline uint32_t __get_CONTROL(void)
{
  register uint32_t __regControl         __asm("control");
  return(__regControl);
}






 
static __inline void __set_CONTROL(uint32_t control)
{
  register uint32_t __regControl         __asm("control");
  __regControl = control;
  __isb(0xF);
}






 
static __inline uint32_t __get_IPSR(void)
{
  register uint32_t __regIPSR          __asm("ipsr");
  return(__regIPSR);
}






 
static __inline uint32_t __get_APSR(void)
{
  register uint32_t __regAPSR          __asm("apsr");
  return(__regAPSR);
}






 
static __inline uint32_t __get_xPSR(void)
{
  register uint32_t __regXPSR          __asm("xpsr");
  return(__regXPSR);
}






 
static __inline uint32_t __get_PSP(void)
{
  register uint32_t __regProcessStackPointer  __asm("psp");
  return(__regProcessStackPointer);
}






 
static __inline void __set_PSP(uint32_t topOfProcStack)
{
  register uint32_t __regProcessStackPointer  __asm("psp");
  __regProcessStackPointer = topOfProcStack;
}






 
static __inline uint32_t __get_MSP(void)
{
  register uint32_t __regMainStackPointer     __asm("msp");
  return(__regMainStackPointer);
}






 
static __inline void __set_MSP(uint32_t topOfMainStack)
{
  register uint32_t __regMainStackPointer     __asm("msp");
  __regMainStackPointer = topOfMainStack;
}






 
static __inline uint32_t __get_PRIMASK(void)
{
  register uint32_t __regPriMask         __asm("primask");
  return(__regPriMask);
}






 
static __inline void __set_PRIMASK(uint32_t priMask)
{
  register uint32_t __regPriMask         __asm("primask");
  __regPriMask = (priMask);
}


# 764 "..\\Driver\\CMSIS\\Include\\cmsis_armcc.h"






 
static __inline uint32_t __get_FPSCR(void)
{





   return(0U);

}






 
static __inline void __set_FPSCR(uint32_t fpscr)
{





  (void)fpscr;

}


 


 



 

# 885 "..\\Driver\\CMSIS\\Include\\cmsis_armcc.h"
 


# 35 "..\\Driver\\CMSIS\\Include\\cmsis_compiler.h"




 
# 280 "..\\Driver\\CMSIS\\Include\\cmsis_compiler.h"




# 116 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"

















 
# 160 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"

 






 
# 176 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"

 




 











 



 






 



 
typedef union
{
  struct
  {
    uint32_t _reserved0:28;               
    uint32_t V:1;                         
    uint32_t C:1;                         
    uint32_t Z:1;                         
    uint32_t N:1;                         
  } b;                                    
  uint32_t w;                             
} APSR_Type;

 















 
typedef union
{
  struct
  {
    uint32_t ISR:9;                       
    uint32_t _reserved0:23;               
  } b;                                    
  uint32_t w;                             
} IPSR_Type;

 






 
typedef union
{
  struct
  {
    uint32_t ISR:9;                       
    uint32_t _reserved0:15;               
    uint32_t T:1;                         
    uint32_t _reserved1:3;                
    uint32_t V:1;                         
    uint32_t C:1;                         
    uint32_t Z:1;                         
    uint32_t N:1;                         
  } b;                                    
  uint32_t w;                             
} xPSR_Type;

 





















 
typedef union
{
  struct
  {
    uint32_t nPRIV:1;                     
    uint32_t SPSEL:1;                     
    uint32_t _reserved1:30;               
  } b;                                    
  uint32_t w;                             
} CONTROL_Type;

 






 







 



 
typedef struct
{
  volatile uint32_t ISER[1U];                
        uint32_t RESERVED0[31U];
  volatile uint32_t ICER[1U];                
        uint32_t RESERVED1[31U];
  volatile uint32_t ISPR[1U];                
        uint32_t RESERVED2[31U];
  volatile uint32_t ICPR[1U];                
        uint32_t RESERVED3[31U];
        uint32_t RESERVED4[64U];
  volatile uint32_t IP[8U];                  
}  NVIC_Type;

 







 



 
typedef struct
{
  volatile const  uint32_t CPUID;                   
  volatile uint32_t ICSR;                    

  volatile uint32_t VTOR;                    



  volatile uint32_t AIRCR;                   
  volatile uint32_t SCR;                     
  volatile uint32_t CCR;                     
        uint32_t RESERVED1;
  volatile uint32_t SHP[2U];                 
  volatile uint32_t SHCSR;                   
} SCB_Type;

 















 




























 




 















 









 






 



 







 



 
typedef struct
{
  volatile uint32_t CTRL;                    
  volatile uint32_t LOAD;                    
  volatile uint32_t VAL;                     
  volatile const  uint32_t CALIB;                   
} SysTick_Type;

 












 



 



 









 

# 602 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"








 
 







 






 







 


 







 

 














 









 


 



 





 

# 701 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"
 





# 716 "..\\Driver\\CMSIS\\Include\\core_cm0plus.h"




 





 
 












 
static __inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __memory_changed();
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __memory_changed();
  }
}









 
static __inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}







 
static __inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __dsb(0xF);
    __isb(0xF);
  }
}









 
static __inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}







 
static __inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}







 
static __inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}










 
static __inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )]  = ((uint32_t)(((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )]  & ~(0xFFUL << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL))) |
       (((priority << (8U - 2)) & (uint32_t)0xFFUL) << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)));
  }
  else
  {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )] = ((uint32_t)(((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )] & ~(0xFFUL << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL))) |
       (((priority << (8U - 2)) & (uint32_t)0xFFUL) << ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)));
  }
}










 
static __inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[ ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )] >> ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) ) & (uint32_t)0xFFUL) >> (8U - 2)));
  }
  else
  {
    return((uint32_t)(((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )] >> ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) ) & (uint32_t)0xFFUL) >> (8U - 2)));
  }
}












 
static __inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);    
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(2)) ? (uint32_t)(2) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(2)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(2));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}












 
static __inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);    
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(2)) ? (uint32_t)(2) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(2)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(2));

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
}











 
static __inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{

  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  vectors[(int32_t)IRQn + 16] = vector;




   
}









 
static __inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{

  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  return vectors[(int32_t)IRQn + 16];




}





 
__declspec(noreturn) static __inline void __NVIC_SystemReset(void)
{
  __dsb(0xF);                                                          
 
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = ((0x5FAUL << 16U) |
                 (1UL << 2U));
  __dsb(0xF);                                                           

  for(;;)                                                            
  {
    __nop();
  }
}

 

 







 





 








 
static __inline uint32_t SCB_GetFPUType(void)
{
    return 0U;            
}


 



 





 













 
static __inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);                                                    
  }

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
  __NVIC_SetPriority (SysTick_IRQn, (1UL << 2) - 1UL);  
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
                   (1UL << 1U)   |
                   (1UL );                          
  return (0UL);                                                      
}



 










# 158 "..\\Src\\apm32e030.h"
# 1 "..\\Src\\system_apm32e030.h"

























 

 









 



 



 

 



 

 



 

 



 

 
extern uint32_t SystemCoreClock;

 



 

extern void SystemInit(void);
extern void SystemCoreClockUpdate(void);







 
 
 
# 159 "..\\Src\\apm32e030.h"
# 160 "..\\Src\\apm32e030.h"



 

typedef enum {FALSE, TRUE} BOOL;

enum {BIT_RESET, BIT_SET};

enum {RESET = 0, SET = !RESET};

enum {DISABLE = 0, ENABLE = !DISABLE};

enum {ERROR = 0, SUCCESS = !ERROR};

# 184 "..\\Src\\apm32e030.h"






#pragma anon_unions


 



 




 

typedef struct
{
     
    union
    {
        volatile uint32_t STS;

        struct
        {
            volatile uint32_t ADCRDYFLG  : 1;
            volatile uint32_t EOSMPFLG   : 1;
            volatile uint32_t EOCFLG     : 1;
            volatile uint32_t EOSEQFLG   : 1;
            volatile uint32_t OVREFLG    : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t AWDFLG     : 1;
            volatile const  uint32_t RESERVED2  : 24;
        } STS_B;
    } ;

     
    union
    {
        volatile uint32_t INT;

        struct
        {
            volatile uint32_t ADCRDYIEN  : 1;
            volatile uint32_t EOSMPIEN   : 1;
            volatile uint32_t EOCIEN     : 1;
            volatile uint32_t EOSEQIEN   : 1;
            volatile uint32_t OVRIEN     : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t AWDIEN     : 1;
            volatile const  uint32_t RESERVED2  : 24;
        } INT_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL;

        struct
        {
            volatile uint32_t ADCEN      : 1;
            volatile uint32_t ADCD       : 1;
            volatile uint32_t STARTCEN   : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t STOPCEN    : 1;
            volatile const  uint32_t RESERVED2  : 26;
            volatile uint32_t CAL        : 1;
        } CTRL_B;
    } ;

     
    union
    {
        volatile uint32_t CFG1;

        struct
        {
            volatile uint32_t DMAEN      : 1;
            volatile uint32_t DMACFG     : 1;
            volatile uint32_t SCANSEQDIR : 1;
            volatile uint32_t DATARESCFG : 2;
            volatile uint32_t DALIGCFG   : 1;
            volatile uint32_t EXTTRGSEL  : 3;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t EXTPOLSEL  : 2;
            volatile uint32_t OVRMAG     : 1;
            volatile uint32_t CMODESEL   : 1;
            volatile uint32_t WAITCEN    : 1;
            volatile uint32_t AOEN       : 1;
            volatile uint32_t DISCEN     : 1;
            volatile const  uint32_t RESERVED2  : 5;
            volatile uint32_t AWDCHEN    : 1;
            volatile uint32_t AWDEN      : 1;
            volatile const  uint32_t RESERVED3  : 2;
            volatile uint32_t AWDCHSEL   : 5;
            volatile const  uint32_t RESERVED4  : 1;
        } CFG1_B;
    } ;

     
    union
    {
        volatile uint32_t CFG2;

        struct
        {
            volatile const  uint32_t RESERVED1  : 30;
            volatile uint32_t CLKCFG     : 2;
        } CFG2_B;
    } ;

     
    union
    {
        volatile uint32_t SMPTIM;

        struct
        {
            volatile uint32_t SMPCYCSEL  : 3;
            volatile const  uint32_t RESERVED1  : 29;
        } SMPTIM_B;
    } ;
    volatile const  uint32_t  RESERVED[2];

     
    union
    {
        volatile uint32_t AWDT;

        struct
        {
            volatile uint32_t AWDLT      : 12;
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t AWDHT      : 12;
            volatile const  uint32_t RESERVED2  : 4;
        } AWDT_B;
    } ;
    volatile const  uint32_t  RESERVED1;

     
    union
    {
        volatile uint32_t CHSEL;

        struct
        {
            volatile uint32_t CH0SEL     : 1;
            volatile uint32_t CH1SEL     : 1;
            volatile uint32_t CH2SEL     : 1;
            volatile uint32_t CH3SEL     : 1;
            volatile uint32_t CH4SEL     : 1;
            volatile uint32_t CH5SEL     : 1;
            volatile uint32_t CH6SEL     : 1;
            volatile uint32_t CH7SEL     : 1;
            volatile uint32_t CH8SEL     : 1;
            volatile uint32_t CH9SEL     : 1;
            volatile uint32_t CH10SEL    : 1;
            volatile uint32_t CH11SEL    : 1;
            volatile uint32_t CH12SEL    : 1;
            volatile uint32_t CH13SEL    : 1;
            volatile uint32_t CH14SEL    : 1;
            volatile uint32_t CH15SEL    : 1;
            volatile uint32_t CH16SEL    : 1;
            volatile uint32_t CH17SEL    : 1;
            volatile const  uint32_t RESERVED1  : 14;
        } CHSEL_B;
    } ;
    volatile const  uint32_t  RESERVED2[5];

     
    union
    {
        volatile const  uint32_t DATA;

        struct
        {
            volatile const  uint32_t DATA       : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } DATA_B;
    } ;
    volatile const  uint32_t  RESERVED3[177];

     
    union
    {
        volatile uint32_t CCFG;

        struct
        {
            volatile const  uint32_t RESERVED1  : 22;
            volatile uint32_t VREFEN     : 1;
            volatile uint32_t TSEN       : 1;
            volatile const  uint32_t RESERVED2  : 8;
        } CCFG_B;
    } ;
} ADC_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t DATA;

        struct
        {
            volatile uint32_t DATA       : 32;
        } DATA_B;
    } ;

     
    union
    {
        volatile uint32_t INDATA;

        struct
        {
            volatile uint32_t INDATA     : 8;
            volatile const  uint32_t RESERVED1  : 24;
        } INDATA_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL;

        struct
        {
            volatile uint32_t RST        : 1;
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t REVI       : 2;
            volatile uint32_t REVO       : 1;
            volatile const  uint32_t RESERVED2  : 24;
        } CTRL_B;
    } ;
    volatile const  uint32_t  RESERVED;

     
    union
    {
        volatile uint32_t INITVAL;

        struct
        {
            volatile uint32_t VALUE      : 32;
        } INITVAL_B;
    } ;
} CRC_T;



 

typedef struct
{

     
    union
    {
        volatile const  uint32_t IDCODE;

        struct
        {
            volatile const  uint32_t EQR        : 12;
            volatile const  uint32_t RESERVED1  : 4;
            volatile const  uint32_t WVR        : 16;
        } IDCODE_B;
    } ;

     
    union
    {
        volatile uint32_t CFG;

        struct
        {
            volatile const  uint32_t RESERVED1        : 1;
            volatile uint32_t STOP_CLK_STS     : 1;
            volatile uint32_t STANDBY_CLK_STS  : 1;
            volatile const  uint32_t RESERVED2        : 29;
        } CFG_B;
    } ;

     
    union
    {
        volatile uint32_t APB1F;

        struct
        {
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t TMR3_STS   : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile uint32_t TMR6_STS   : 1;
            volatile const  uint32_t RESERVED3  : 3;
            volatile uint32_t TMR14_STS  : 1;
            volatile const  uint32_t RESERVED4  : 1;
            volatile uint32_t RTC_STS    : 1;
            volatile uint32_t WWDT_STS   : 1;
            volatile uint32_t IWDT_STS   : 1;
            volatile const  uint32_t RESERVED5  : 8;
            volatile uint32_t I2C1_SMBUS_TIMEOUT_STS : 1;
            volatile const  uint32_t RESERVED6  : 10;
        } APB1F_B;
    } ;

     
    union
    {
        volatile uint32_t APB2F;

        struct
        {
            volatile const  uint32_t RESERVED1  : 11;
            volatile uint32_t TMR1_STS   : 1;
            volatile const  uint32_t RESERVED2  : 4;
            volatile uint32_t TMR15_STS  : 1;
            volatile uint32_t TMR16_STS  : 1;
            volatile uint32_t TMR17_STS  : 1;
            volatile const  uint32_t RESERVED3  : 13;
        } APB2F_B;
    } ;
} DBG_T;



 

typedef struct
{

     
    union
    {
        volatile const  uint32_t INTSTS;

        struct
        {
            volatile const  uint32_t GINTFLG1   : 1;
            volatile const  uint32_t TCFLG1     : 1;
            volatile const  uint32_t HTFLG1     : 1;
            volatile const  uint32_t TERRFLG1   : 1;
            volatile const  uint32_t GINTFLG2   : 1;
            volatile const  uint32_t TCFLG2     : 1;
            volatile const  uint32_t HTFLG2     : 1;
            volatile const  uint32_t TERRFLG2   : 1;
            volatile const  uint32_t GINTFLG3   : 1;
            volatile const  uint32_t TCFLG3     : 1;
            volatile const  uint32_t HTFLG3     : 1;
            volatile const  uint32_t TERRFLG3   : 1;
            volatile const  uint32_t GINTFLG4   : 1;
            volatile const  uint32_t TCFLG4     : 1;
            volatile const  uint32_t HTFLG4     : 1;
            volatile const  uint32_t TERRFLG4   : 1;
            volatile const  uint32_t GINTFLG5   : 1;
            volatile const  uint32_t TCFLG5     : 1;
            volatile const  uint32_t HTFLG5     : 1;
            volatile const  uint32_t TERRFLG5   : 1;
            volatile const  uint32_t RESERVED1  : 12;
        } ISTS_B;
    } ;

     
    union
    {
        volatile  uint32_t INTFCLR;

        struct
        {
            volatile  uint32_t GINTCLR1   : 1;
            volatile  uint32_t TCCLR1     : 1;
            volatile  uint32_t HTCLR1     : 1;
            volatile  uint32_t TERRCLR1   : 1;
            volatile  uint32_t GINTCLR2   : 1;
            volatile  uint32_t TCCLR2     : 1;
            volatile  uint32_t HTCLR2     : 1;
            volatile  uint32_t TERRCLR2   : 1;
            volatile  uint32_t GINTCLR3   : 1;
            volatile  uint32_t TCCLR3     : 1;
            volatile  uint32_t HTCLR3     : 1;
            volatile  uint32_t TERRCLR3   : 1;
            volatile  uint32_t GINTCLR4   : 1;
            volatile  uint32_t TCCLR4     : 1;
            volatile  uint32_t HTCLR4     : 1;
            volatile  uint32_t TERRCLR4   : 1;
            volatile  uint32_t GINTCLR5   : 1;
            volatile  uint32_t TCCLR5     : 1;
            volatile  uint32_t HTCLR5     : 1;
            volatile  uint32_t TERRCLR5   : 1;
            volatile const  uint32_t RESERVED1  : 12;
        } INTFCLR_B;
    } ;

     
    union
    {
        volatile uint32_t CHCFG1;

        struct
        {
            volatile uint32_t CHEN       : 1;
            volatile uint32_t TCINTEN    : 1;
            volatile uint32_t HTINTEN    : 1;
            volatile uint32_t TERRINTEN  : 1;
            volatile uint32_t DIRCFG     : 1;
            volatile uint32_t CIRMODE    : 1;
            volatile uint32_t PERIMODE   : 1;
            volatile uint32_t MIMODE     : 1;
            volatile uint32_t PERSIZE    : 2;
            volatile uint32_t MSIZE      : 2;
            volatile uint32_t CHPL       : 2;
            volatile uint32_t M2MMODE    : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CHCFG1_B;
    } ;

     
    union
    {
        volatile uint32_t CHNDATA1;

        struct
        {
            volatile uint32_t NDATAT     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CHNDATA1_B;
    } ;

     
    union
    {
        volatile uint32_t CHPADDR1;

        struct
        {
            volatile uint32_t PERADDR    : 32;
        } CHPADDR1_B;
    } ;

     
    union
    {
        volatile uint32_t CHMADDR1;

        struct
        {
            volatile uint32_t MEMADD     : 32;
        } CHMADDR1_B;
    } ;
    volatile const  uint32_t  RESERVED1;

     
    union
    {
        volatile uint32_t CHCFG2;

        struct
        {
            volatile uint32_t CHEN       : 1;
            volatile uint32_t TCINTEN    : 1;
            volatile uint32_t HTINTEN    : 1;
            volatile uint32_t TERRINTEN  : 1;
            volatile uint32_t DIRCFG     : 1;
            volatile uint32_t CIRMODE    : 1;
            volatile uint32_t PERIMODE   : 1;
            volatile uint32_t MIMODE     : 1;
            volatile uint32_t PERSIZE    : 2;
            volatile uint32_t MSIZE      : 2;
            volatile uint32_t CHPL       : 2;
            volatile uint32_t M2MMODE    : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CHCFG2_B;
    } ;

     
    union
    {
        volatile uint32_t CHNDATA2;

        struct
        {
            volatile uint32_t NDATAT     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CHNDATA2_B;
    } ;

     
    union
    {
        volatile uint32_t CHPADDR2;

        struct
        {
            volatile uint32_t PERADDR    : 32;
        } CHPADDR2_B;
    } ;

     
    union
    {
        volatile uint32_t CHMADDR2;

        struct
        {
            volatile uint32_t MEMADD     : 32;
        } CHMADDR2_B;
    } ;
    volatile const  uint32_t  RESERVED2;

     
    union
    {
        volatile uint32_t CHCFG3;

        struct
        {
            volatile uint32_t CHEN       : 1;
            volatile uint32_t TCINTEN    : 1;
            volatile uint32_t HTINTEN    : 1;
            volatile uint32_t TERRINTEN  : 1;
            volatile uint32_t DIRCFG     : 1;
            volatile uint32_t CIRMODE    : 1;
            volatile uint32_t PERIMODE   : 1;
            volatile uint32_t MIMODE     : 1;
            volatile uint32_t PERSIZE    : 2;
            volatile uint32_t MSIZE      : 2;
            volatile uint32_t CHPL       : 2;
            volatile uint32_t M2MMODE    : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CHCFG3_B;
    } ;

     
    union
    {
        volatile uint32_t CHNDATA3;

        struct
        {
            volatile uint32_t NDATAT     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CHNDATA3_B;
    } ;

     
    union
    {
        volatile uint32_t CHPADDR3;

        struct
        {
            volatile uint32_t PERADDR    : 32;
        } CHPADDR3_B;
    } ;

     
    union
    {
        volatile uint32_t CHMADDR3;

        struct
        {
            volatile uint32_t MEMADD     : 32;
        } CHMADDR3_B;
    } ;
    volatile const  uint32_t  RESERVED3;

     
    union
    {
        volatile uint32_t CHCFG4;

        struct
        {
            volatile uint32_t CHEN       : 1;
            volatile uint32_t TCINTEN    : 1;
            volatile uint32_t HTINTEN    : 1;
            volatile uint32_t TERRINTEN  : 1;
            volatile uint32_t DIRCFG     : 1;
            volatile uint32_t CIRMODE    : 1;
            volatile uint32_t PERIMODE   : 1;
            volatile uint32_t MIMODE     : 1;
            volatile uint32_t PERSIZE    : 2;
            volatile uint32_t MSIZE      : 2;
            volatile uint32_t CHPL       : 2;
            volatile uint32_t M2MMODE    : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CHCFG4_B;
    } ;

     
    union
    {
        volatile uint32_t CHNDATA4;

        struct
        {
            volatile uint32_t NDATAT     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CHNDATA4_B;
    } ;

     
    union
    {
        volatile uint32_t CHPADDR4;

        struct
        {
            volatile uint32_t PERADDR    : 32;
        } CHPADDR4_B;
    } ;

     
    union
    {
        volatile uint32_t CHMADDR4;

        struct
        {
            volatile uint32_t MEMADD     : 32;
        } CHMADDR4_B;
    } ;
    volatile const  uint32_t  RESERVED4;

     
    union
    {
        volatile uint32_t CHCFG5;

        struct
        {
            volatile uint32_t CHEN       : 1;
            volatile uint32_t TCINTEN    : 1;
            volatile uint32_t HTINTEN    : 1;
            volatile uint32_t TERRINTEN  : 1;
            volatile uint32_t DIRCFG     : 1;
            volatile uint32_t CIRMODE    : 1;
            volatile uint32_t PERIMODE   : 1;
            volatile uint32_t MIMODE     : 1;
            volatile uint32_t PERSIZE    : 2;
            volatile uint32_t MSIZE      : 2;
            volatile uint32_t CHPL       : 2;
            volatile uint32_t M2MMODE    : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CHCFG5_B;
    } ;

     
    union
    {
        volatile uint32_t CHNDATA5;

        struct
        {
            volatile uint32_t NDATAT     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CHNDATA5_B;
    } ;

     
    union
    {
        volatile uint32_t CHPADDR5;

        struct
        {
            volatile uint32_t PERADDR    : 32;
        } CHPADDR5_B;
    } ;

     
    union
    {
        volatile uint32_t CHMADDR5;

        struct
        {
            volatile uint32_t MEMADD     : 32;
        } CHMADDR5_B;
    } ;
} DMA_T;



 

typedef struct
{

     
    union
    {
        volatile uint32_t CHCFG;

        struct
        {
            volatile uint32_t CHEN       : 1;
            volatile uint32_t TCINTEN    : 1;
            volatile uint32_t HTINTEN    : 1;
            volatile uint32_t TERRINTEN  : 1;
            volatile uint32_t DIRCFG     : 1;
            volatile uint32_t CIRMODE    : 1;
            volatile uint32_t PERIMODE   : 1;
            volatile uint32_t MIMODE     : 1;
            volatile uint32_t PERSIZE    : 2;
            volatile uint32_t MSIZE      : 2;
            volatile uint32_t CHPL       : 2;
            volatile uint32_t M2MMODE    : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CHCFG_B;
    } ;

     
    union
    {
        volatile uint32_t CHNDATA;

        struct
        {
            volatile uint32_t NDATAT     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CHNDATA_B;
    } ;

     
    union
    {
        volatile uint32_t CHPADDR;

        struct
        {
            volatile uint32_t PERADDR    : 32;
        } CHPADDR_B;
    } ;

     
    union
    {
        volatile uint32_t CHMADDR;

        struct
        {
            volatile uint32_t MEMADD     : 32;
        } CHMADDR_B;
    } ;
} DMA_CHANNEL_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t IMASK;

        struct
        {
            volatile uint32_t IMASK0     : 1;
            volatile uint32_t IMASK1     : 1;
            volatile uint32_t IMASK2     : 1;
            volatile uint32_t IMASK3     : 1;
            volatile uint32_t IMASK4     : 1;
            volatile uint32_t IMASK5     : 1;
            volatile uint32_t IMASK6     : 1;
            volatile uint32_t IMASK7     : 1;
            volatile uint32_t IMASK8     : 1;
            volatile uint32_t IMASK9     : 1;
            volatile uint32_t IMASK10    : 1;
            volatile uint32_t IMASK11    : 1;
            volatile uint32_t IMASK12    : 1;
            volatile uint32_t IMASK13    : 1;
            volatile uint32_t IMASK14    : 1;
            volatile uint32_t IMASK15    : 1;
            volatile uint32_t IMASK16    : 1;
            volatile uint32_t IMASK17    : 1;
            volatile uint32_t IMASK18    : 1;
            volatile uint32_t IMASK19    : 1;
            volatile uint32_t IMASK20    : 1;
            volatile uint32_t IMASK21    : 1;
            volatile uint32_t IMASK22    : 1;
            volatile uint32_t IMASK23    : 1;
            volatile uint32_t IMASK24    : 1;
            volatile uint32_t IMASK25    : 1;
            volatile uint32_t IMASK26    : 1;
            volatile uint32_t IMASK27    : 1;
            volatile uint32_t IMASK28    : 1;
            volatile uint32_t IMASK29    : 1;
            volatile uint32_t IMASK30    : 1;
            volatile uint32_t IMASK31    : 1;
        } IMASK_B;
    } ;

     
    union
    {

        volatile uint32_t EMASK;

        struct
        {
            volatile uint32_t EMASK0     : 1;
            volatile uint32_t EMASK1     : 1;
            volatile uint32_t EMASK2     : 1;
            volatile uint32_t EMASK3     : 1;
            volatile uint32_t EMASK4     : 1;
            volatile uint32_t EMASK5     : 1;
            volatile uint32_t EMASK6     : 1;
            volatile uint32_t EMASK7     : 1;
            volatile uint32_t EMASK8     : 1;
            volatile uint32_t EMASK9     : 1;
            volatile uint32_t EMASK10    : 1;
            volatile uint32_t EMASK11    : 1;
            volatile uint32_t EMASK12    : 1;
            volatile uint32_t EMASK13    : 1;
            volatile uint32_t EMASK14    : 1;
            volatile uint32_t EMASK15    : 1;
            volatile uint32_t EMASK16    : 1;
            volatile uint32_t EMASK17    : 1;
            volatile uint32_t EMASK18    : 1;
            volatile uint32_t EMASK19    : 1;
            volatile uint32_t EMASK20    : 1;
            volatile uint32_t EMASK21    : 1;
            volatile uint32_t EMASK22    : 1;
            volatile uint32_t EMASK23    : 1;
            volatile uint32_t EMASK24    : 1;
            volatile uint32_t EMASK25    : 1;
            volatile uint32_t EMASK26    : 1;
            volatile uint32_t EMASK27    : 1;
            volatile uint32_t EMASK28    : 1;
            volatile uint32_t EMASK29    : 1;
            volatile uint32_t EMASK30    : 1;
            volatile uint32_t EMASK31    : 1;
        } EMASK_B;
    } ;

    union
    {
        volatile uint32_t RTEN;

        struct
        {
            volatile uint32_t RTEN0      : 1;
            volatile uint32_t RTEN1      : 1;
            volatile uint32_t RTEN2      : 1;
            volatile uint32_t RTEN3      : 1;
            volatile uint32_t RTEN4      : 1;
            volatile uint32_t RTEN5      : 1;
            volatile uint32_t RTEN6      : 1;
            volatile uint32_t RTEN7      : 1;
            volatile uint32_t RTEN8      : 1;
            volatile uint32_t RTEN9      : 1;
            volatile uint32_t RTEN10     : 1;
            volatile uint32_t RTEN11     : 1;
            volatile uint32_t RTEN12     : 1;
            volatile uint32_t RTEN13     : 1;
            volatile uint32_t RTEN14     : 1;
            volatile uint32_t RTEN15     : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t RTEN17     : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t RTEN19     : 1;
            volatile const  uint32_t RESERVED3  : 12;
        } RTEN_B;
    } ;

     
    union
    {
        volatile uint32_t FTEN;

        struct
        {
            volatile uint32_t FTEN0      : 1;
            volatile uint32_t FTEN1      : 1;
            volatile uint32_t FTEN2      : 1;
            volatile uint32_t FTEN3      : 1;
            volatile uint32_t FTEN4      : 1;
            volatile uint32_t FTEN5      : 1;
            volatile uint32_t FTEN6      : 1;
            volatile uint32_t FTEN7      : 1;
            volatile uint32_t FTEN8      : 1;
            volatile uint32_t FTEN9      : 1;
            volatile uint32_t FTEN10     : 1;
            volatile uint32_t FTEN11     : 1;
            volatile uint32_t FTEN12     : 1;
            volatile uint32_t FTEN13     : 1;
            volatile uint32_t FTEN14     : 1;
            volatile uint32_t FTEN15     : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t FTEN17     : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t FTEN19     : 1;
            volatile const  uint32_t RESERVED3  : 12;
        } FTEN_B;
    } ;

     
    union
    {
        volatile uint32_t SWINTE;

        struct
        {
            volatile uint32_t SWINTE0    : 1;
            volatile uint32_t SWINTE1    : 1;
            volatile uint32_t SWINTE2    : 1;
            volatile uint32_t SWINTE3    : 1;
            volatile uint32_t SWINTE4    : 1;
            volatile uint32_t SWINTE5    : 1;
            volatile uint32_t SWINTE6    : 1;
            volatile uint32_t SWINTE7    : 1;
            volatile uint32_t SWINTE8    : 1;
            volatile uint32_t SWINTE9    : 1;
            volatile uint32_t SWINTE10   : 1;
            volatile uint32_t SWINTE11   : 1;
            volatile uint32_t SWINTE12   : 1;
            volatile uint32_t SWINTE13   : 1;
            volatile uint32_t SWINTE14   : 1;
            volatile uint32_t SWINTE15   : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t SWINTE17   : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t SWINTE19   : 1;
            volatile const  uint32_t RESERVED3  : 12;
        } SWINTE_B;
    } ;

     
    union
    {
        volatile uint32_t IPEND;

        struct
        {
            volatile uint32_t IPEND0     : 1;
            volatile uint32_t IPEND1     : 1;
            volatile uint32_t IPEND2     : 1;
            volatile uint32_t IPEND3     : 1;
            volatile uint32_t IPEND4     : 1;
            volatile uint32_t IPEND5     : 1;
            volatile uint32_t IPEND6     : 1;
            volatile uint32_t IPEND7     : 1;
            volatile uint32_t IPEND8     : 1;
            volatile uint32_t IPEND9     : 1;
            volatile uint32_t IPEND10    : 1;
            volatile uint32_t IPEND11    : 1;
            volatile uint32_t IPEND12    : 1;
            volatile uint32_t IPEND13    : 1;
            volatile uint32_t IPEND14    : 1;
            volatile uint32_t IPEND15    : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t IPEND17    : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t IPEND19    : 1;
            volatile const  uint32_t RESERVED3  : 12;
        } IPEND_B;
    } ;
} EINT_T;



 

typedef struct
{

     
    union
    {
        volatile uint32_t CTRL1;

        struct
        {
            volatile uint32_t WS         : 3;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t PBEN       : 1;
            volatile const  uint32_t PBSF       : 1;
            volatile const  uint32_t RESERVED3  : 26;
        } CTRL1_B;
    } ;

     
    union
    {
        volatile  uint32_t KEY;

        struct
        {
            volatile  uint32_t KEY        : 32;
        } KEY_B;
    } ;

     
    union
    {
        volatile  uint32_t OBKEY;

        struct
        {
            volatile  uint32_t OBKEY      : 32;
        } OBKEY_B;
    } ;

     
    union
    {
        volatile uint32_t STS;

        struct
        {
            volatile const  uint32_t BUSYF      : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t PEF        : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t WPEF       : 1;
            volatile uint32_t OCF        : 1;
            volatile const  uint32_t RESERVED3  : 26;
        } STS_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL2;

        struct
        {
            volatile uint32_t PG         : 1;
            volatile uint32_t PAGEERA    : 1;
            volatile uint32_t MASSERA    : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t OBP        : 1;
            volatile uint32_t OBE        : 1;
            volatile uint32_t STA        : 1;
            volatile uint32_t LOCK       : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t OBWEN      : 1;
            volatile uint32_t ERRIE      : 1;
            volatile const  uint32_t RESERVED3  : 1;
            volatile uint32_t OCIE       : 1;
            volatile uint32_t OBLOAD     : 1;
            volatile const  uint32_t RESERVED4  : 18;
        } CTRL2_B;
    } ;

     
    union
    {
        volatile  uint32_t ADDR;

        struct
        {
            volatile  uint32_t ADDR       : 32;
        } ADDR_B;
    } ;
    volatile const  uint32_t  RESERVED;

     
    union
    {
        volatile const  uint32_t OBCS;

        struct
        {
            volatile const  uint32_t OBE        : 1;
            volatile const  uint32_t READPROT   : 2;
            volatile const  uint32_t RESERVED1  : 5;
            volatile const  uint32_t WDTSEL     : 1;
            volatile const  uint32_t RSTSTOP    : 1;
            volatile const  uint32_t RSTSTDB    : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile const  uint32_t nBOOT1     : 1;
            volatile const  uint32_t VDDAMONI   : 1;
            volatile const  uint32_t SRAMPARITY : 1;
            volatile const  uint32_t RESERVED3  : 1;
            volatile const  uint32_t DATA0      : 8;
            volatile const  uint32_t DATA1      : 8;
        } OBCS_B;
    } ;

     
    union
    {
        volatile const  uint32_t WRTPROT;

        struct
        {
            volatile const  uint32_t WRTPROT    : 32;
        } WRTPROT_B;
    } ;
} FMC_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t MODE;

        struct
        {
            volatile uint32_t MODE0      : 2;
            volatile uint32_t MODE1      : 2;
            volatile uint32_t MODE2      : 2;
            volatile uint32_t MODE3      : 2;
            volatile uint32_t MODE4      : 2;
            volatile uint32_t MODE5      : 2;
            volatile uint32_t MODE6      : 2;
            volatile uint32_t MODE7      : 2;
            volatile uint32_t MODE8      : 2;
            volatile uint32_t MODE9      : 2;
            volatile uint32_t MODE10     : 2;
            volatile uint32_t MODE11     : 2;
            volatile uint32_t MODE12     : 2;
            volatile uint32_t MODE13     : 2;
            volatile uint32_t MODE14     : 2;
            volatile uint32_t MODE15     : 2;
        } MODE_B;
    } ;

     
    union
    {
        volatile uint32_t OMODE;

        struct
        {
            volatile uint32_t OMODE0     : 1;
            volatile uint32_t OMODE1     : 1;
            volatile uint32_t OMODE2     : 1;
            volatile uint32_t OMODE3     : 1;
            volatile uint32_t OMODE4     : 1;
            volatile uint32_t OMODE5     : 1;
            volatile uint32_t OMODE6     : 1;
            volatile uint32_t OMODE7     : 1;
            volatile uint32_t OMODE8     : 1;
            volatile uint32_t OMODE9     : 1;
            volatile uint32_t OMODE10    : 1;
            volatile uint32_t OMODE11    : 1;
            volatile uint32_t OMODE12    : 1;
            volatile uint32_t OMODE13    : 1;
            volatile uint32_t OMODE14    : 1;
            volatile uint32_t OMODE15    : 1;
            volatile uint32_t RESERVED1  : 16;
        } OMODE_B;
    } ;

     
    union
    {
        volatile uint32_t OSSEL;

        struct
        {
            volatile uint32_t OSSEL0     : 2;
            volatile uint32_t OSSEL1     : 2;
            volatile uint32_t OSSEL2     : 2;
            volatile uint32_t OSSEL3     : 2;
            volatile uint32_t OSSEL4     : 2;
            volatile uint32_t OSSEL5     : 2;
            volatile uint32_t OSSEL6     : 2;
            volatile uint32_t OSSEL7     : 2;
            volatile uint32_t OSSEL8     : 2;
            volatile uint32_t OSSEL9     : 2;
            volatile uint32_t OSSEL10    : 2;
            volatile uint32_t OSSEL11    : 2;
            volatile uint32_t OSSEL12    : 2;
            volatile uint32_t OSSEL13    : 2;
            volatile uint32_t OSSEL14    : 2;
            volatile uint32_t OSSEL15    : 2;
        } OSSEL_B;
    } ;

     
    union
    {
        volatile uint32_t PUPD;

        struct
        {
            volatile uint32_t PUPD0      : 2;
            volatile uint32_t PUPD1      : 2;
            volatile uint32_t PUPD2      : 2;
            volatile uint32_t PUPD3      : 2;
            volatile uint32_t PUPD4      : 2;
            volatile uint32_t PUPD5      : 2;
            volatile uint32_t PUPD6      : 2;
            volatile uint32_t PUPD7      : 2;
            volatile uint32_t PUPD8      : 2;
            volatile uint32_t PUPD9      : 2;
            volatile uint32_t PUPD10     : 2;
            volatile uint32_t PUPD11     : 2;
            volatile uint32_t PUPD12     : 2;
            volatile uint32_t PUPD13     : 2;
            volatile uint32_t PUPD14     : 2;
            volatile uint32_t PUPD15     : 2;
        } PUPD_B;
    } ;

     
    union
    {
        volatile const  uint32_t IDATA;

        struct
        {
            volatile const  uint32_t IDATA0       : 1;
            volatile const  uint32_t IDATA1       : 1;
            volatile const  uint32_t IDATA2       : 1;
            volatile const  uint32_t IDATA3       : 1;
            volatile const  uint32_t IDATA4       : 1;
            volatile const  uint32_t IDATA5       : 1;
            volatile const  uint32_t IDATA6       : 1;
            volatile const  uint32_t IDATA7       : 1;
            volatile const  uint32_t IDATA8       : 1;
            volatile const  uint32_t IDATA9       : 1;
            volatile const  uint32_t IDATA10      : 1;
            volatile const  uint32_t IDATA11      : 1;
            volatile const  uint32_t IDATA12      : 1;
            volatile const  uint32_t IDATA13      : 1;
            volatile const  uint32_t IDATA14      : 1;
            volatile const  uint32_t IDATA15      : 1;
            volatile const  uint32_t RESERVED1  : 16;
        } IDATA_B;
    } ;

     
    union
    {
        volatile uint32_t ODATA;

        struct
        {
            volatile uint32_t ODATA0      : 1;
            volatile uint32_t ODATA1      : 1;
            volatile uint32_t ODATA2      : 1;
            volatile uint32_t ODATA3      : 1;
            volatile uint32_t ODATA4      : 1;
            volatile uint32_t ODATA5      : 1;
            volatile uint32_t ODATA6      : 1;
            volatile uint32_t ODATA7      : 1;
            volatile uint32_t ODATA8      : 1;
            volatile uint32_t ODATA9      : 1;
            volatile uint32_t ODATA10     : 1;
            volatile uint32_t ODATA11     : 1;
            volatile uint32_t ODATA12     : 1;
            volatile uint32_t ODATA13     : 1;
            volatile uint32_t ODATA14     : 1;
            volatile uint32_t ODATA15     : 1;
            volatile uint32_t RESERVED1  : 16;
        } ODATA_B;
    } ;

     
    union
    {
        volatile  uint32_t BSC;

        struct
        {
            volatile  uint32_t BS0        : 1;
            volatile  uint32_t BS1        : 1;
            volatile  uint32_t BS2        : 1;
            volatile  uint32_t BS3        : 1;
            volatile  uint32_t BS4        : 1;
            volatile  uint32_t BS5        : 1;
            volatile  uint32_t BS6        : 1;
            volatile  uint32_t BS7        : 1;
            volatile  uint32_t BS8        : 1;
            volatile  uint32_t BS9        : 1;
            volatile  uint32_t BS10       : 1;
            volatile  uint32_t BS11       : 1;
            volatile  uint32_t BS12       : 1;
            volatile  uint32_t BS13       : 1;
            volatile  uint32_t BS14       : 1;
            volatile  uint32_t BS15       : 1;
            volatile  uint32_t BC0        : 1;
            volatile  uint32_t BC1        : 1;
            volatile  uint32_t BC2        : 1;
            volatile  uint32_t BC3        : 1;
            volatile  uint32_t BC4        : 1;
            volatile  uint32_t BC5        : 1;
            volatile  uint32_t BC6        : 1;
            volatile  uint32_t BC7        : 1;
            volatile  uint32_t BC8        : 1;
            volatile  uint32_t BC9        : 1;
            volatile  uint32_t BC10       : 1;
            volatile  uint32_t BC11       : 1;
            volatile  uint32_t BC12       : 1;
            volatile  uint32_t BC13       : 1;
            volatile  uint32_t BC14       : 1;
            volatile  uint32_t BC15       : 1;
        } BSC_B;
    } ;

     
    union
    {
        volatile uint32_t LOCK;

        struct
        {
            volatile uint32_t LOCK0      : 1;
            volatile uint32_t LOCK1      : 1;
            volatile uint32_t LOCK2      : 1;
            volatile uint32_t LOCK3      : 1;
            volatile uint32_t LOCK4      : 1;
            volatile uint32_t LOCK5      : 1;
            volatile uint32_t LOCK6      : 1;
            volatile uint32_t LOCK7      : 1;
            volatile uint32_t LOCK8      : 1;
            volatile uint32_t LOCK9      : 1;
            volatile uint32_t LOCK10     : 1;
            volatile uint32_t LOCK11     : 1;
            volatile uint32_t LOCK12     : 1;
            volatile uint32_t LOCK13     : 1;
            volatile uint32_t LOCK14     : 1;
            volatile uint32_t LOCK15     : 1;
            volatile uint32_t LOCKKEY    : 1;
            volatile uint32_t RESERVED1  : 15;
        } LOCK_B;
    } ;

     
    union
    {
        volatile uint32_t ALFL;

        struct
        {
            volatile uint32_t AF0        : 4;
            volatile uint32_t AF1        : 4;
            volatile uint32_t AF2        : 4;
            volatile uint32_t AF3        : 4;
            volatile uint32_t AF4        : 4;
            volatile uint32_t AF5        : 4;
            volatile uint32_t AF6        : 4;
            volatile uint32_t AF7        : 4;
        } ALFL_B;
    } ;

     
    union
    {
        volatile uint32_t ALFH;

        struct
        {
            volatile uint32_t AF0        : 4;
            volatile uint32_t AF1        : 4;
            volatile uint32_t AF2        : 4;
            volatile uint32_t AF3        : 4;
            volatile uint32_t AF4        : 4;
            volatile uint32_t AF5        : 4;
            volatile uint32_t AF6        : 4;
            volatile uint32_t AF7        : 4;
        } ALFH_B;
    } ;

     
    union
    {
        volatile  uint32_t BR;

        struct
        {
            volatile  uint32_t BR0        : 1;
            volatile  uint32_t BR1        : 1;
            volatile  uint32_t BR2        : 1;
            volatile  uint32_t BR3        : 1;
            volatile  uint32_t BR4        : 1;
            volatile  uint32_t BR5        : 1;
            volatile  uint32_t BR6        : 1;
            volatile  uint32_t BR7        : 1;
            volatile  uint32_t BR8        : 1;
            volatile  uint32_t BR9        : 1;
            volatile  uint32_t BR10       : 1;
            volatile  uint32_t BR11       : 1;
            volatile  uint32_t BR12       : 1;
            volatile  uint32_t BR13       : 1;
            volatile  uint32_t BR14       : 1;
            volatile  uint32_t BR15       : 1;
            volatile  uint32_t RESERVED1  : 16;
        } BR_B;
    } ;
} GPIO_T;




 

typedef struct
{
     
    union
    {
        volatile uint32_t CTRL1;

        struct
        {
            volatile uint32_t I2CEN      : 1;
            volatile uint32_t TXIEN      : 1;
            volatile uint32_t RXIEN      : 1;
            volatile uint32_t SADDRMIEN  : 1;
            volatile uint32_t NACKRXIEN  : 1;
            volatile uint32_t STOPIEN    : 1;
            volatile uint32_t TXCIEN     : 1;
            volatile uint32_t ERRIEN     : 1;
            volatile uint32_t DNFCFG     : 4;
            volatile uint32_t ANFD       : 1;
            volatile  uint32_t SWRST      : 1;
            volatile uint32_t DMATXEN    : 1;
            volatile uint32_t DMARXEN    : 1;
            volatile uint32_t SBCEN      : 1;
            volatile uint32_t CLKSTRETCHD : 1;
            volatile uint32_t WUPEN      : 1;
            volatile uint32_t RBEN       : 1;
            volatile uint32_t HADDREN    : 1;
            volatile uint32_t DEADDREN   : 1;
            volatile uint32_t ALTEN      : 1;
            volatile uint32_t PECEN      : 1;
            volatile const  uint32_t RESERVED2  : 8;
        } CTRL1_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL2;

        struct
        {
            volatile uint32_t SADDR0     : 1;
            volatile uint32_t SADDR1     : 7;
            volatile uint32_t SADDR8     : 2;
            volatile uint32_t TXDIR      : 1;
            volatile uint32_t SADDRLEN   : 1;
            volatile uint32_t ADDR10     : 1;
            volatile uint32_t START      : 1;
            volatile uint32_t STOP       : 1;
            volatile uint32_t NACKEN     : 1;
            volatile uint32_t NUMBYT     : 8;
            volatile uint32_t RELOADEN   : 1;
            volatile uint32_t ENDCFG     : 1;
            volatile uint32_t PEC        : 1;
            volatile uint32_t RESERVED1  : 5;
        } CTRL2_B;
    } ;

     
    union
    {
        volatile uint32_t ADDR1;

        struct
        {
            volatile uint32_t ADDR0      : 1;
            volatile uint32_t ADDR1      : 7;
            volatile uint32_t ADDR8      : 2;
            volatile uint32_t ADDR1LEN   : 1;
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t ADDR1EN    : 1;
            volatile const  uint32_t RESERVED2  : 16;
        } ADDR1_B;
    } ;

     
    union
    {
        volatile uint32_t ADDR2;

        struct
        {
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t ADDR2      : 7;
            volatile uint32_t ADDR2MSK   : 3;
            volatile const  uint32_t RESERVED2  : 4;
            volatile uint32_t ADDR2EN    : 1;
            volatile const  uint32_t RESERVED3  : 16;
        } ADDR2_B;
    } ;

     
    union
    {
        volatile uint32_t TIMING;

        struct
        {
            volatile uint32_t SCLL       : 8;
            volatile uint32_t SCLH       : 8;
            volatile uint32_t DATAHT     : 4;
            volatile uint32_t DATAT      : 4;
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t TIMINGPSC  : 4;
        } TIMING_B;
    } ;

     
    union
    {
        volatile uint32_t TIMEOUT;

        struct
        {
            volatile uint32_t TIMEOUTA   : 12;
            volatile uint32_t IDLECLKTO  : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t CLKTOEN    : 1;
            volatile uint32_t TIMEOUTB   : 12;
            volatile const  uint32_t RESERVED2  : 3;
            volatile uint32_t EXCLKTOEN  : 1;
        } TIMEOUT_B;
    } ;

     
    union
    {
        volatile uint32_t STS;

        struct
        {
            volatile uint32_t TXBEFLG    : 1;
            volatile uint32_t TXINTFLG   : 1;
            volatile const  uint32_t RXBNEFLG   : 1;
            volatile const  uint32_t ADDRMFLG   : 1;
            volatile const  uint32_t NACKFLG    : 1;
            volatile const  uint32_t STOPFLG    : 1;
            volatile const  uint32_t TXCFLG     : 1;
            volatile const  uint32_t TXCRFLG    : 1;
            volatile const  uint32_t BERRFLG    : 1;
            volatile const  uint32_t ALFLG      : 1;
            volatile const  uint32_t OVRURFLG   : 1;
            volatile const  uint32_t PECEFLG    : 1;
            volatile const  uint32_t TTEFLG     : 1;
            volatile const  uint32_t SMBALTFLG  : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile const  uint32_t BUSBSYFLG  : 1;
            volatile const  uint32_t TXDIRFLG   : 1;
            volatile const  uint32_t ADDRCMFLG  : 7;
            volatile const  uint32_t RESERVED2  : 8;
        } STS_B;
    } ;

     
    union
    {
        volatile  uint32_t INTFCLR;

        struct
        {
            volatile const  uint32_t RESERVED1  : 3;
            volatile  uint32_t ADDRMCLR   : 1;
            volatile  uint32_t NACKCLR    : 1;
            volatile  uint32_t STOPCLR    : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile  uint32_t BERRCLR    : 1;
            volatile  uint32_t ALCLR      : 1;
            volatile  uint32_t OVRURCLR   : 1;
            volatile  uint32_t PECECLR    : 1;
            volatile  uint32_t TTECLR     : 1;
            volatile  uint32_t SMBALTCLR  : 1;
            volatile const  uint32_t RESERVED3  : 18;
        } INTFCLR_B;
    } ;

     
    union
    {
        volatile const  uint32_t PEC;

        struct
        {
            volatile const  uint32_t PEC        : 8;
            volatile const  uint32_t RESERVED1  : 24;
        } PEC_B;
    } ;

     
    union
    {
        volatile const  uint32_t RXDATA;

        struct
        {
            volatile const  uint32_t RXDATA     : 8;
            volatile const  uint32_t RESERVED1  : 24;
        } RXDATA_B;
    } ;

     
    union
    {
        volatile uint32_t TXDATA;

        struct
        {
            volatile uint32_t TXDATA     : 8;
            volatile uint32_t RESERVED1  : 24;
        } TXDATA_B;
    } ;
} I2C_T;



 

typedef struct
{

     
    union
    {
        volatile  uint32_t KEY;

        struct
        {
            volatile  uint32_t KEY        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } KEY_B;
    } ;

     
    union
    {
        volatile uint32_t PSC;

        struct
        {
            volatile uint32_t PSC        : 3;
            volatile const  uint32_t RESERVED1  : 29;
        } PSC_B;
    } ;

     
    union
    {
        volatile uint32_t CNTRLD;

        struct
        {
            volatile uint32_t CNTRLD     : 12;
            volatile const  uint32_t RESERVED1  : 20;
        } CNTRLD_B;
    } ;

     
    union
    {
        volatile const  uint32_t STS;

        struct
        {
            volatile const  uint32_t PSCUFLG    : 1;
            volatile const  uint32_t CNTUFLG    : 1;
            volatile const  uint32_t WINUFLG    : 1;
            volatile const  uint32_t RESERVED1  : 29;
        } STS_B;
    } ;

     
    union
    {
        volatile uint32_t WIN;

        struct
        {
            volatile uint32_t WIN        : 12;
            volatile const  uint32_t RESERVED1  : 20;
        } WIN_B;
    } ;
} IWDT_T;



 

typedef struct
{

     
    union
    {
        volatile uint16_t READPROT;

        struct
        {
            volatile uint16_t READPROT   : 8;
            volatile uint16_t nREADPROT  : 8;
        } READPORT_B;
    } ;

     
    union
    {
        volatile uint16_t USER;

        struct
        {
            volatile uint16_t WDTSEL     : 1;
            volatile uint16_t RSTSTOP    : 1;
            volatile uint16_t RSTSTDBY   : 1;
            volatile const  uint16_t RESERVED1  : 1;
            volatile uint16_t BOT1       : 1;
            volatile uint16_t VDDAMON    : 1;
            volatile uint16_t RPC        : 1;
            volatile const  uint16_t RESERVED2  : 1;
            volatile uint16_t nUSER      : 8;
        } USER_B;
    } ;

     
    union
    {
        volatile uint16_t DATA0;

        struct
        {
            volatile uint16_t DATA0      : 8;
            volatile uint16_t nDATA0     : 8;
        } DATA0_B;
    } ;

     
    union
    {
        volatile uint16_t DATA1;

        struct
        {
            volatile uint16_t DATA1      : 8;
            volatile uint16_t nDATA1     : 8;
        } DATA1_B;
    } ;

     
    union
    {
        volatile uint16_t WRTPROT0;

        struct
        {
            volatile uint16_t WRTPROT0   : 8;
            volatile uint16_t nWRTPROT0  : 8;
        } WRTPROT0_B;
    } ;

     
    union
    {
        volatile uint16_t WRTPROT1;

        struct
        {
            volatile uint16_t WRTPROT1   : 8;
            volatile uint16_t nWRTPROT1  : 8;
        } WRTPROT1_B;
    } ;
} OB_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t CTRL;

        struct
        {
            volatile uint32_t LPDSCFG    : 1;
            volatile uint32_t PDDSCFG    : 1;
            volatile uint32_t WUFLGCLR   : 1;
            volatile uint32_t SBFLGCLR   : 1;
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t BPWEN      : 1;
            volatile const  uint32_t RESERVED2  : 23;

        } CTRL_B;
    } ;

     
    union
    {
        volatile uint32_t CSTS;

        struct
        {
            volatile const  uint32_t WUEFLG     : 1;
            volatile const  uint32_t SBFLG      : 1;
            volatile const  uint32_t RESERVED1  : 6;
            volatile uint32_t WKUPCFG1   : 1;
            volatile uint32_t WKUPCFG2   : 1;
            volatile const  uint32_t RESERVED2  : 22;
        } CSTS_B;
    } ;
} PMU_T;



 

typedef struct
{
     
    union
    {
         
        volatile uint32_t CTRL1;

        struct
        {
            volatile uint32_t HSIEN      : 1;
            volatile const  uint32_t HSIRDYFLG  : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t HSITRM     : 5;
            volatile const  uint32_t HSICAL     : 8;
            volatile uint32_t HSEEN      : 1;
            volatile const  uint32_t HSERDYFLG  : 1;
            volatile uint32_t HSEBCFG    : 1;
            volatile uint32_t CSSEN      : 1;
            volatile const  uint32_t RESERVED2  : 4;
            volatile uint32_t PLLEN      : 1;
            volatile const  uint32_t PLLRDYFLG  : 1;
            volatile const  uint32_t RESERVED3  : 6;
        } CTRL1_B;
    } ;

     
    union
    {
        volatile uint32_t CFG1;

        struct
        {
            volatile uint32_t SCLKSEL    : 2;
            volatile const  uint32_t SCLKSWSTS  : 2;
            volatile uint32_t AHBPSC     : 4;
            volatile uint32_t APB1PSC    : 3;
            volatile const  uint32_t RESERVED1  : 5;
            volatile uint32_t PLLSRCSEL  : 1;
            volatile uint32_t PLLHSEPSC  : 1;
            volatile uint32_t PLLMULCFG  : 4;
            volatile const  uint32_t RESERVED3  : 2;
            volatile uint32_t MCOSEL     : 4;
            volatile const  uint32_t RESERVED4  : 4;
        } CFG1_B;
    } ;

     
    union
    {
        volatile uint32_t INT;

        struct
        {
            volatile const  uint32_t LSIRDYFLG   : 1;
            volatile const  uint32_t LSERDYFLG   : 1;
            volatile const  uint32_t HSIRDYFLG   : 1;
            volatile const  uint32_t HSERDYFLG   : 1;
            volatile const  uint32_t PLLRDYFLG   : 1;
            volatile const  uint32_t HSI14RDYFLG : 1;
            volatile const  uint32_t RESERVED1   : 1;
            volatile const  uint32_t CSSFLG      : 1;
            volatile uint32_t LSIRDYEN    : 1;
            volatile uint32_t LSERDYEN    : 1;
            volatile uint32_t HSIRDYEN    : 1;
            volatile uint32_t HSERDYEN    : 1;
            volatile uint32_t PLLRDYEN    : 1;
            volatile uint32_t HSI14RDYEN  : 1;
            volatile const  uint32_t RESERVED2   : 2;
            volatile  uint32_t LSIRDYCLR   : 1;
            volatile  uint32_t LSERDYCLR   : 1;
            volatile  uint32_t HSIRDYCLR   : 1;
            volatile  uint32_t HSERDYCLR   : 1;
            volatile  uint32_t PLLRDYCLR   : 1;
            volatile  uint32_t HSI14RDYCLR : 1;
            volatile const  uint32_t RESERVED3   : 1;
            volatile  uint32_t CSSCLR      : 1;
            volatile const  uint32_t RESERVED4   : 8;
        } INT_B;
    } ;

     
    union
    {
        volatile uint32_t APBRST2;

        struct
        {
            volatile uint32_t SYSCFGRST     : 1;
            volatile const  uint32_t RESERVED1     : 8;
            volatile uint32_t ADCRST        : 1;
            volatile const  uint32_t RESERVED2     : 1;
            volatile uint32_t TMR1RST       : 1;
            volatile uint32_t SPI1RST       : 1;
            volatile const  uint32_t RESERVED3     : 1;
            volatile uint32_t USART1RST     : 1;
            volatile const  uint32_t RESERVED4     : 1;
            volatile uint32_t TMR15RST      : 1;
            volatile uint32_t TMR16RST      : 1;
            volatile uint32_t TMR17RST      : 1;
            volatile const  uint32_t RESERVED5     : 3;
            volatile uint32_t DBGRST        : 1;
            volatile const  uint32_t RESERVED6     : 9;
        } APBRST2_B;
    } ;

     
    union
    {
        volatile uint32_t APBRST1;

        struct
        {
            volatile const  uint32_t RESERVED1     : 1;
            volatile uint32_t TMR3RST       : 1;
            volatile const  uint32_t RESERVED2     : 2;
            volatile uint32_t TMR6RST       : 1;
            volatile const  uint32_t RESERVED3     : 3;
            volatile uint32_t TMR14RST      : 1;
            volatile const  uint32_t RESERVED4     : 2;
            volatile uint32_t WWDTRST       : 1;
            volatile const  uint32_t RESERVED5     : 2;
            volatile uint32_t SPI2RST       : 1;
            volatile const  uint32_t RESERVED6     : 2;
            volatile uint32_t USART2RST     : 1;
            volatile const  uint32_t RESERVED7     : 3;
            volatile uint32_t I2C1RST       : 1;
            volatile uint32_t I2C2RST       : 1;
            volatile const  uint32_t RESERVED8     : 5;
            volatile uint32_t PMURST        : 1;
            volatile const  uint32_t RESERVED9     : 3;
        } APBRST1_B;
    } ;

     
    union
    {
        volatile uint32_t AHBCLKEN;

        struct
        {
            volatile uint32_t DMA1EN       : 1;
            volatile const  uint32_t RESERVED1    : 1;
            volatile uint32_t SRAMEN       : 1;
            volatile const  uint32_t RESERVED2    : 1;
            volatile uint32_t FMCEN        : 1;
            volatile const  uint32_t RESERVED3    : 1;
            volatile uint32_t CRCEN        : 1;
            volatile const  uint32_t RESERVED4    : 10;
            volatile uint32_t PAEN         : 1;
            volatile uint32_t PBEN         : 1;
            volatile uint32_t PCEN         : 1;
            volatile uint32_t PDEN         : 1;
            volatile const  uint32_t RESERVED5    : 1;
            volatile uint32_t PFEN         : 1;
            volatile const  uint32_t RESERVED6    : 9;
        } AHBCLKEN_B;
    } ;

    union
    {
        volatile uint32_t APBCLKEN2;

        struct
        {
            volatile uint32_t SYSCFGEN     : 1;
            volatile const  uint32_t RESERVED1    : 8;
            volatile uint32_t ADCEN        : 1;
            volatile const  uint32_t RESERVED2    : 1;
            volatile uint32_t TMR1EN       : 1;
            volatile uint32_t SPI1EN       : 1;
            volatile const  uint32_t RESERVED3    : 1;
            volatile uint32_t USART1EN     : 1;
            volatile const  uint32_t RESERVED4    : 1;
            volatile uint32_t TMR15EN      : 1;
            volatile uint32_t TMR16EN      : 1;
            volatile uint32_t TMR17EN      : 1;
            volatile const  uint32_t RESERVED5    : 3;
            volatile uint32_t DBGEN        : 1;
            volatile const  uint32_t RESERVED6    : 9;
        } APBCLKEN2_B;
    } ;

     
    union
    {
        volatile uint32_t APBCLKEN1;

        struct
        {
            volatile const  uint32_t RESERVED1    : 1;
            volatile uint32_t TMR3EN       : 1;
            volatile const  uint32_t RESERVED2    : 2;
            volatile uint32_t TMR6EN       : 1;
            volatile const  uint32_t RESERVED3    : 3;
            volatile uint32_t TMR14EN      : 1;
            volatile const  uint32_t RESERVED4    : 2;
            volatile uint32_t WWDTEN       : 1;
            volatile const  uint32_t RESERVED5    : 2;
            volatile uint32_t SPI2EN       : 1;
            volatile const  uint32_t RESERVED6    : 2;
            volatile uint32_t USART2EN     : 1;
            volatile const  uint32_t RESERVED7    : 3;
            volatile uint32_t I2C1EN       : 1;
            volatile uint32_t I2C2EN       : 1;
            volatile const  uint32_t RESERVED8    : 5;
            volatile uint32_t PMUEN        : 1;
            volatile const  uint32_t RESERVED9    : 3;
        } APBCLKEN1_B;
    } ;

     
    union
    {
        volatile uint32_t BDCTRL;

        struct
        {
            volatile uint32_t LSEEN      : 1;
            volatile const  uint32_t LSERDYFLG  : 1;
            volatile uint32_t LSEBCFG    : 1;
            volatile uint32_t LSEDRVCFG  : 2;
            volatile const  uint32_t RESERVED1  : 3;
            volatile uint32_t RTCSRCSEL  : 2;
            volatile const  uint32_t RESERVED2  : 5;
            volatile uint32_t RTCCLKEN   : 1;
            volatile uint32_t BDRST      : 1;
            volatile const  uint32_t RESERVED3  : 15;
        } BDCTRL_B;
    } ;

     
    union
    {
        volatile uint32_t CSTS;

        struct
        {
            volatile uint32_t LSIEN      : 1;
            volatile const  uint32_t LSIRDYFLG  : 1;
            volatile const  uint32_t RESERVED1  : 21;
            volatile const  uint32_t PWRRSTFLG  : 1;
            volatile uint32_t RSTFLGCLR  : 1;
            volatile const  uint32_t OBRSTFLG   : 1;
            volatile const  uint32_t PINRSTFLG  : 1;
            volatile const  uint32_t PODRSTFLG  : 1;
            volatile const  uint32_t SWRSTFLG   : 1;
            volatile const  uint32_t IWDTRSTFLG : 1;
            volatile const  uint32_t WWDTRSTFLG : 1;
            volatile const  uint32_t LPWRRSTFLG : 1;
        } CSTS_B;
    } ;

     
    union
    {
        volatile uint32_t AHBRST;

        struct
        {
            volatile const  uint32_t RESERVED1  : 17;
            volatile uint32_t PARST      : 1;
            volatile uint32_t PBRST      : 1;
            volatile uint32_t PCRST      : 1;
            volatile uint32_t PDRST      : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t PFRST      : 1;
            volatile const  uint32_t RESERVED3  : 9;
        } AHBRST_B;
    } ;

     
    union
    {
        volatile uint32_t CFG2;

        struct
        {
            volatile uint32_t PLLDIVCFG  : 4;
            volatile const  uint32_t RESERVED1  : 28;
        } CFG2_B;
    } ;

     
    union
    {
        volatile uint32_t CFG3;

        struct
        {
            volatile uint32_t USART1SEL  : 2;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t I2C1SEL    : 1;
            volatile const  uint32_t RESERVED2  : 3;
            volatile uint32_t ADCSEL     : 1;
            volatile const  uint32_t RESERVED3  : 23;
        } CFG3_B;
    } ;

    union
    {
        volatile uint32_t CTRL2;

        struct
        {
            volatile uint32_t HSI14EN    : 1;
            volatile const  uint32_t HSI14RDFLG : 1;
            volatile uint32_t HSI14TO    : 1;
            volatile uint32_t HSI14TRM   : 5;
            volatile const  uint32_t HSI14CAL   : 8;
            volatile const  uint32_t RESERVED1  : 16;
        } CTRL2_B;
    } ;
} RCM_T;



 

typedef struct
{

     
    union
    {
        volatile uint32_t TIME;

        struct
        {
            volatile uint32_t SECU       : 4;
            volatile uint32_t SECT       : 3;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t MINU       : 4;
            volatile uint32_t MINT       : 3;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t HRU        : 4;
            volatile uint32_t HRT        : 2;
            volatile uint32_t TIMEFCFG   : 1;
            volatile const  uint32_t RESERVED3  : 9;
        } TIME_B;
    } ;

     
    union
    {
        volatile uint32_t DATE;

        struct
        {
            volatile uint32_t DAYU       : 4;
            volatile uint32_t DAYT       : 2;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t MONU       : 4;
            volatile uint32_t MONT       : 1;
            volatile uint32_t WEEKSEL    : 3;
            volatile uint32_t YRU        : 4;
            volatile uint32_t YRT        : 4;
            volatile const  uint32_t RESERVED2  : 8;
        } DATE_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL;

        struct
        {
            volatile const  uint32_t RESERVED1  : 3;
            volatile uint32_t TSETECFG   : 1;
            volatile uint32_t RCLKDEN    : 1;
            volatile uint32_t RCMCFG     : 1;
            volatile uint32_t TIMEFCFG   : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile uint32_t ALREN      : 1;
            volatile const  uint32_t RESERVED3  : 2;
            volatile uint32_t TSEN       : 1;
            volatile uint32_t ALRIEN     : 1;
            volatile const  uint32_t RESERVED4  : 2;
            volatile uint32_t TSIEN      : 1;
            volatile  uint32_t STCCFG     : 1;
            volatile  uint32_t WTCCFG     : 1;
            volatile uint32_t BAKP       : 1;
            volatile uint32_t CALOSEL    : 1;
            volatile uint32_t POLCFG     : 1;
            volatile uint32_t OUTSEL     : 2;
            volatile uint32_t CALOEN     : 1;
            volatile const  uint32_t RESERVED5  : 8;
        } CTRL_B;
    } ;

     
    union
    {
        volatile uint32_t STS;

        struct
        {
            volatile const  uint32_t ALRWFLG    : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t SOPFLG     : 1;
            volatile const  uint32_t INITSFLG   : 1;
            volatile uint32_t RSFLG      : 1;
            volatile const  uint32_t RINITFLG   : 1;
            volatile uint32_t INITEN     : 1;
            volatile uint32_t ALRAFLG    : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile uint32_t TSFLG      : 1;
            volatile uint32_t TSOVRFLG   : 1;
            volatile uint32_t TP1FLG     : 1;
            volatile uint32_t TP2FLG     : 1;
            volatile const  uint32_t TP3FLG     : 1;
            volatile const  uint32_t RCALPFLG   : 1;
            volatile const  uint32_t RESERVED3  : 15;
        } STS_B;
    } ;

     
    union
    {
        volatile uint32_t PSC;

        struct
        {
            volatile uint32_t SPSC       : 15;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t APSC       : 7;
            volatile const  uint32_t RESERVED2  : 9;
        } PSC_B;
    } ;

    volatile const  uint32_t  RESERVED[2];

     
    union
    {
        volatile uint32_t ALRMA;

        struct
        {
            volatile uint32_t SECU       : 4;
            volatile uint32_t SECT       : 3;
            volatile uint32_t SECMEN     : 1;
            volatile uint32_t MINU       : 4;
            volatile uint32_t MINT       : 3;
            volatile uint32_t MINMEN     : 1;
            volatile uint32_t HRU        : 4;
            volatile uint32_t HRT        : 2;
            volatile uint32_t TIMEFCFG   : 1;
            volatile uint32_t HRMEN      : 1;
            volatile uint32_t DAYU       : 4;
            volatile uint32_t DAYT       : 2;
            volatile uint32_t WEEKSEL    : 1;
            volatile uint32_t DATEMEN    : 1;
        } ALRMA_B;
    } ;

    volatile const  uint32_t  RESERVED1;

     
    union
    {
        volatile  uint32_t WRPROT;

        struct
        {
            volatile  uint32_t KEY        : 8;
            volatile const  uint32_t RESERVED1  : 24;
        } WRPROT_B;
    } ;

     
    union
    {
        volatile const  uint32_t SUBSEC;

        struct
        {
            volatile const  uint32_t SUBSEC     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } SUBSEC_B;
    } ;

     
    union
    {
        volatile  uint32_t SHIFT;

        struct
        {
            volatile  uint32_t SFSEC      : 15;
            volatile const  uint32_t RESERVED1  : 16;
            volatile  uint32_t ADD1SECEN  : 1;
        } SHIFT_B;
    } ;

     
    union
    {
        volatile const  uint32_t TSTIME;

        struct
        {
            volatile const  uint32_t SECU       : 4;
            volatile const  uint32_t SECT       : 3;
            volatile const  uint32_t RESERVED1  : 1;
            volatile const  uint32_t MINU       : 4;
            volatile const  uint32_t MINT       : 3;
            volatile const  uint32_t RESERVED2  : 1;
            volatile const  uint32_t HRU        : 4;
            volatile const  uint32_t HRT        : 2;
            volatile const  uint32_t TIMEFCFG   : 1;
            volatile const  uint32_t RESERVED3  : 9;
        } TSTIME_B;
    } ;

     
    union
    {
        volatile const  uint32_t TSDATE;

        struct
        {
            volatile const  uint32_t DAYU       : 4;
            volatile const  uint32_t DAYT       : 2;
            volatile const  uint32_t RESERVED1  : 2;
            volatile const  uint32_t MONU       : 4;
            volatile const  uint32_t MONT       : 1;
            volatile const  uint32_t WEEKSEL    : 3;
            volatile const  uint32_t RESERVED2  : 16;
        } TSDATE_B;
    } ;

     
    union
    {
        volatile const  uint32_t TSSUBSEC;

        struct
        {
            volatile const  uint32_t SUBSEC     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } TSSUBSEC_B;
    } ;

     
    union
    {
        volatile uint32_t CAL;

        struct
        {
            volatile uint32_t RECALF     : 9;
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t CAL16CFG   : 1;
            volatile uint32_t CAL8CFG    : 1;
            volatile uint32_t ICALFEN    : 1;
            volatile const  uint32_t RESERVED2  : 16;
        } CAL_B;
    } ;

     
    union
    {
        volatile uint32_t TACFG;

        struct
        {
            volatile uint32_t TP1EN      : 1;
            volatile uint32_t TP1ALCFG   : 1;
            volatile uint32_t TPIEN      : 1;
            volatile uint32_t TP2EN      : 1;
            volatile uint32_t TP2ALCFG   : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t TPTSEN     : 1;
            volatile uint32_t TPSFSEL    : 3;
            volatile uint32_t TPFCSEL    : 2;
            volatile uint32_t TPPRDUSEL  : 2;
            volatile uint32_t TPPUDIS    : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile uint32_t PC13VAL    : 1;
            volatile uint32_t PC13EN     : 1;
            volatile uint32_t PC14VAL    : 1;
            volatile uint32_t PC14EN     : 1;
            volatile uint32_t PC15VAL    : 1;
            volatile uint32_t PC15EN     : 1;
            volatile const  uint32_t RESERVED3  : 8;
        } TACFG_B;
    } ;

     
    union
    {
        volatile uint32_t ALRMASS;

        struct
        {
            volatile uint32_t SUBSEC     : 15;
            volatile const  uint32_t RESERVED1  : 9;
            volatile uint32_t MASKSEL    : 4;
            volatile const  uint32_t RESERVED2  : 4;
        } ALRMASS_B;
    } ;

    volatile const  uint32_t RESERVED2[2];

    union
    {
        volatile uint32_t BAKP0;

        struct
        {
            volatile uint32_t BAKP       : 32;
        } BAKP0_B;
    } ;

    union
    {
        volatile uint32_t BAKP1;

        struct
        {
            volatile uint32_t BAKP       : 32;
        } BAKP1_B;
    } ;
    union
    {
        volatile uint32_t BAKP2;

        struct
        {
            volatile uint32_t BAKP       : 32;
        } BAKP2_B;
    } ;
    union
    {
        volatile uint32_t BAKP3;

        struct
        {
            volatile uint32_t BAKP       : 32;
        } BAKP3_B;
    } ;
    union
    {
        volatile uint32_t BAKP4;

        struct
        {
            volatile uint32_t BAKP       : 32;
        } BAKP4_B;
    } ;
} RTC_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t CTRL1;

        struct
        {
            volatile uint32_t CPHA       : 1;
            volatile uint32_t CPOL       : 1;
            volatile uint32_t MSMCFG     : 1;
            volatile uint32_t BRSEL      : 3;
            volatile uint32_t SPIEN      : 1;
            volatile uint32_t LSBSEL     : 1;
            volatile uint32_t ISSEL      : 1;
            volatile uint32_t SSEN       : 1;
            volatile uint32_t RXOMEN     : 1;
            volatile uint32_t CRCLSEL    : 1;
            volatile uint32_t CRCNXT     : 1;
            volatile uint32_t CRCEN      : 1;
            volatile uint32_t BMOEN      : 1;
            volatile uint32_t BMEN       : 1;
            volatile const  uint32_t RESERVED1  : 16;
        } CTRL1_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL2;

        struct
        {
            volatile uint32_t RXDEN      : 1;
            volatile uint32_t TXDEN      : 1;
            volatile uint32_t SSOEN      : 1;
            volatile uint32_t NSSPEN     : 1;
            volatile uint32_t FRFCFG     : 1;
            volatile uint32_t ERRIEN     : 1;
            volatile uint32_t RXBNEIEN   : 1;
            volatile uint32_t TXBEIEN    : 1;
            volatile uint32_t DSCFG      : 4;
            volatile uint32_t FRTCFG     : 1;
            volatile uint32_t LDRX       : 1;
            volatile uint32_t LDTX       : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } CTRL2_B;
    } ;

     
    union
    {
        volatile uint32_t STS;

        struct
        {
            volatile const  uint32_t RXBNEFLG   : 1;
            volatile const  uint32_t TXBEFLG    : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t CRCEFLG    : 1;
            volatile const  uint32_t MEFLG      : 1;
            volatile const  uint32_t OVRFLG     : 1;
            volatile const  uint32_t BSYFLG     : 1;
            volatile const  uint32_t FREFLG     : 1;
            volatile const  uint32_t FRLSEL     : 2;
            volatile const  uint32_t FTLSEL     : 2;
            volatile const  uint32_t RESERVED2  : 19;
        } STS_B;
    } ;

     
    union
    {
        volatile uint32_t DATA;

        struct
        {
            volatile uint32_t DATA       : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } DATA_B;
    } ;

     
    union
    {
        volatile uint32_t CRCPOLY;

        struct
        {
            volatile uint32_t CRCPOLY    : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CRCPOLY_B;
    } ;

     
    union
    {

        volatile const  uint32_t RXCRC;

        struct
        {
            volatile const  uint32_t RXCRC      : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } RXCRC_B;
    } ;

     
    union
    {

        volatile const  uint32_t TXCRC;

        struct
        {
            volatile const  uint32_t TXCRC      : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } TXCRC_B;
    } ;
} SPI_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t CFG1;

        struct
        {
            volatile uint32_t MMSEL        : 2;
            volatile const  uint32_t RESERVED1    : 6;
            volatile uint32_t ADCDMARMP    : 1;
            volatile uint32_t USART1TXRMP  : 1;
            volatile uint32_t USART1RXRMP  : 1;
            volatile uint32_t TMR16DMARMP  : 1;
            volatile uint32_t TMR17DMARMP  : 1;
            volatile const  uint32_t RESERVED2    : 3;
            volatile uint32_t I2CPB6FMP    : 1;
            volatile uint32_t I2CPB7FMP    : 1;
            volatile uint32_t I2CPB8FMP    : 1;
            volatile uint32_t I2CPB9FMP    : 1;
            volatile uint32_t I2C1FMP      : 1;
            volatile const  uint32_t RESERVED3    : 1;
            volatile uint32_t I2CPA9FMP    : 1;
            volatile uint32_t I2CPA10FMP   : 1;
            volatile const  uint32_t RESERVED4    : 8;
        } CFG1_B;
    } ;
    volatile const  uint32_t  RESERVED;

     
    union
    {

        volatile uint32_t EINTCFG1;

        struct
        {
            volatile uint32_t EINT0      : 4;
            volatile uint32_t EINT1      : 4;
            volatile uint32_t EINT2      : 4;
            volatile uint32_t EINT3      : 4;
            volatile const  uint32_t RESERVED1  : 16;
        } EINTCFG1_B;
    } ;

     
    union
    {
        volatile uint32_t EINTCFG2;

        struct
        {
            volatile uint32_t EINT4      : 4;
            volatile uint32_t EINT5      : 4;
            volatile uint32_t EINT6      : 4;
            volatile uint32_t EINT7      : 4;
            volatile const  uint32_t RESERVED1  : 16;
        } EINTCFG2_B;
    } ;

     
    union
    {
        volatile uint32_t EINTCFG3;

        struct
        {
            volatile uint32_t EINT8      : 4;
            volatile uint32_t EINT9      : 4;
            volatile uint32_t EINT10     : 4;
            volatile uint32_t EINT11     : 4;
            volatile const  uint32_t RESERVED1  : 16;
        } EINTCFG3_B;
    } ;

     
    union
    {
        volatile uint32_t EINTCFG4;

        struct
        {
            volatile uint32_t EINT12     : 4;
            volatile uint32_t EINT13     : 4;
            volatile uint32_t EINT14     : 4;
            volatile uint32_t EINT15     : 4;
            volatile const  uint32_t RESERVED1  : 16;
        } EINTCFG4_B;
    } ;

     
    union
    {
        volatile uint32_t CFG2;

        struct
        {
            volatile uint32_t LOCK       : 1;
            volatile uint32_t SRAMLOCK   : 1;
            volatile const  uint32_t RESERVED1  : 6;
            volatile uint32_t SRAMEFLG   : 1;
            volatile const  uint32_t RESERVED2  : 23;
        } CFG2_B;
    } ;
} SYSCFG_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t CTRL1;

        struct
        {
            volatile uint32_t CNTEN      : 1;
            volatile uint32_t UD         : 1;
            volatile uint32_t URSSEL     : 1;
            volatile uint32_t SPMEN      : 1;
            volatile uint32_t CNTDIR     : 1;
            volatile uint32_t CAMSEL     : 2;
            volatile uint32_t ARPEN      : 1;
            volatile uint32_t CLKDIV     : 2;
            volatile const  uint32_t RESERVED1  : 22;
        } CTRL1_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL2;

        struct
        {
            volatile uint32_t CCPEN      : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t CCUSEL     : 1;
            volatile uint32_t CCDSEL     : 1;
            volatile uint32_t MMSEL      : 3;
            volatile uint32_t TI1SEL     : 1;
            volatile uint32_t OC1OIS     : 1;
            volatile uint32_t OC1NOIS    : 1;
            volatile uint32_t OC2OIS     : 1;
            volatile uint32_t OC2NOIS    : 1;
            volatile uint32_t OC3OIS     : 1;
            volatile uint32_t OC3NOIS    : 1;
            volatile uint32_t OC4OIS     : 1;
            volatile const  uint32_t RESERVED2  : 17;
        } CTRL2_B;
    } ;

     
    union
    {
        volatile uint32_t SMCTRL;

        struct
        {
            volatile uint32_t SMFSEL     : 3;
            volatile uint32_t OCCSEL     : 1;
            volatile uint32_t TRGSEL     : 3;
            volatile uint32_t MSMEN      : 1;
            volatile uint32_t ETFCFG     : 4;
            volatile uint32_t ETPCFG     : 2;
            volatile uint32_t ECEN       : 1;
            volatile uint32_t ETPOL      : 1;
            volatile const  uint32_t RESERVED1  : 16;
        } SMCTRL_B;
    } ;

     
    union
    {
        volatile uint32_t DIEN;

        struct
        {
            volatile uint32_t UIEN       : 1;
            volatile uint32_t CC1IEN     : 1;
            volatile uint32_t CC2IEN     : 1;
            volatile uint32_t CC3IEN     : 1;
            volatile uint32_t CC4IEN     : 1;
            volatile uint32_t COMIEN     : 1;
            volatile uint32_t TRGIEN     : 1;
            volatile uint32_t BRKIEN     : 1;
            volatile uint32_t UDIEN      : 1;
            volatile uint32_t CC1DEN     : 1;
            volatile uint32_t CC2DEN     : 1;
            volatile uint32_t CC3DEN     : 1;
            volatile uint32_t CC4DEN     : 1;
            volatile uint32_t COMDEN     : 1;
            volatile uint32_t TRGDEN     : 1;
            volatile const  uint32_t RESERVED1  : 17;
        } DIEN_B;
    } ;

     
    union
    {
        volatile uint32_t STS;

        struct
        {
            volatile uint32_t UIFLG      : 1;
            volatile uint32_t CC1IFLG    : 1;
            volatile uint32_t CC2IFLG    : 1;
            volatile uint32_t CC3IFLG    : 1;
            volatile uint32_t CC4IFLG    : 1;
            volatile uint32_t COMIFLG    : 1;
            volatile uint32_t TRGIFLG    : 1;
            volatile uint32_t BRKIFLG    : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t CC1RCFLG   : 1;
            volatile uint32_t CC2RCFLG   : 1;
            volatile uint32_t CC3RCFLG   : 1;
            volatile uint32_t CC4RCFLG   : 1;
            volatile const  uint32_t RESERVED2  : 19;
        } STS_B;
    } ;

     
    union
    {
        volatile  uint32_t CEG;

        struct
        {
            volatile  uint32_t UEG        : 1;
            volatile  uint32_t CC1EG      : 1;
            volatile  uint32_t CC2EG      : 1;
            volatile  uint32_t CC3EG      : 1;
            volatile  uint32_t CC4EG      : 1;
            volatile  uint32_t COMG       : 1;
            volatile  uint32_t TEG        : 1;
            volatile  uint32_t BEG        : 1;
            volatile const  uint32_t RESERVED1  : 24;
        } CEG_B;
    } ;

    union
    {
         
        union
        {
            volatile uint32_t CCM1_OUTPUT;

            struct
            {
                volatile uint32_t CC1SEL     : 2;
                volatile uint32_t OC1FEN     : 1;
                volatile uint32_t OC1PEN     : 1;
                volatile uint32_t OC1MOD     : 3;
                volatile uint32_t OC1CEN     : 1;
                volatile uint32_t CC2SEL     : 2;
                volatile uint32_t OC2FEN     : 1;
                volatile uint32_t OC2PEN     : 1;
                volatile uint32_t OC2MOD     : 3;
                volatile uint32_t OC2CEN     : 1;
                volatile const  uint32_t RESERVED1  : 16;
            } CCM1_OUTPUT_B;
        } ;

         
        union
        {
            volatile uint32_t CCM1_INPUT;

            struct
            {
                volatile uint32_t CC1SEL     : 2;
                volatile uint32_t IC1PSC     : 2;
                volatile uint32_t IC1F       : 4;
                volatile uint32_t CC2SEL     : 2;
                volatile uint32_t IC2PSC     : 2;
                volatile uint32_t IC2F       : 4;
                volatile const  uint32_t RESERVED1  : 16;
            } CCM1_INPUT_B;
        } ;
    };

    union
    {
         
        union
        {
            volatile uint32_t CCM2_OUTPUT;

            struct
            {
                volatile uint32_t CC3SEL     : 2;
                volatile uint32_t OC3FEN     : 1;
                volatile uint32_t OC3PEN     : 1;
                volatile uint32_t OC3MOD     : 3;
                volatile uint32_t OC3CEN     : 1;
                volatile uint32_t CC4SEL     : 2;
                volatile uint32_t OC4FEN     : 1;
                volatile uint32_t OC4PEN     : 1;
                volatile uint32_t OC4MOD     : 3;
                volatile uint32_t OC4CEN     : 1;
                volatile const  uint32_t RESERVED1  : 16;
            } CCM2_OUTPUT_B;
        } ;

         
        union
        {
            volatile uint32_t CCM2_INPUT;

            struct
            {
                volatile uint32_t CC3SEL     : 2;
                volatile uint32_t IC3PSC     : 2;
                volatile uint32_t IC3F       : 4;
                volatile uint32_t CC4SEL     : 2;
                volatile uint32_t IC4PSC     : 2;
                volatile uint32_t IC4F       : 4;
                volatile const  uint32_t RESERVED1  : 16;
            } CCM2_INPUT_B;
        } ;
    };

     
    union
    {
        volatile uint32_t CCEN;

        struct
        {
            volatile uint32_t CC1EN      : 1;
            volatile uint32_t CC1POL     : 1;
            volatile uint32_t CC1NEN     : 1;
            volatile uint32_t CC1NPOL    : 1;
            volatile uint32_t CC2EN      : 1;
            volatile uint32_t CC2POL     : 1;
            volatile uint32_t CC2NEN     : 1;
            volatile uint32_t CC2NPOL    : 1;
            volatile uint32_t CC3EN      : 1;
            volatile uint32_t CC3POL     : 1;
            volatile uint32_t CC3NEN     : 1;
            volatile uint32_t CC3NPOL    : 1;
            volatile uint32_t CC4EN      : 1;
            volatile uint32_t CC4POL     : 1;
            volatile const  uint32_t RESERVED1  : 18;
        } CCEN_B;
    } ;

     
    union
    {
        volatile uint32_t CNT;

        struct
        {
            volatile uint32_t CNT        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CNT_B;
    } ;

     
    union
    {
        volatile uint32_t PSC;

        struct
        {
            volatile uint32_t PSC        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } PSC_B;
    } ;

     
    union
    {
        volatile uint32_t AUTORLD;

        struct
        {
            volatile uint32_t AUTORLD    : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } AUTORLD_B;
    } ;

     
    union
    {
        volatile uint32_t REPCNT;

        struct
        {
            volatile uint32_t REPCNT     : 8;
            volatile const  uint32_t RESERVED1  : 24;
        } REPCNT_B;
    } ;

     
    union
    {
        volatile uint32_t CC1;

        struct
        {
            volatile uint32_t CC1        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CC1_B;
    } ;

     
    union
    {
        volatile uint32_t CC2;

        struct
        {
            volatile uint32_t CC2        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CC2_B;
    } ;

     
    union
    {
        volatile uint32_t CC3;

        struct
        {
            volatile uint32_t CC3        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CC3_B;
    } ;

     
    union
    {
        volatile uint32_t CC4;

        struct
        {
            volatile uint32_t CC4        : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } CC4_B;
    } ;

     
    union
    {
        volatile uint32_t BDT;

        struct
        {
            volatile uint32_t DTS        : 8;
            volatile uint32_t LOCKCFG    : 2;
            volatile uint32_t IMOS       : 1;
            volatile uint32_t RMOS       : 1;
            volatile uint32_t BRKEN      : 1;
            volatile uint32_t BRKPOL     : 1;
            volatile uint32_t AOEN       : 1;
            volatile uint32_t MOEN       : 1;
            volatile const  uint32_t RESERVED1  : 16;
        } BDT_B;
    } ;

     
    union
    {
        volatile uint32_t DCTRL;

        struct
        {
            volatile uint32_t DBADDR     : 5;
            volatile const  uint32_t RESERVED1  : 3;
            volatile uint32_t DBLEN      : 5;
            volatile const  uint32_t RESERVED2  : 19;
        } DCTRL_B;
    } ;

     
    union
    {
        volatile uint32_t DMADDR;

        struct
        {
            volatile uint32_t DMADDR     : 16;
            volatile const  uint32_t RESERVED1  : 16;
        } DMADDR_B;
    } ;

     
    union
    {
        volatile uint32_t OPT;

        struct
        {
            volatile uint32_t RMPSEL     : 2;
            volatile const  uint32_t RESERVED1  : 30;
        } OPT_B;
    } ;
} TMR_T;



 

typedef struct
{
     
    union
    {
        volatile uint32_t CTRL1;

        struct
        {
            volatile uint32_t UEN        : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t RXEN       : 1;
            volatile uint32_t TXEN       : 1;
            volatile uint32_t IDLEIEN    : 1;
            volatile uint32_t RXBNEIEN   : 1;
            volatile uint32_t TXCIEN     : 1;
            volatile uint32_t TXBEIEN    : 1;
            volatile uint32_t PEIEN      : 1;
            volatile uint32_t PCFG       : 1;
            volatile uint32_t PCEN       : 1;
            volatile uint32_t WUPMCFG    : 1;
            volatile uint32_t DBLCFG0    : 1;
            volatile uint32_t RXMUTEEN   : 1;
            volatile uint32_t CMIEN      : 1;
            volatile uint32_t OSMCFG     : 1;
            volatile uint32_t DDLTEN     : 5;
            volatile uint32_t DLTEN      : 5;
            volatile uint32_t RXTOIEN    : 1;
            volatile const  uint32_t RESERVED2  : 1;
            volatile const  uint32_t RESERVED3  : 4;
        } CTRL1_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL2;

        struct
        {
            volatile const  uint32_t RESERVED1  : 4;
            volatile uint32_t ADDRLEN    : 1;
            volatile const  uint32_t RESERVED2  : 3;
            volatile uint32_t LBCPOEN    : 1;
            volatile uint32_t CPHA       : 1;
            volatile uint32_t CPOL       : 1;
            volatile uint32_t CLKEN      : 1;
            volatile uint32_t STOPCFG    : 2;
            volatile const  uint32_t RESERVED3  : 1;
            volatile uint32_t SWAPEN     : 1;
            volatile uint32_t RXINVEN    : 1;
            volatile uint32_t TXINVEN    : 1;
            volatile uint32_t BINVEN     : 1;
            volatile uint32_t MSBFEN     : 1;
            volatile uint32_t ABRDEN     : 1;
            volatile uint32_t ABRDCFG    : 2;
            volatile uint32_t RXTODEN    : 1;
            volatile uint32_t ADDRL      : 4;
            volatile uint32_t ADDRH      : 4;
        } CTRL2_B;
    } ;

     
    union
    {
        volatile uint32_t CTRL3;

        struct
        {
            volatile uint32_t ERRIEN     : 1;
            volatile const  uint32_t RESERVED1  : 2;
            volatile uint32_t HDEN       : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile uint32_t DMARXEN    : 1;
            volatile uint32_t DMATXEN    : 1;
            volatile uint32_t RTSEN      : 1;
            volatile uint32_t CTSEN      : 1;
            volatile uint32_t CTSIEN     : 1;
            volatile uint32_t SAMCFG     : 1;
            volatile uint32_t OVRDEDIS   : 1;
            volatile uint32_t DDISRXEEN  : 1;
            volatile uint32_t DEN        : 1;
            volatile uint32_t DPCFG      : 1;
            volatile const  uint32_t RESERVED3  : 16;
        } CTRL3_B;
    } ;

     
    union
    {
        volatile uint32_t BR;

        struct
        {
            volatile uint32_t FBR        : 4;
            volatile uint32_t IBR        : 12;
            volatile const  uint32_t RESERVED1  : 16;
        } BR_B;
    } ;

    volatile const  uint32_t  RESERVED1;
     
    union
    {
        volatile uint32_t RXTO;

        struct
        {
            volatile uint32_t RXTO       : 24;
            volatile const  uint32_t RESERVED1  : 8;
        } RXTO_B;
    } ;

     
    union
    {
        volatile uint32_t REQUEST;

        struct
        {
            volatile uint32_t ABRDQ      : 1;
            volatile uint32_t TXBFQ      : 1;
            volatile uint32_t MUTEQ      : 1;
            volatile uint32_t RXDFQ      : 1;
            volatile const  uint32_t RESERVED1  : 28;
        } REQUEST_B;
    } ;

     
    union
    {
        volatile const  uint32_t STS;

        struct
        {
            volatile const  uint32_t PEFLG      : 1;
            volatile const  uint32_t FEFLG      : 1;
            volatile const  uint32_t NEFLG      : 1;
            volatile const  uint32_t OVREFLG    : 1;
            volatile const  uint32_t IDLEFLG    : 1;
            volatile const  uint32_t RXBNEFLG   : 1;
            volatile const  uint32_t TXCFLG     : 1;
            volatile const  uint32_t TXBEFLG    : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile const  uint32_t CTSFLG     : 1;
            volatile const  uint32_t CTSCFG     : 1;
            volatile const  uint32_t RXTOFLG    : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile const  uint32_t ABRDEFLG   : 1;
            volatile const  uint32_t ABRDFLG    : 1;
            volatile const  uint32_t BSYFLG     : 1;
            volatile const  uint32_t CMFLG      : 1;
            volatile const  uint32_t TXBFFLG    : 1;
            volatile const  uint32_t RXWFMUTE   : 1;
            volatile const  uint32_t RESERVED3  : 12;
        } STS_B;
    } ;

     
    union
    {
        volatile uint32_t INTFCLR;

        struct
        {
            volatile uint32_t PECLR      : 1;
            volatile uint32_t FECLR      : 1;
            volatile uint32_t NECLR      : 1;
            volatile uint32_t OVRECLR    : 1;
            volatile uint32_t IDLECLR    : 1;
            volatile const  uint32_t RESERVED1  : 1;
            volatile uint32_t TXCCLR     : 1;
            volatile const  uint32_t RESERVED2  : 2;
            volatile uint32_t CTSCLR     : 1;
            volatile const  uint32_t RESERVED3  : 1;
            volatile uint32_t RXTOCLR    : 1;
            volatile const  uint32_t RESERVED4  : 5;
            volatile uint32_t CMCLR      : 1;
            volatile const  uint32_t RESERVED6  : 14;
        } INTFCLR_B;
    } ;

     
    union
    {
        volatile const  uint32_t RXDATA;

        struct
        {
            volatile const  uint32_t RXDATA     : 9;
            volatile const  uint32_t RESERVED1  : 23;
        } RXDATA_B;
    } ;

     
    union
    {
        volatile uint32_t TXDATA;

        struct
        {
            volatile uint32_t TXDATA     : 9;
            volatile const  uint32_t RESERVED1  : 23;
        } TXDATA_B;
    } ;
} USART_T;



 

typedef struct
{
    union
    {
         
        volatile uint32_t CTRL;

        struct
        {
            volatile uint32_t CNT        : 7;
            volatile uint32_t WWDTEN     : 1;
            volatile const  uint32_t RESERVED1  : 24;
        } CTRL_B;
    } ;

    union
    {
         
        volatile uint32_t CFG;

        struct
        {
            volatile uint32_t WIN        : 7;
            volatile uint32_t TBPSC      : 2;
            volatile uint32_t EWIEN      : 1;
            volatile const  uint32_t RESERVED1  : 22;
        } CFG_B;
    } ;

    union
    {
         
        volatile uint32_t STS;

        struct
        {
            volatile uint32_t EWIFLG     : 1;
            volatile const  uint32_t RESERVED1  : 31;
        } STS_B;
    } ;
} WWDT_T;


 



 

 

 

 

 


 




# 3586 "..\\Src\\apm32e030.h"

# 3597 "..\\Src\\apm32e030.h"

# 3604 "..\\Src\\apm32e030.h"












 



 

# 3640 "..\\Src\\apm32e030.h"

# 3647 "..\\Src\\apm32e030.h"







# 3661 "..\\Src\\apm32e030.h"

 



 

 
# 3701 "..\\Src\\apm32e030.h"















 







 
 
# 34 "..\\Driver\\APM32E030_StdPeriphDriver\\inc\\apm32e030_tmr.h"



 



 



 

 



 



 
typedef enum
{
    TMR_COUNTER_MODE_UP = 0,                 
    TMR_COUNTER_MODE_DOWN = 1,               
    TMR_COUNTER_MODE_CENTERALIGNED1 = 2,     
    TMR_COUNTER_MODE_CENTERALIGNED2 = 4,     
    TMR_COUNTER_MODE_CENTERALIGNED3 = 6      
} TMR_COUNTER_MODE_T;



 
typedef enum
{
    TMR_CKD_DIV1 = 0,     
    TMR_CKD_DIV2 = 1,     
    TMR_CKD_DIV4 = 2      
} TMR_CKD_T;



 
typedef enum
{
    TMR_PRESCALER_RELOAD_UPDATA = 0,     
    TMR_PRESCALER_RELOAD_IMMEDIATE = 1   
} TMR_PRESCALER_RELOAD_T;



 
typedef enum
{
    TMR_UPDATE_SOURCE_GLOBAL = 0,   

 
    TMR_UPDATE_SOURCE_REGULAR = 1    
} TMR_UPDATE_SOURCE_T;



 
typedef enum
{
    TMR_OPMODE_REPETITIVE = 0,   
    TMR_OPMODE_SINGLE = 1        
} TMR_OPMODE_T;



 
typedef enum
{
    TMR_RMOS_STATE_DISABLE = 0,      
    TMR_RMOS_STATE_ENABLE = 1        
} TMR_RMOS_STATE_T;



 
typedef enum
{
    TMR_IMOS_STATE_DISABLE = 0,      
    TMR_IMOS_STATE_ENABLE = 1        
} TMR_IMOS_STATE_T;



 
typedef enum
{
    TMR_LOCK_LEVEL_OFF = 0,   
    TMR_LOCK_LEVEL_1 = 1,     
    TMR_LOCK_LEVEL_2 = 2,     
    TMR_LOCK_LEVEL_3 = 3      
} TMR_LOCK_LEVEL_T;



 
typedef enum
{
    TMR_BREAK_STATE_DISABLE,   
    TMR_BREAK_STATE_ENABLE     
} TMR_BREAK_STATE_T;



 
typedef enum
{
    TMR_BREAK_POLARITY_LOW,   
    TMR_BREAK_POLARITY_HIGH   
} TMR_BREAK_POLARITY_T;



 
typedef enum
{
    TMR_AUTOMATIC_OUTPUT_DISABLE,   
    TMR_AUTOMATIC_OUTPUT_ENABLE     
} TMR_AUTOMATIC_OUTPUT_T;



 
typedef enum
{
    TMR_OC_MODE_TMRING     = 0x00,  
    TMR_OC_MODE_ACTIVE     = 0x01,  
    TMR_OC_MODE_INACTIVE   = 0x02,  
    TMR_OC_MODE_TOGGEL     = 0x03,  
    TMR_OC_MODE_LOWLEVEL   = 0x04,  
    TMR_OC_MODE_HIGHLEVEL  = 0x05,  
    TMR_OC_MODE_PWM1       = 0x06,  
    TMR_OC_MODE_PWM2       = 0x07   
} TMR_OC_MODE_T;



 
typedef enum
{
    TMR_OUTPUT_STATE_DISABLE,    
    TMR_OUTPUT_STATE_ENABLE      
} TMR_OC_OUTPUT_STATE_T;



 
typedef enum
{
    TMR_OUTPUT_NSTATE_DISABLE,   
    TMR_OUTPUT_NSTATE_ENABLE     
} TMR_OC_OUTPUT_NSTATE_T;



 
typedef enum
{
    TMR_OC_POLARITY_HIGH,   
    TMR_OC_POLARITY_LOW     
} TMR_OC_POLARITY_T;



 
typedef enum
{
    TMR_OC_NPOLARITY_HIGH,     
    TMR_OC_NPOLARITY_LOW       
} TMR_OC_NPOLARITY_T;



 
typedef enum
{
    TMR_OCIDLESTATE_RESET,   
    TMR_OCIDLESTATE_SET      
} TMR_OC_IDLE_STATE_T;



 
typedef enum
{
    TMR_OCNIDLESTATE_RESET,   
    TMR_OCNIDLESTATE_SET      
} TMR_OC_NIDLE_STATE_T;



 
typedef enum
{
    TMR_CHANNEL_1 = 0x0000,   
    TMR_CHANNEL_2 = 0x0004,   
    TMR_CHANNEL_3 = 0x0008,   
    TMR_CHANNEL_4 = 0x000C    
} TMR_CHANNEL_T;



 
typedef enum
{
    TMR_FORCEDACTION_INACTIVE = 0x04,   
    TMR_FORCEDACTION_ACTIVE   = 0x05    
} TMR_FORCED_ACTION_T;



 
typedef enum
{
    TMR_OC_PRELOAD_DISABLE,   
    TMR_OC_PRELOAD_ENABLE     
} TMR_OC_PRELOAD_T;



 
typedef enum
{
    TMR_OCFAST_DISABLE,   
    TMR_OCFAST_ENABLE     
} TMR_OCFAST_T;



 
typedef enum
{
    TMR_OCCLER_DISABLE,   
    TMR_OCCLER_ENABLE     
} TMR_OCCLER_T;



 
typedef enum
{
    TMR_OCCS_ETRF,          
    TMR_OCCS_OCREFCLR       
} TMR_OCCSEL_T;



 
typedef enum
{
    TMR_IC_POLARITY_RISING   = 0x00,   
    TMR_IC_POLARITY_FALLING  = 0x02,   
    TMR_IC_POLARITY_BOTHEDGE = 0x0A    
} TMR_IC_POLARITY_T;



 
typedef enum
{
    TMR_IC_SELECTION_DIRECT_TI   = 0x01,   
    TMR_IC_SELECTION_INDIRECT_TI = 0x02,   
    TMR_IC_SELECTION_TRC         = 0x03    
} TMR_IC_SELECTION_T;



 
typedef enum
{
    TMR_ICPSC_DIV1 = 0x00,    
    TMR_ICPSC_DIV2 = 0x01,    
    TMR_ICPSC_DIV4 = 0x02,    
    TMR_ICPSC_DIV8 = 0x03     
} TMR_IC_PRESCALER_T;



 
typedef enum
{
    TMR_INT_UPDATE = 0x0001,   
    TMR_INT_CH1    = 0x0002,   
    TMR_INT_CH2    = 0x0004,   
    TMR_INT_CH3    = 0x0008,   
    TMR_INT_CH4    = 0x0010,   
    TMR_INT_CCU    = 0x0020,   
    TMR_INT_TRG    = 0x0040,   
    TMR_INT_BRK    = 0x0080    
} TMR_INT_T;



 
typedef enum
{
    TMR_EVENT_UPDATE = 0x0001,   
    TMR_EVENT_CH1    = 0x0002,   
    TMR_EVENT_CH2    = 0x0004,   
    TMR_EVENT_CH3    = 0x0008,   
    TMR_EVENT_CH4    = 0x0010,   
    TMR_EVENT_CCU    = 0x0020,   
    TMR_EVENT_TRG    = 0x0040,   
    TMR_EVENT_BRK    = 0x0080    
} TMR_EVENT_T;



 
typedef enum
{
    TMR_INT_FLAG_UPDATE = 0x0001,   
    TMR_INT_FLAG_CH1    = 0x0002,   
    TMR_INT_FLAG_CH2    = 0x0004,   
    TMR_INT_FLAG_CH3    = 0x0008,   
    TMR_INT_FLAG_CH4    = 0x0010,   
    TMR_INT_FLAG_CCU    = 0x0020,   
    TMR_INT_FLAG_TRG    = 0x0040,   
    TMR_INT_FLAG_BRK    = 0x0080    
} TMR_INT_FLAG_T;



 
typedef enum
{
    TMR_FLAG_UPDATE  = 0x0001,   
    TMR_FLAG_CH1     = 0x0002,   
    TMR_FLAG_CH2     = 0x0004,   
    TMR_FLAG_CH3     = 0x0008,   
    TMR_FLAG_CH4     = 0x0010,   
    TMR_FLAG_CCU     = 0x0020,   
    TMR_FLAG_TRG     = 0x0040,   
    TMR_FLAG_BRK     = 0x0080,   
    TMR_FLAG_CH1OC   = 0x0200,   
    TMR_FLAG_CH2OC   = 0x0400,   
    TMR_FLAG_CH3OC   = 0x0800,   
    TMR_FLAG_CH4OC   = 0x1000    
} TMR_FLAG_T;



 
typedef enum
{
    TMR_DMABASE_CTRL1   = 0x0000,   
    TMR_DMABASE_CTRL2   = 0x0001,   
    TMR_DMABASE_SMCTRL  = 0x0002,   
    TMR_DMABASE_DIEN    = 0x0003,   
    TMR_DMABASE_STS     = 0x0004,   
    TMR_DMABASE_CEG     = 0x0005,   
    TMR_DMABASE_CCM1    = 0x0006,   
    TMR_DMABASE_CCM2    = 0x0007,   
    TMR_DMABASE_CHCTRL  = 0x0008,   
    TMR_DMABASE_CNT     = 0x0009,   
    TMR_DMABASE_DIV     = 0x000A,   
    TMR_DMABASE_AUTORLD = 0x000B,   
    TMR_DMABASE_REPCNT  = 0x000C,   
    TMR_DMABASE_CH1CC   = 0x000D,   
    TMR_DMABASE_CH2CC   = 0x000E,   
    TMR_DMABASE_CH3CC   = 0x000F,   
    TMR_DMABASE_CH4CC   = 0x0010,   
    TMR_DMABASE_BDT     = 0x0011,   
    TMR_DMABASE_DMAB    = 0x0012    
} TMR_DMA_BASE_ADDERSS_T;



 
typedef enum
{
    TMR_DMA_BURSTLENGHT_1TRANSFER   = 0x0000,   
    TMR_DMA_BURSTLENGHT_2TRANSFERS  = 0x0100,   
    TMR_DMA_BURSTLENGHT_3TRANSFERS  = 0x0200,   
    TMR_DMA_BURSTLENGHT_4TRANSFERS  = 0x0300,   
    TMR_DMA_BURSTLENGHT_5TRANSFERS  = 0x0400,   
    TMR_DMA_BURSTLENGHT_6TRANSFERS  = 0x0500,   
    TMR_DMA_BURSTLENGHT_7TRANSFERS  = 0x0600,   
    TMR_DMA_BURSTLENGHT_8TRANSFERS  = 0x0700,   
    TMR_DMA_BURSTLENGHT_9TRANSFERS  = 0x0800,   
    TMR_DMA_BURSTLENGHT_10TRANSFERS = 0x0900,   
    TMR_DMA_BURSTLENGHT_11TRANSFERS = 0x0A00,   
    TMR_DMA_BURSTLENGHT_12TRANSFERS = 0x0B00,   
    TMR_DMA_BURSTLENGHT_13TRANSFERS = 0x0C00,   
    TMR_DMA_BURSTLENGHT_14TRANSFERS = 0x0D00,   
    TMR_DMA_BURSTLENGHT_15TRANSFERS = 0x0E00,   
    TMR_DMA_BURSTLENGHT_16TRANSFERS = 0x0F00,   
    TMR_DMA_BURSTLENGHT_17TRANSFERS = 0x1000,   
    TMR_DMA_BURSTLENGHT_18TRANSFERS = 0x1100,   
} TMR_DMA_BURST_LENGHT_T;



 
typedef enum
{
    TMR_DMA_UPDATE    = 0x0100,   
    TMR_DMA_CH1       = 0x0200,   
    TMR_DMA_CH2       = 0x0400,   
    TMR_DMA_CH3       = 0x0800,   
    TMR_DMA_CH4       = 0x1000,   
    TMR_DMA_CCU       = 0x2000,   
    TMR_DMA_TRG       = 0x4000    
} TMR_DMA_SOUCES_T;



 
typedef enum
{
    TMR_TS_ITR0     = 0x00,   
    TMR_TS_ITR1     = 0x01,   
    TMR_TS_ITR2     = 0x02,   
    TMR_TS_ITR3     = 0x03,   
    TMR_TS_TI1F_ED  = 0x04,   
    TMR_TS_TI1FP1   = 0x05,   
    TMR_TS_TI2FP2   = 0x06,   
    TMR_TS_ETRF     = 0x07    
} TMR_INPUT_TRIGGER_SOURCE_T;



 
typedef enum
{
    TMR_ExtTRGPSC_OFF   = 0x00,   
    TMR_EXTTRGPSC_DIV2  = 0x01,   
    TMR_EXTTRGPSC_DIV4  = 0x02,   
    TMR_EXTTRGPSC_DIV8  = 0x03    
} TMR_EXTTRG_PRESCALER_T;



 
typedef enum
{
    TMR_EXTTRGPOLARITY_INVERTED      = 0x01,   
    TMR_EXTTGRPOLARITY_NONINVERTED   = 0x00    
} TMR_EXTTRG_POLARITY_T;



 
typedef enum
{
    TMR_TRGOSOURCE_RESET,    
    TMR_TRGOSOURCE_ENABLE,   
    TMR_TRGOSOURCE_UPDATE,   
    TMR_TRGOSOURCE_OC1,      
    TMR_TRGOSOURCE_OC1REF,   
    TMR_TRGOSOURCE_OC2REF,   
    TMR_TRGOSOURCE_OC3REF,   
    TMR_TRGOSOURCE_OC4REF    
} TMR_TRGOSOURCE_T;



 
typedef enum
{
    TMR_SLAVEMODE_RESET     = 0x04,   
    TMR_SLAVEMODE_GATED     = 0x05,   
    TMR_SLAVEMODE_TRIGGER   = 0x06,   
    TMR_SLAVEMODE_EXTERNALL = 0x07    
} TMR_SLAVEMODE_T;



 
typedef enum
{
    TMR_ENCODER_MODE_TI1      = 0x01,   
    TMR_ENCODER_MODE_TI2      = 0x02,   
    TMR_ENCODER_MODE_TI12     = 0x03    
} TMR_ENCODER_MODE_T;



 
typedef enum
{
    TMR_REMAP_GPIO      = 0x00,   
    TMR_REMAP_RTC_CLK   = 0x01,   
    TMR_REMAP_HSEDiv32  = 0x02,   
    TMR_REMAP_MCO       = 0x03    
} TMR_REMAP_T;

 



 




 
typedef struct
{
    uint16_t              div;                 
    TMR_COUNTER_MODE_T    counterMode;         
    uint32_t              period;              
    TMR_CKD_T             clockDivision;       
    uint8_t               repetitionCounter;   
} TMR_TimeBase_T;



 
typedef struct
{
    TMR_RMOS_STATE_T        RMOS_State;        
    TMR_IMOS_STATE_T        IMOS_State;        
    TMR_LOCK_LEVEL_T        lockLevel;         
    uint8_t                 deadTime;          
    TMR_BREAK_STATE_T       breakState;        
    TMR_BREAK_POLARITY_T    breakPolarity;     
    TMR_AUTOMATIC_OUTPUT_T  automaticOutput;   
} TMR_BDTInit_T;


 
typedef struct
{
    TMR_OC_MODE_T           OC_Mode;             

    TMR_OC_OUTPUT_STATE_T   OC_OutputState;      

    TMR_OC_OUTPUT_NSTATE_T  OC_OutputNState;     

    TMR_OC_POLARITY_T       OC_Polarity;         

    TMR_OC_NPOLARITY_T      OC_NPolarity;        

    TMR_OC_IDLE_STATE_T     OC_Idlestate;        

    TMR_OC_NIDLE_STATE_T    OC_NIdlestate;       

    uint16_t              Pulse;                 

} TMR_OCConfig_T;



 
typedef struct
{
    TMR_CHANNEL_T channel;           

    TMR_IC_POLARITY_T ICpolarity;    

    TMR_IC_SELECTION_T ICselection;  

    TMR_IC_PRESCALER_T ICprescaler;  

    uint16_t  ICfilter;              

} TMR_ICConfig_T;

 



 

 



 
 
void TMR_Reset(TMR_T* TMRx);
void TMR_ConfigTimeBase(TMR_T* TMRx, TMR_TimeBase_T* timeBaseConfig);
void TMR_ConfigTimeBaseStruct(TMR_TimeBase_T* timeBaseConfig);
void TMR_ConfigDIV(TMR_T* TMRx, uint16_t div, TMR_PRESCALER_RELOAD_T mode);
void TMR_ConfigCounterMode(TMR_T* TMRx, TMR_COUNTER_MODE_T mode);
void TMR_SetCounter(TMR_T* TMRx, uint32_t counter);
void TMR_SetAutoReload(TMR_T* TMRx, uint32_t autoReload);
uint32_t TMR_ReadCounter(TMR_T* TMRx);
uint32_t TMR_ReadDiv(TMR_T* TMRx);
void TMR_EnableNGUpdate(TMR_T* TMRx);
void TMR_DisableNGUpdate(TMR_T* TMRx);
void TMR_ConfigUPdateRequest(TMR_T* TMRx, TMR_UPDATE_SOURCE_T source);
void TMR_EnableAUTOReload(TMR_T* TMRx);
void TMR_DisableAUTOReload(TMR_T* TMRx);
void TMR_SetClockDivision(TMR_T* TMRx, TMR_CKD_T clockDivision);
void TMR_Enable(TMR_T* TMRx);
void TMR_Disable(TMR_T* TMRx);
void TMR_ConfigBDT(TMR_T* TMRx, TMR_BDTInit_T* structure);
void TMR_ConfigBDTStructInit(TMR_BDTInit_T* structure);

void TMR_EnablePWMOutputs(TMR_T* TMRx);
void TMR_DisablePWMOutputs(TMR_T* TMRx);

void TMR_OC1Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct);
void TMR_OC2Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct);
void TMR_OC3Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct);
void TMR_OC4Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct);
void TMR_OCConfigStructInit(TMR_OCConfig_T* OCcongigStruct);

void TMR_SelectOCxMode(TMR_T* TMRx, TMR_CHANNEL_T channel, TMR_OC_MODE_T mode);
void TMR_SelectSlaveMode(TMR_T* TMRx, TMR_SLAVEMODE_T mode);
void TMR_SelectOnePulseMode(TMR_T* TMRx, TMR_OPMODE_T OPMode);

void TMR_SetCompare1(TMR_T* TMRx, uint32_t compare);
void TMR_SetCompare2(TMR_T* TMRx, uint32_t compare);
void TMR_SetCompare3(TMR_T* TMRx, uint32_t compare);
void TMR_SetCompare4(TMR_T* TMRx, uint32_t compare);

void TMR_ForcedOC1Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action);
void TMR_ForcedOC2Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action);
void TMR_ForcedOC3Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action);
void TMR_ForcedOC4Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action);

void TMR_EnableCCPreload(TMR_T* TMRx);
void TMR_DisableCCPreload(TMR_T* TMRx);

void TMR_OC1PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload);
void TMR_OC2PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload);
void TMR_OC3PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload);
void TMR_OC4PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload);

void TMR_OC1FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast);
void TMR_OC2FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast);
void TMR_OC3FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast);
void TMR_OC4FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast);

void TMR_OC1PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity);
void TMR_OC1NPolarityConfig(TMR_T* TMRx, TMR_OC_NPOLARITY_T OCNPolarity);
void TMR_OC2PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity);
void TMR_OC2NPolarityConfig(TMR_T* TMRx, TMR_OC_NPOLARITY_T OCNPolarity);
void TMR_OC3PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity);
void TMR_OC3NPolarityConfig(TMR_T* TMRx, TMR_OC_NPOLARITY_T OCNPolarity);
void TMR_OC4PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity);

void TMR_SelectOCREFClear(TMR_T* TMRx, TMR_OCCSEL_T OCReferenceClear);

void TMR_EnableCCxChannel(TMR_T* TMRx, TMR_CHANNEL_T channel);
void TMR_DisableCCxChannel(TMR_T* TMRx, TMR_CHANNEL_T channel);
void TMR_EnableCCxNChannel(TMR_T* TMRx, TMR_CHANNEL_T channel);
void TMR_DisableCCxNChannel(TMR_T* TMRx, TMR_CHANNEL_T channel);

void TMR_EnableAUTOReload(TMR_T* TMRx);
void TMR_DisableAUTOReload(TMR_T* TMRx);
void TMR_EnableSelectCOM(TMR_T* TMRx);
void TMR_DisableSelectCOM(TMR_T* TMRx);

void TMR_ICConfig(TMR_T* TMRx, TMR_ICConfig_T* ICconfigstruct);
void TMR_ICConfigStructInit(TMR_ICConfig_T* ICconfigstruct);

void TMR_PWMConfig(TMR_T* TMRx, TMR_ICConfig_T* ICconfigstruct);

uint16_t TMR_ReadCaputer1(TMR_T* TMRx);
uint16_t TMR_ReadCaputer2(TMR_T* TMRx);
uint16_t TMR_ReadCaputer3(TMR_T* TMRx);
uint16_t TMR_ReadCaputer4(TMR_T* TMRx);

void TMR_SetIC1Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler);
void TMR_SetIC2Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler);
void TMR_SetIC3Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler);
void TMR_SetIC4Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler);

 
void TMR_EnableInterrupt(TMR_T* TMRx, uint16_t interrupt);
void TMR_DisableInterrupt(TMR_T* TMRx, uint16_t interrupt);
void TMR_GenerateEvent(TMR_T* TMRx, uint16_t event);

uint16_t TMR_ReadStatusFlag(TMR_T* TMRx, TMR_FLAG_T flag);
void TMR_ClearStatusFlag(TMR_T* TMRx, uint16_t flag);
uint16_t TMR_ReadIntFlag(TMR_T* TMRx,  TMR_INT_FLAG_T flag);
void TMR_ClearIntFlag(TMR_T* TMRx,  uint16_t flag);

void TMR_ConfigDMA(TMR_T* TMRx, TMR_DMA_BASE_ADDERSS_T address, TMR_DMA_BURST_LENGHT_T lenght);
void TMR_EnableDMASoure(TMR_T* TMRx, uint16_t souces);
void TMR_DisableDMASoure(TMR_T* TMRx, uint16_t souces);
void TMR_EnableCCDMA(TMR_T* TMRx);
void TMR_DisableCCDMA(TMR_T* TMRx);

 
void TMR_ConfigInternalClock(TMR_T* TMRx);
void TMR_ConfigITRxExternalClock(TMR_T* TMRx, TMR_INPUT_TRIGGER_SOURCE_T input);
void TMR_ConfigTIxExternalClock(TMR_T* TMRx, TMR_INPUT_TRIGGER_SOURCE_T input,
                                TMR_IC_POLARITY_T ICpolarity, uint16_t ICfilter);
void TMR_ConfigExternalClockMode1(TMR_T* TMRx, TMR_EXTTRG_PRESCALER_T prescaler,
                                  TMR_EXTTRG_POLARITY_T polarity, uint16_t filter);
void TMR_ConfigExternalClockMode2(TMR_T* TMRx, TMR_EXTTRG_PRESCALER_T prescaler,
                                  TMR_EXTTRG_POLARITY_T polarity, uint16_t filter);
 
void TMR_SelectInputTrigger(TMR_T* TMRx, TMR_INPUT_TRIGGER_SOURCE_T input);
void TMR_SelectOutputTrigger(TMR_T* TMRx, TMR_TRGOSOURCE_T source);
void TMR_EnableMasterSlaveMode(TMR_T* TMRx);
void TMR_DisableMasterSlaveMode(TMR_T* TMRx);
void TMR_ConfigExternalTrigger(TMR_T* TMRx, TMR_EXTTRG_PRESCALER_T prescaler,
                               TMR_EXTTRG_POLARITY_T polarity, uint16_t filter);

 
void TMR_ConfigEncodeInterface(TMR_T* TMRx, TMR_ENCODER_MODE_T encodeMode, TMR_IC_POLARITY_T IC1Polarity,
                               TMR_IC_POLARITY_T IC2Polarity);
void TMR_EnableHallSensor(TMR_T* TMRx);
void TMR_DisableHallSensor(TMR_T* TMRx);

 
void TMR_ConfigRemap(TMR_T* TMRx, TMR_REMAP_T remap);







 
 
 
# 27 "..\\Driver\\APM32E030_StdPeriphDriver\\src\\apm32e030_tmr.c"
# 1 "..\\Driver\\APM32E030_StdPeriphDriver\\inc\\apm32e030_rcm.h"























 








# 34 "..\\Driver\\APM32E030_StdPeriphDriver\\inc\\apm32e030_rcm.h"



 



 



 

 



 



 
typedef enum
{
    RCM_HSE_CLOSE = 0x00,  
    RCM_HSE_OPEN  = 0x01,  
    RCM_HSE_BYPASS = 0x05,  
} RCM_HSE_T;



 
typedef enum
{
    RCM_LSE_CLOSE = 0x00,  
    RCM_LSE_OPEN  = 0x01,  
    RCM_LSE_BYPASS = 0x05,  
} RCM_LSE_T;



 
typedef enum
{
    RCM_LSE_DRIVE_Low = 0x00,  
    RCM_LSE_DRIVE_MediumLow,   
    RCM_LSE_DRIVE_MediumHigh,  
    RCM_LSE_DRIVE_High,        
} RCM_LSE_DRIVE_T;



 
typedef enum
{
    RCM_PLL_SEL_HSI_DIV2,  
    RCM_PLL_SEL_HSE,       
} RCM_PLL_SEL_T;



 
typedef enum
{
    RCM_PLLMF_2,   
    RCM_PLLMF_3,   
    RCM_PLLMF_4,   
    RCM_PLLMF_5,   
    RCM_PLLMF_6,   
    RCM_PLLMF_7,   
    RCM_PLLMF_8,   
    RCM_PLLMF_9,   
    RCM_PLLMF_10,  
    RCM_PLLMF_11,  
    RCM_PLLMF_12,  
    RCM_PLLMF_13,  
    RCM_PLLMF_14,  
    RCM_PLLMF_15,  
    RCM_PLLMF_16,  
} RCM_PLLMF_T;



 
typedef enum
{
    RCM_CLK_DIV_1,   
    RCM_CLK_DIV_2,   
    RCM_CLK_DIV_3,   
    RCM_CLK_DIV_4,   
    RCM_CLK_DIV_5,   
    RCM_CLK_DIV_6,   
    RCM_CLK_DIV_7,   
    RCM_CLK_DIV_8,   
    RCM_CLK_DIV_9,   
    RCM_CLK_DIV_10,  
    RCM_CLK_DIV_11,  
    RCM_CLK_DIV_12,  
    RCM_CLK_DIV_13,  
    RCM_CLK_DIV_14,  
    RCM_CLK_DIV_15,  
    RCM_CLK_DIV_16,  
} RCM_CLK_DIV_T;



 
typedef enum
{
    RCM_COC_NO_CLOCK,      
    RCM_COC_HSI14,         
    RCM_COC_LSI,           
    RCM_COC_LSE,           
    RCM_COC_SYSCLK,        
    RCM_COC_HSI,           
    RCM_COC_HSE,           
    RCM_COC_PLLCLK_DIV_2,  
} RCM_COCCLK_T;



 
typedef enum
{
    RCM_SYSCLK_SEL_HSI,      
    RCM_SYSCLK_SEL_HSE,      
    RCM_SYSCLK_SEL_PLL,      
} RCM_SYSCLK_SEL_T;



 
typedef enum
{
    RCM_SYSCLK_DIV_1 = 7,  
    RCM_SYSCLK_DIV_2,      
    RCM_SYSCLK_DIV_4,      
    RCM_SYSCLK_DIV_8,      
    RCM_SYSCLK_DIV_16,     
    RCM_SYSCLK_DIV_64,     
    RCM_SYSCLK_DIV_128,    
    RCM_SYSCLK_DIV_256,    
    RCM_SYSCLK_DIV_512,    
} RCM_AHBDIV_T;



 
typedef enum
{
    RCM_HCLK_DIV_1 = 3,   
    RCM_HCLK_DIV_2,       
    RCM_HCLK_DIV_4,       
    RCM_HCLK_DIV_8,       
    RCM_HCLK_DIV_16       
} RCM_APBDIV_T;



 
typedef enum
{
    RCM_CECCLK_HSI_DIV_224,  
    RCM_CECCLK_LSI_DIV,      
} RCM_CECCLK_T;



 
typedef enum
{
    RCM_I2C1CLK_HSI,     
    RCM_I2C1CLK_SYSCLK,  
} RCM_I2CCLK_T;



 
typedef enum
{
    RCM_USART1CLK_PCLK    = ((uint32_t)0x00010000),     
    RCM_USART1CLK_SYSCLK  = ((uint32_t)0x00010001),     
    RCM_USART1CLK_LSE     = ((uint32_t)0x00010002),     
    RCM_USART1CLK_HSI     = ((uint32_t)0x00010003),     
} RCM_USARTCLK_T;



 
typedef enum
{
    RCM_RTCCLK_LSE = 0X01,  
    RCM_RTCCLK_LSI,         
    RCM_RTCCLK_HSE_DIV_32   
} RCM_RTCCLK_T;



 
typedef enum
{
    RCM_AHB_PERIPH_DMA1     = 0x00000001,   
    RCM_AHB_PERIPH_SRAM     = 0x00000004,   
    RCM_AHB_PERIPH_CRC      = 0x00000040,   
    RCM_AHB_PERIPH_GPIOA    = 0x00020000,  
    RCM_AHB_PERIPH_GPIOB    = 0x00040000,  
    RCM_AHB_PERIPH_GPIOC    = 0x00080000,  
    RCM_AHB_PERIPH_GPIOD    = 0x00100000,  
    RCM_AHB_PERIPH_GPIOF    = 0x00400000,  
} RCM_AHB_PERIPH_T;



 
typedef enum
{
    RCM_APB2_PERIPH_SYSCFG  = 0x00000001,   
    RCM_APB2_PERIPH_ADC1    = 0x00000200,   
    RCM_APB2_PERIPH_TMR1    = 0x00000800,  
    RCM_APB2_PERIPH_SPI1    = 0x00001000,  
    RCM_APB2_PERIPH_USART1  = 0x00004000,  
    RCM_APB2_PERIPH_TMR15   = 0x00010000,  
    RCM_APB2_PERIPH_TMR16   = 0x00020000,  
    RCM_APB2_PERIPH_TMR17   = 0x00040000,  
    RCM_APB2_PERIPH_DBGMCU  = 0x00400000,  
} RCM_APB2_PERIPH_T;



 
typedef enum
{
    RCM_APB1_PERIPH_TMR3    = 0x00000002,   
    RCM_APB1_PERIPH_TMR6    = 0x00000010,   
    RCM_APB1_PERIPH_TMR14   = 0x00000100,   
    RCM_APB1_PERIPH_WWDT    = 0x00000800,  
    RCM_APB1_PERIPH_SPI2    = 0x00004000,  
    RCM_APB1_PERIPH_USART2  = 0x00020000,  
    RCM_APB1_PERIPH_I2C1    = 0x00200000,  
    RCM_APB1_PERIPH_I2C2    = 0x00400000,  
    RCM_APB1_PERIPH_PMU     = 0x10000000,  
} RCM_APB1_PERIPH_T;



 
typedef enum
{
    RCM_INT_LSIRDY      = 0x00000001,       
    RCM_INT_LSERDY      = 0x00000002,       
    RCM_INT_HSIRDY      = 0x00000004,       
    RCM_INT_HSERDY      = 0x00000008,       
    RCM_INT_PLLRDY      = 0x00000010,       
    RCM_INT_HSI14RDY    = 0x00000020,       
    RCM_INT_CSS         = 0x00000080        
} RCM_INT_T;



 
typedef enum
{
    RCM_FLAG_HSIRDY     = 0x001,       
    RCM_FLAG_HSERDY     = 0x011,       
    RCM_FLAG_PLLRDY     = 0x019,       
    RCM_FLAG_LSERDY     = 0x101,       
    RCM_FLAG_LSIRDY     = 0x201,       
    RCM_FLAG_V18PRRST   = 0x217,       
    RCM_FLAG_OBRST      = 0x219,       
    RCM_FLAG_PINRST     = 0x21A,       
    RCM_FLAG_PWRRST     = 0x21B,       
    RCM_FLAG_SWRST      = 0x21C,       
    RCM_FLAG_IWDTRST    = 0x21D,       
    RCM_FLAG_WWDTRST    = 0x21E,       
    RCM_FLAG_LPRRST     = 0x21F,       
    RCM_FLAG_HSI14RDY   = 0x301,       
} RCM_FLAG_T;

 



 

 



 

 



 

 

void RCM_Reset(void);

void RCM_ConfigHSE(RCM_HSE_T state);
uint8_t RCM_WaitHSEReady(void);
void RCM_SetHSITrim(uint8_t HSITrim);
void RCM_EnableHSI(void);
void RCM_DisableHSI(void);

void RCM_SetHSI14Trim(uint8_t HSI14Trim);
void RCM_EnableHSI14(void);
void RCM_DisableHSI14(void);
void RCM_EnableHSI14ADC(void);
void RCM_DisableHSI14ADC(void);

void RCM_ConfigLSE(RCM_LSE_T state);
void RCM_ConfigDriveLSE(RCM_LSE_DRIVE_T state);

void RCM_EnableLSI(void);
void RCM_DisableLSI(void);

void RCM_ConfigPLL(RCM_PLL_SEL_T pllSelect, RCM_PLLMF_T pllMf);
void RCM_EnablePLL(void);
void RCM_DisablePLL(void);


void RCM_ConfigCLKDIV(RCM_CLK_DIV_T state);

void RCM_EnableCCS(void);
void RCM_DisableCCS(void);

void RCM_ConfigCOC(RCM_COCCLK_T cocClock);

void RCM_ConfigSYSCLK(RCM_SYSCLK_SEL_T sysClkSelect);
RCM_SYSCLK_SEL_T RCM_ReadSYSCLKSource(void);

void RCM_ConfigAHB(RCM_AHBDIV_T AHBDiv);
void RCM_ConfigAPB(RCM_APBDIV_T APBDiv);
void RCM_ConfigCECCLK(RCM_CECCLK_T CECClk);
void RCM_ConfigI2CCLK(RCM_I2CCLK_T I2CCLk);
void RCM_ConfigUSARTCLK(RCM_USARTCLK_T USARTClk);

uint32_t RCM_ReadSYSCLKFreq(void);
uint32_t RCM_ReadHCLKFreq(void);
uint32_t RCM_ReadPCLKFreq(void);
uint32_t RCM_ReadADCCLKFreq(void);
uint32_t RCM_ReadI2C1CLKFreq(void);
uint32_t RCM_ReadUSART1CLKFreq(void);
uint32_t RCM_ReadUSBCLKFreq(void);

void RCM_ConfigRTCCLK(RCM_RTCCLK_T RTCClk);
void RCM_EnableRTCCLK(void);
void RCM_DisableRTCCLK(void);

void RCM_EnableBackupReset(void);
void RCM_DisableBackupReset(void);

void RCM_EnableAHBPeriphClock(uint32_t AHBPeriph);
void RCM_DisableAHBPeriphClock(uint32_t AHBPeriph);
void RCM_EnableAPB2PeriphClock(uint32_t APB2Periph);
void RCM_DisableAPB2PeriphClock(uint32_t APB2Periph);
void RCM_EnableAPB1PeriphClock(uint32_t APB1Periph);
void RCM_DisableAPB1PeriphClock(uint32_t APB1Periph);

void RCM_EnableAHBPeriphReset(uint32_t AHBPeriph);
void RCM_DisableAHBPeriphReset(uint32_t AHBPeriph);
void RCM_EnableAPB1PeriphReset(uint32_t APB1Periph);
void RCM_DisableAPB1PeriphReset(uint32_t APB1Periph);
void RCM_EnableAPB2PeriphReset(uint32_t APB2Periph);
void RCM_DisableAPB2PeriphReset(uint32_t APB2Periph);

void RCM_EnableInterrupt(uint8_t interrupt);
void RCM_DisableInterrupt(uint8_t interrupt);
uint16_t RCM_ReadStatusFlag(RCM_FLAG_T flag);
void RCM_ClearStatusFlag(void);
uint8_t RCM_ReadIntFlag(RCM_INT_T flag);
void RCM_ClearIntFlag(uint8_t flag);







 
 
 
# 28 "..\\Driver\\APM32E030_StdPeriphDriver\\src\\apm32e030_tmr.c"



 



 



 

 



 

 



 

 



 

 



 







 
void TMR_Reset(TMR_T* TMRx)
{
    if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00)))
    {
        RCM_EnableAPB2PeriphReset(RCM_APB2_PERIPH_TMR1);
        RCM_DisableAPB2PeriphReset(RCM_APB2_PERIPH_TMR1);
    }
    else if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00000400)))
    {
        RCM_EnableAPB1PeriphReset(RCM_APB1_PERIPH_TMR3);
        RCM_DisableAPB1PeriphReset(RCM_APB1_PERIPH_TMR3);
    }
    else if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00001000)))
    {
        RCM_EnableAPB1PeriphReset(RCM_APB1_PERIPH_TMR6);
        RCM_DisableAPB1PeriphReset(RCM_APB1_PERIPH_TMR6);
    }
    else if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00002000)))
    {
        RCM_EnableAPB1PeriphReset(RCM_APB1_PERIPH_TMR14);
        RCM_DisableAPB1PeriphReset(RCM_APB1_PERIPH_TMR14);
    }
    else if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014000)))
    {
        RCM_EnableAPB2PeriphReset(RCM_APB2_PERIPH_TMR15);
        RCM_DisableAPB2PeriphReset(RCM_APB2_PERIPH_TMR15);
    }
    else if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014400)))
    {
        RCM_EnableAPB2PeriphReset(RCM_APB2_PERIPH_TMR16);
        RCM_DisableAPB2PeriphReset(RCM_APB2_PERIPH_TMR16);
    }
    else if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014800)))
    {
        RCM_EnableAPB2PeriphReset(RCM_APB2_PERIPH_TMR17);
        RCM_DisableAPB2PeriphReset(RCM_APB2_PERIPH_TMR17);
    }
}











 
void TMR_ConfigTimeBase(TMR_T* TMRx, TMR_TimeBase_T* timeBaseConfig)
{
    if ((TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00))) || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00000400))))
    {
         
        TMRx->CTRL1_B.CNTDIR = timeBaseConfig->counterMode;
        TMRx->CTRL1_B.CAMSEL = (timeBaseConfig->counterMode) >> 1;
    }

    if (TMRx != ((TMR_T*) (((uint32_t)0x40000000) + 0x00001000)))
    {
         
        TMRx->CTRL1_B.CLKDIV = timeBaseConfig->clockDivision;
    }

     
    TMRx->AUTORLD = timeBaseConfig->period ;

     
    TMRx->PSC = timeBaseConfig->div ;

    if ((TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00))) || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014000))) || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014400))) || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014800))))
    {
         
        TMRx->REPCNT = timeBaseConfig->repetitionCounter;
    }

     
    TMRx->CEG_B.UEG = BIT_SET;
}








 
void TMR_ConfigTimeBaseStruct(TMR_TimeBase_T* timeBaseConfig)
{
    timeBaseConfig->period = 0xFFFFFFFF;
    timeBaseConfig->div = 0x0000;
    timeBaseConfig->clockDivision = TMR_CKD_DIV1;
    timeBaseConfig->counterMode = TMR_COUNTER_MODE_UP;
    timeBaseConfig->repetitionCounter = 0x0000;
}











 
void TMR_ConfigDIV(TMR_T* TMRx, uint16_t div, TMR_PRESCALER_RELOAD_T mode)
{
    TMRx->PSC = div;
    TMRx->CEG_B.UEG  = mode;
}









 
void TMR_ConfigCounterMode(TMR_T* TMRx, TMR_COUNTER_MODE_T mode)
{
    TMRx->CTRL1_B.CNTDIR = mode;
    TMRx->CTRL1_B.CAMSEL = (mode) >> 1;
}









 
void TMR_SetCounter(TMR_T* TMRx, uint32_t counter)
{
    TMRx->CNT = counter;
}







 
uint32_t TMR_ReadCounter(TMR_T* TMRx)
{
    return (uint32_t)TMRx->CNT;
}









 
void TMR_SetAutoReload(TMR_T* TMRx, uint32_t autoReload)
{
    TMRx->AUTORLD = autoReload;
}







 
uint32_t TMR_ReadDiv(TMR_T* TMRx)
{
    return (uint32_t)TMRx->PSC;
}







 
void TMR_EnableNGUpdate(TMR_T* TMRx)
{
    TMRx->CTRL1_B.UD = ENABLE;
}







 
void TMR_DisableNGUpdate(TMR_T* TMRx)
{
    TMRx->CTRL1_B.UD = DISABLE;
}









 
void TMR_ConfigUPdateRequest(TMR_T* TMRx, TMR_UPDATE_SOURCE_T source)
{
    if (source != TMR_UPDATE_SOURCE_GLOBAL)
    {
        TMRx->CTRL1_B.URSSEL = BIT_SET;
    }
    else
    {
        TMRx->CTRL1_B.URSSEL = BIT_RESET;
    }
}







 
void TMR_EnableAUTOReload(TMR_T* TMRx)
{
    TMRx->CTRL1_B.ARPEN = ENABLE;
}







 
void TMR_DisableAUTOReload(TMR_T* TMRx)
{
    TMRx->CTRL1_B.ARPEN = DISABLE;
}









 
void TMR_SelectOnePulseMode(TMR_T* TMRx, TMR_OPMODE_T OPMode)
{
    TMRx->CTRL1_B.SPMEN = OPMode;
}









 
void TMR_SetClockDivision(TMR_T* TMRx, TMR_CKD_T clockDivision)
{
    TMRx->CTRL1_B.CLKDIV = clockDivision;
}







 
void TMR_Enable(TMR_T* TMRx)
{
    TMRx->CTRL1_B.CNTEN = ENABLE;
}







 
void TMR_Disable(TMR_T* TMRx)
{
    TMRx->CTRL1_B.CNTEN = DISABLE;
}










 
void TMR_ConfigBDT(TMR_T* TMRx, TMR_BDTInit_T* structure)
{
    TMRx->BDT = (uint32_t)(((uint32_t)structure->automaticOutput) << 14) |
                (((uint32_t)structure->breakPolarity) << 13)   |
                (((uint32_t)structure->breakState) << 12)      |
                (((uint32_t)structure->RMOS_State) << 11)      |
                (((uint32_t)structure->IMOS_State) << 10)      |
                (((uint32_t)structure->lockLevel)  << 8)       |
                ((uint32_t)structure->deadTime);
}








 
void TMR_ConfigBDTStructInit(TMR_BDTInit_T* structure)
{
    structure->RMOS_State = TMR_RMOS_STATE_DISABLE;
    structure->IMOS_State = TMR_IMOS_STATE_DISABLE;
    structure->lockLevel = TMR_LOCK_LEVEL_OFF;
    structure->deadTime = 0x00;
    structure->breakState = TMR_BREAK_STATE_DISABLE;
    structure->breakPolarity = TMR_BREAK_POLARITY_LOW;
    structure->automaticOutput = TMR_AUTOMATIC_OUTPUT_DISABLE;
}







 
void TMR_EnablePWMOutputs(TMR_T* TMRx)
{
    TMRx->BDT_B.MOEN = ENABLE;
}







 
void TMR_DisablePWMOutputs(TMR_T* TMRx)
{
    TMRx->BDT_B.MOEN = DISABLE;
}









 
void TMR_OC1Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct)
{

     
    TMRx->CCEN_B.CC1EN = BIT_RESET;

     
    TMRx->CCM1_OUTPUT_B.CC1SEL = BIT_RESET;
    TMRx->CCM1_OUTPUT_B.OC1MOD = OCcongigStruct->OC_Mode;

     
    TMRx->CCEN_B.CC1POL = OCcongigStruct->OC_Polarity;

     
    TMRx->CCEN_B.CC1EN = OCcongigStruct->OC_OutputState;

    if ((TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00))) || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014000))) || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014400)))
            || (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00014800))))
    {
         
        TMRx->CCEN_B.CC1NPOL = OCcongigStruct->OC_NPolarity;

         
        TMRx->CCEN_B.CC1NEN = OCcongigStruct->OC_OutputNState;

         
        TMRx->CTRL2_B.OC1OIS = BIT_RESET;
        TMRx->CTRL2_B.OC1NOIS = BIT_RESET;

         
        TMRx->CTRL2_B.OC1OIS = OCcongigStruct->OC_Idlestate;
         
        TMRx->CTRL2_B.OC1NOIS = OCcongigStruct->OC_NIdlestate;
    }

     
    TMRx->CC1 = OCcongigStruct->Pulse;
}









 
void TMR_OC2Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct)
{

     
    TMRx->CCEN_B.CC2EN = BIT_RESET;

     
    TMRx->CCM1_OUTPUT_B.CC2SEL = BIT_RESET;
    TMRx->CCM1_OUTPUT_B.OC2MOD = OCcongigStruct->OC_Mode;

     
    TMRx->CCEN_B.CC2POL = BIT_RESET;
    TMRx->CCEN_B.CC2POL = OCcongigStruct->OC_Polarity;

     
    TMRx->CCEN_B.CC2EN = OCcongigStruct->OC_OutputState;

    if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00)))
    {
         
        TMRx->CCEN_B.CC2NPOL = BIT_RESET;
        TMRx->CCEN_B.CC2NPOL = OCcongigStruct->OC_NPolarity;

         
        TMRx->CCEN_B.CC2NEN = BIT_RESET;
        TMRx->CCEN_B.CC2NEN = OCcongigStruct->OC_OutputNState;

         
        TMRx->CTRL2_B.OC2OIS = BIT_RESET;
        TMRx->CTRL2_B.OC2NOIS = BIT_RESET;

         
        TMRx->CTRL2_B.OC2OIS = OCcongigStruct->OC_Idlestate;
         
        TMRx->CTRL2_B.OC2NOIS = OCcongigStruct->OC_NIdlestate;
    }

     
    TMRx->CC2 = OCcongigStruct->Pulse;
}











 
void TMR_OC3Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct)
{

     
    TMRx->CCEN_B.CC3EN = BIT_RESET;

     
    TMRx->CCM2_OUTPUT_B.CC3SEL = BIT_RESET;
    TMRx->CCM2_OUTPUT_B.OC3MOD = OCcongigStruct->OC_Mode;

     
    TMRx->CCEN_B.CC3POL = BIT_RESET;
    TMRx->CCEN_B.CC3POL = OCcongigStruct->OC_Polarity;

     
    TMRx->CCEN_B.CC3EN = OCcongigStruct->OC_OutputState;

    if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00)))
    {
         
        TMRx->CCEN_B.CC3NPOL = BIT_RESET;
        TMRx->CCEN_B.CC3NPOL = OCcongigStruct->OC_NPolarity;

         
        TMRx->CCEN_B.CC3NEN = BIT_RESET;
        TMRx->CCEN_B.CC3NEN = OCcongigStruct->OC_OutputNState;

         
        TMRx->CTRL2_B.OC3OIS = BIT_RESET;
        TMRx->CTRL2_B.OC3NOIS = BIT_RESET;

         
        TMRx->CTRL2_B.OC3OIS = OCcongigStruct->OC_Idlestate;
         
        TMRx->CTRL2_B.OC3NOIS = OCcongigStruct->OC_NIdlestate;
    }

     
    TMRx->CC3 = OCcongigStruct->Pulse;
}









 
void TMR_OC4Config(TMR_T* TMRx, TMR_OCConfig_T* OCcongigStruct)
{

     
    TMRx->CCEN_B.CC4EN = BIT_RESET;

     
    TMRx->CCM2_OUTPUT_B.CC4SEL = BIT_RESET;
    TMRx->CCM2_OUTPUT_B.OC4MOD = OCcongigStruct->OC_Mode;

     
    TMRx->CCEN_B.CC4POL = BIT_RESET;
    TMRx->CCEN_B.CC4POL = OCcongigStruct->OC_Polarity;

     
    TMRx->CCEN_B.CC4EN = OCcongigStruct->OC_OutputState;

    if (TMRx == ((TMR_T*) (((uint32_t)0x40000000) + 0x00012C00)))
    {
         
        TMRx->CTRL2_B.OC4OIS = BIT_RESET;

         
        TMRx->CTRL2_B.OC4OIS = OCcongigStruct->OC_Idlestate;
    }

     
    TMRx->CC4 = OCcongigStruct->Pulse;
}







 
void TMR_OCConfigStructInit(TMR_OCConfig_T* OCcongigStruct)
{
     
    OCcongigStruct->OC_Mode = TMR_OC_MODE_TMRING;
    OCcongigStruct->OC_OutputState = TMR_OUTPUT_STATE_DISABLE;
    OCcongigStruct->OC_OutputNState = TMR_OUTPUT_NSTATE_DISABLE;
    OCcongigStruct->Pulse = 0x0000;
    OCcongigStruct->OC_Polarity = TMR_OC_POLARITY_HIGH;
    OCcongigStruct->OC_NPolarity = TMR_OC_NPOLARITY_HIGH;
    OCcongigStruct->OC_Idlestate = TMR_OCIDLESTATE_RESET;
    OCcongigStruct->OC_NIdlestate = TMR_OCNIDLESTATE_RESET;
}
























 
void TMR_SelectOCxMode(TMR_T* TMRx, TMR_CHANNEL_T channel, TMR_OC_MODE_T mode)
{
    TMRx->CCEN &= BIT_RESET << channel;

    if (channel == TMR_CHANNEL_1)
    {
        TMRx->CCM1_OUTPUT_B.OC1MOD = mode;
    }
    else if (channel == TMR_CHANNEL_2)
    {
        TMRx->CCM1_OUTPUT_B.OC2MOD = mode;
    }
    else if (channel == TMR_CHANNEL_3)
    {
        TMRx->CCM2_OUTPUT_B.OC3MOD = mode;
    }
    else if (channel == TMR_CHANNEL_4)
    {
        TMRx->CCM2_OUTPUT_B.OC4MOD = mode;
    }
}









 
void TMR_SetCompare1(TMR_T* TMRx, uint32_t compare)
{
    TMRx->CC1 = compare;
}









 
void TMR_SetCompare2(TMR_T* TMRx, uint32_t compare)
{
    TMRx->CC2 = compare;
}









 
void TMR_SetCompare3(TMR_T* TMRx, uint32_t compare)
{
    TMRx->CC3 = compare;
}









 
void TMR_SetCompare4(TMR_T* TMRx, uint32_t compare)
{
    TMRx->CC4 = compare;
}











 
void TMR_ForcedOC1Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action)
{
    TMRx->CCM1_OUTPUT_B.OC1MOD = action;
}











 
void TMR_ForcedOC2Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action)
{
    TMRx->CCM1_OUTPUT_B.OC2MOD = action;
}











 
void TMR_ForcedOC3Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action)
{
    TMRx->CCM2_OUTPUT_B.OC3MOD = action;
}












 
void TMR_ForcedOC4Config(TMR_T* TMRx, TMR_FORCED_ACTION_T action)
{
    TMRx->CCM2_OUTPUT_B.OC4MOD = action;
}







 
void TMR_EnableCCPreload(TMR_T* TMRx)
{
    TMRx->CTRL2_B.CCPEN = ENABLE;
}







 
void TMR_DisableCCPreload(TMR_T* TMRx)
{
    TMRx->CTRL2_B.CCPEN = DISABLE;
}











 
void TMR_OC1PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload)
{
    TMRx->CCM1_OUTPUT_B.OC1PEN = OCPreload;
}











 
void TMR_OC2PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload)
{
    TMRx->CCM1_OUTPUT_B.OC2PEN = OCPreload;
}











 
void TMR_OC3PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload)
{
    TMRx->CCM2_OUTPUT_B.OC3PEN = OCPreload;
}











 
void TMR_OC4PreloadConfig(TMR_T* TMRx, TMR_OC_PRELOAD_T OCPreload)
{
    TMRx->CCM2_OUTPUT_B.OC4PEN = OCPreload;
}











 

void TMR_OC1FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast)
{
    TMRx->CCM1_OUTPUT_B.OC1FEN = OCFast;
}











 
void TMR_OC2FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast)
{
    TMRx->CCM1_OUTPUT_B.OC2FEN = OCFast;
}











 
void TMR_OC3FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast)
{
    TMRx->CCM2_OUTPUT_B.OC3FEN = OCFast;
}











 
void TMR_OC4FastConfit(TMR_T* TMRx, TMR_OCFAST_T OCFast)
{
    TMRx->CCM2_OUTPUT_B.OC4FEN = OCFast;
}











 
void TMR_ClearOC1Ref(TMR_T* TMRx, TMR_OCCLER_T OCCler)
{
    TMRx->CCM1_OUTPUT_B.OC1CEN = OCCler;
}











 
void TMR_ClearOC2Ref(TMR_T* TMRx, TMR_OCCLER_T OCCler)
{
    TMRx->CCM1_OUTPUT_B.OC2CEN = OCCler;
}











 
void TMR_ClearOC3Ref(TMR_T* TMRx, TMR_OCCLER_T OCCler)
{
    TMRx->CCM2_OUTPUT_B.OC3CEN = OCCler;
}











 
void TMR_ClearOC4Ref(TMR_T* TMRx, TMR_OCCLER_T OCCler)
{
    TMRx->CCM2_OUTPUT_B.OC4CEN = OCCler;
}











 
void TMR_OC1PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity)
{
    TMRx->CCEN_B.CC1POL = OCPolarity;
}











 
void TMR_OC1NPolarityConfig(TMR_T* TMRx, TMR_OC_NPOLARITY_T OCNPolarity)
{
    TMRx->CCEN_B.CC1NPOL = OCNPolarity;
}











 
void TMR_OC2PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity)
{
    TMRx->CCEN_B.CC2POL = OCPolarity;
}











 
void TMR_OC2NPolarityConfig(TMR_T* TMRx, TMR_OC_NPOLARITY_T OCNPolarity)
{
    TMRx->CCEN_B.CC2NPOL = OCNPolarity;
}











 
void TMR_OC3PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity)
{
    TMRx->CCEN_B.CC3POL = OCPolarity;
}











 
void TMR_OC3NPolarityConfig(TMR_T* TMRx, TMR_OC_NPOLARITY_T OCNPolarity)
{
    TMRx->CCEN_B.CC3NPOL = OCNPolarity;
}











 
void TMR_OC4PolarityConfig(TMR_T* TMRx, TMR_OC_POLARITY_T OCPolarity)
{
    TMRx->CCEN_B.CC4POL = OCPolarity;
}











 
void TMR_SelectOCREFClear(TMR_T* TMRx, TMR_OCCSEL_T OCReferenceClear)
{
    TMRx->SMCTRL_B.OCCSEL = OCReferenceClear;
}









 
void TMR_EnableCCxChannel(TMR_T* TMRx, TMR_CHANNEL_T channel)
{
    TMRx->CCEN |= BIT_SET << channel;
}









 
void TMR_DisableCCxChannel(TMR_T* TMRx, TMR_CHANNEL_T channel)
{
    TMRx->CCEN &= ~(BIT_SET << channel);
}









 
void TMR_EnableCCxNChannel(TMR_T* TMRx, TMR_CHANNEL_T channel)
{
    TMRx->CCEN |= 0x04 << channel;
}









 
void TMR_DisableCCxNChannel(TMR_T* TMRx, TMR_CHANNEL_T channel)
{
    TMRx->CCEN &= ~(0x04 << channel);
}







 

void TMR_EnableSelectCOM(TMR_T* TMRx)
{
    TMRx->CTRL2_B.CCUSEL = ENABLE;
}






 
void TMR_DisableSelectCOM(TMR_T* TMRx)
{
    TMRx->CTRL2_B.CCUSEL = DISABLE;
}













 
static void TI1Config(TMR_T* TMRx, uint16_t ICpolarity, uint16_t ICselection, uint16_t ICfilter)
{
    uint16_t tmpchctrl = 0;

     
    TMRx->CCEN_B.CC1EN = BIT_RESET;

     
    TMRx->CCM1_INPUT_B.CC1SEL = BIT_RESET;
    TMRx->CCM1_INPUT_B.IC1F = BIT_RESET;
    TMRx->CCM1_INPUT_B.CC1SEL = ICselection;
    TMRx->CCM1_INPUT_B.IC1F = ICfilter;

     
    tmpchctrl = TMRx->CCEN;
    tmpchctrl &= (uint16_t)~((uint16_t)TMR_IC_POLARITY_BOTHEDGE);
    tmpchctrl |= ICpolarity;
    TMRx->CCEN = tmpchctrl;

     
    TMRx->CCEN_B.CC1EN = BIT_SET;
}













 
static void TI2Config(TMR_T* TMRx, uint16_t ICpolarity, uint16_t ICselection, uint16_t ICfilter)
{
    uint16_t tmpchctrl = 0;

     
    TMRx->CCEN_B.CC2EN = BIT_RESET;

     
    TMRx->CCM1_INPUT_B.CC2SEL = BIT_RESET;
    TMRx->CCM1_INPUT_B.IC2F = BIT_RESET;
    TMRx->CCM1_INPUT_B.CC2SEL = ICselection;
    TMRx->CCM1_INPUT_B.IC2F = ICfilter;

     
    tmpchctrl = TMRx->CCEN;
    tmpchctrl &= (uint16_t)~((uint16_t)TMR_IC_POLARITY_BOTHEDGE << 4);
    tmpchctrl |= (uint16_t)(ICpolarity << 4);
    TMRx->CCEN = tmpchctrl;

     
    TMRx->CCEN_B.CC2EN = BIT_SET;
}













 
static void TI3Config(TMR_T* TMRx, uint16_t ICpolarity, uint16_t ICselection, uint16_t ICfilter)
{
    uint16_t tmpchctrl = 0;

     
    TMRx->CCEN_B.CC3EN = BIT_RESET;

     
    TMRx->CCM2_INPUT_B.CC3SEL = BIT_RESET;
    TMRx->CCM2_INPUT_B.IC3F = BIT_RESET;
    TMRx->CCM2_INPUT_B.CC3SEL = ICselection;
    TMRx->CCM2_INPUT_B.IC3F = ICfilter;

     
    tmpchctrl = TMRx->CCEN;
    tmpchctrl &= (uint16_t)~((uint16_t)TMR_IC_POLARITY_BOTHEDGE << 8);
    tmpchctrl |= (uint16_t)(ICpolarity << 8);
    TMRx->CCEN = tmpchctrl;

     
    TMRx->CCEN_B.CC3EN = BIT_SET;
}













 
static void TI4Config(TMR_T* TMRx, uint16_t ICpolarity, uint16_t ICselection, uint16_t ICfilter)
{
    uint16_t tmpchctrl = 0;

     
    TMRx->CCEN_B.CC4EN = BIT_RESET;

     
    TMRx->CCM2_INPUT_B.CC4SEL = BIT_RESET;
    TMRx->CCM2_INPUT_B.IC4F = BIT_RESET;
    TMRx->CCM2_INPUT_B.CC4SEL = ICselection;
    TMRx->CCM2_INPUT_B.IC4F = ICfilter;

     
    tmpchctrl = TMRx->CCEN;
    tmpchctrl &= (uint16_t)~((uint16_t)TMR_IC_POLARITY_BOTHEDGE << 12);
    tmpchctrl |= (uint16_t)(ICpolarity << 12);
    TMRx->CCEN = tmpchctrl;

     
    TMRx->CCEN_B.CC4EN = BIT_SET;
}









 
void TMR_ICConfig(TMR_T* TMRx, TMR_ICConfig_T* ICconfigstruct)
{
    if (ICconfigstruct->channel == TMR_CHANNEL_1)
    {
         
        TI1Config(TMRx, ICconfigstruct->ICpolarity, ICconfigstruct->ICselection, ICconfigstruct->ICfilter);
        TMR_SetIC1Prescal(TMRx, ICconfigstruct->ICprescaler);
    }
    else if (ICconfigstruct->channel == TMR_CHANNEL_2)
    {
         
        TI2Config(TMRx, ICconfigstruct->ICpolarity, ICconfigstruct->ICselection, ICconfigstruct->ICfilter);
        TMR_SetIC2Prescal(TMRx, ICconfigstruct->ICprescaler);
    }
    else if (ICconfigstruct->channel == TMR_CHANNEL_3)
    {
         
        TI3Config(TMRx, ICconfigstruct->ICpolarity, ICconfigstruct->ICselection, ICconfigstruct->ICfilter);
        TMR_SetIC3Prescal(TMRx, ICconfigstruct->ICprescaler);
    }
    else if (ICconfigstruct->channel == TMR_CHANNEL_4)
    {
         
        TI4Config(TMRx, ICconfigstruct->ICpolarity, ICconfigstruct->ICselection, ICconfigstruct->ICfilter);
        TMR_SetIC4Prescal(TMRx, ICconfigstruct->ICprescaler);
    }
}







 
void TMR_ICConfigStructInit(TMR_ICConfig_T* ICconfigstruct)
{
    ICconfigstruct->channel = TMR_CHANNEL_1;
    ICconfigstruct->ICpolarity = TMR_IC_POLARITY_RISING;
    ICconfigstruct->ICselection = TMR_IC_SELECTION_DIRECT_TI;
    ICconfigstruct->ICprescaler = TMR_ICPSC_DIV1;
    ICconfigstruct->ICfilter = 0x00;
}









 
void TMR_PWMConfig(TMR_T* TMRx, TMR_ICConfig_T* ICconfigstruct)
{
    uint16_t icpolarity = TMR_IC_POLARITY_RISING;
    uint16_t icselection = TMR_IC_SELECTION_DIRECT_TI;

     
    if (ICconfigstruct->ICpolarity == TMR_IC_POLARITY_RISING)
    {
        icpolarity = TMR_IC_POLARITY_FALLING;
    }
    else
    {
        icpolarity = TMR_IC_POLARITY_RISING;
    }

     
    if (ICconfigstruct->ICselection == TMR_IC_SELECTION_DIRECT_TI)
    {
        icselection = TMR_IC_SELECTION_INDIRECT_TI;
    }
    else
    {
        icselection = TMR_IC_SELECTION_DIRECT_TI;
    }

    if (ICconfigstruct->channel == TMR_CHANNEL_1)
    {
         
        TI1Config(TMRx, ICconfigstruct->ICpolarity, ICconfigstruct->ICselection, ICconfigstruct->ICfilter);
         
        TMR_SetIC1Prescal(TMRx, ICconfigstruct->ICprescaler);
         
        TI2Config(TMRx, icpolarity, icselection, ICconfigstruct->ICfilter);
         
        TMR_SetIC2Prescal(TMRx, ICconfigstruct->ICprescaler);
    }
    else
    {
         
        TI2Config(TMRx, ICconfigstruct->ICpolarity, ICconfigstruct->ICselection, ICconfigstruct->ICfilter);
         
        TMR_SetIC2Prescal(TMRx, ICconfigstruct->ICprescaler);
         
        TI1Config(TMRx, icpolarity, icselection, ICconfigstruct->ICfilter);
         
        TMR_SetIC1Prescal(TMRx, ICconfigstruct->ICprescaler);
    }
}







 
uint16_t TMR_ReadCaputer1(TMR_T* TMRx)
{
    return TMRx->CC1;
}







 
uint16_t TMR_ReadCaputer2(TMR_T* TMRx)
{
    return TMRx->CC2;
}







 
uint16_t TMR_ReadCaputer3(TMR_T* TMRx)
{
    return TMRx->CC3;
}







 
uint16_t TMR_ReadCaputer4(TMR_T* TMRx)
{
    return TMRx->CC4;
}









 
void TMR_SetIC1Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler)
{
    TMRx->CCM1_INPUT_B.IC1PSC = BIT_RESET;
    TMRx->CCM1_INPUT_B.IC1PSC = prescaler;
}








 
void TMR_SetIC2Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler)
{
    TMRx->CCM1_INPUT_B.IC2PSC = BIT_RESET;
    TMRx->CCM1_INPUT_B.IC2PSC = prescaler;
}









 
void TMR_SetIC3Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler)
{
    TMRx->CCM2_INPUT_B.IC3PSC = BIT_RESET;
    TMRx->CCM2_INPUT_B.IC3PSC = prescaler;
}









 
void TMR_SetIC4Prescal(TMR_T* TMRx, TMR_IC_PRESCALER_T prescaler)
{
    TMRx->CCM2_INPUT_B.IC4PSC = BIT_RESET;
    TMRx->CCM2_INPUT_B.IC4PSC = prescaler;
}


















 
void TMR_EnableInterrupt(TMR_T* TMRx, uint16_t interrupt)
{
    TMRx->DIEN |= interrupt;
}


















 
void TMR_DisableInterrupt(TMR_T* TMRx, uint16_t interrupt)
{
    TMRx->DIEN &= ~interrupt;
}




















 
void TMR_GenerateEvent(TMR_T* TMRx, uint16_t event)
{
    TMRx->CEG |= event;
}




























 
uint16_t TMR_ReadStatusFlag(TMR_T* TMRx, TMR_FLAG_T flag)
{
    if ((TMRx->STS & flag) != RESET)
    {
        return SET;
    }
    else
    {
        return RESET;
    }
}






















 
void TMR_ClearStatusFlag(TMR_T* TMRx, uint16_t flag)
{
    TMRx->STS = ~flag;
}
























 
uint16_t TMR_ReadIntFlag(TMR_T* TMRx, TMR_INT_FLAG_T flag)
{
    if (((TMRx->STS & flag) != RESET) && ((TMRx->DIEN & flag) != RESET))
    {
        return SET;
    }
    else
    {
        return RESET;
    }
}


















 
void TMR_ClearIntFlag(TMR_T* TMRx, uint16_t flag)
{
    TMRx->STS = ~flag;
}











 
void TMR_ConfigDMA(TMR_T* TMRx, TMR_DMA_BASE_ADDERSS_T address, TMR_DMA_BURST_LENGHT_T lenght)
{
    TMRx->DCTRL = (uint32_t)address | (uint32_t)lenght;
}

















 
void TMR_EnableDMASoure(TMR_T* TMRx, uint16_t souces)
{
    TMRx->DIEN |= souces;
}

















 
void TMR_DisableDMASoure(TMR_T* TMRx, uint16_t souces)
{
    TMRx->DIEN &= ~souces;
}







 
void TMR_EnableCCDMA(TMR_T* TMRx)
{
    TMRx->CTRL2_B.CCDSEL = ENABLE;
}







 
void TMR_DisableCCDMA(TMR_T* TMRx)
{
    TMRx->CTRL2_B.CCDSEL = DISABLE;
}







 
void TMR_ConfigInternalClock(TMR_T* TMRx)
{
    TMRx->SMCTRL_B.SMFSEL = DISABLE;
}














 
void TMR_ConfigITRxExternalClock(TMR_T* TMRx, TMR_INPUT_TRIGGER_SOURCE_T input)
{
    TMR_SelectInputTrigger(TMRx, input);
    TMRx->SMCTRL_B.SMFSEL = 0x07;
}




















 
void TMR_ConfigTIxExternalClock(TMR_T* TMRx, TMR_INPUT_TRIGGER_SOURCE_T input,
                                TMR_IC_POLARITY_T ICpolarity, uint16_t ICfilter)
{
    if (input == TMR_TS_TI2FP2)
    {
        TI2Config(TMRx, ICpolarity, TMR_IC_SELECTION_DIRECT_TI, ICfilter);
    }
    else
    {
        TI1Config(TMRx, ICpolarity, TMR_IC_SELECTION_DIRECT_TI, ICfilter);
    }

    TMR_SelectInputTrigger(TMRx, input);
    TMRx->SMCTRL_B.SMFSEL = 0x07;
}













 
void TMR_ConfigExternalClockMode1(TMR_T* TMRx, TMR_EXTTRG_PRESCALER_T prescaler,
                                  TMR_EXTTRG_POLARITY_T polarity, uint16_t filter)
{
    TMR_ConfigExternalTrigger(TMRx, prescaler, polarity, filter);
    TMRx->SMCTRL_B.SMFSEL = BIT_RESET;
    TMRx->SMCTRL_B.SMFSEL = 0x07;
    TMRx->SMCTRL_B.TRGSEL = 0x07;
}













 
void TMR_ConfigExternalClockMode2(TMR_T* TMRx, TMR_EXTTRG_PRESCALER_T prescaler,
                                  TMR_EXTTRG_POLARITY_T polarity, uint16_t filter)
{
    TMR_ConfigExternalTrigger(TMRx, prescaler, polarity, filter);
    TMRx->SMCTRL_B.ECEN = ENABLE;
}


















 
void TMR_SelectInputTrigger(TMR_T* TMRx, TMR_INPUT_TRIGGER_SOURCE_T input)
{
    TMRx->SMCTRL_B.TRGSEL = BIT_RESET;
    TMRx->SMCTRL_B.TRGSEL = input;
}




















 
void TMR_SelectOutputTrigger(TMR_T* TMRx, TMR_TRGOSOURCE_T source)
{
    TMRx->CTRL2_B.MMSEL = source;
}









 
void TMR_SelectSlaveMode(TMR_T* TMRx, TMR_SLAVEMODE_T mode)
{
    TMRx->SMCTRL_B.SMFSEL = mode;
}







 
void TMR_EnableMasterSlaveMode(TMR_T* TMRx)
{
    TMRx->SMCTRL_B.MSMEN = ENABLE ;
}







 
void TMR_DisableMasterSlaveMode(TMR_T* TMRx)
{
    TMRx->SMCTRL_B.MSMEN = DISABLE ;
}













 
void TMR_ConfigExternalTrigger(TMR_T* TMRx, TMR_EXTTRG_PRESCALER_T prescaler,
                               TMR_EXTTRG_POLARITY_T polarity, uint16_t filter)
{
    TMRx->SMCTRL &= 0x00FF;
    TMRx->SMCTRL_B.ETPCFG = prescaler;
    TMRx->SMCTRL_B.ETPOL = polarity;
    TMRx->SMCTRL_B.ETFCFG = filter;
}













 
void TMR_ConfigEncodeInterface(TMR_T* TMRx, TMR_ENCODER_MODE_T encodeMode, TMR_IC_POLARITY_T IC1Polarity,
                               TMR_IC_POLARITY_T IC2Polarity)
{
     
    TMRx->SMCTRL_B.SMFSEL = BIT_RESET;
    TMRx->SMCTRL_B.SMFSEL = encodeMode;

     
    TMRx->CCM1_INPUT_B.CC1SEL = BIT_RESET ;
    TMRx->CCM1_INPUT_B.CC2SEL = BIT_RESET ;
    TMRx->CCM1_INPUT_B.CC1SEL = BIT_SET ;
    TMRx->CCM1_INPUT_B.CC2SEL = BIT_SET ;

     
    TMRx->CCEN &= ~(TMR_IC_POLARITY_BOTHEDGE) & ~(TMR_IC_POLARITY_BOTHEDGE << 4);
    TMRx->CCEN |= (IC1Polarity | IC2Polarity << 4);
}







 
void TMR_EnableHallSensor(TMR_T* TMRx)
{
    TMRx->CTRL2_B.TI1SEL = ENABLE;
}







 
void TMR_DisableHallSensor(TMR_T* TMRx)
{
    TMRx->CTRL2_B.TI1SEL = DISABLE;
}














 
void TMR_ConfigRemap(TMR_T* TMRx, TMR_REMAP_T remap)
{
    TMRx->OPT_B.RMPSEL = remap;
}

 
 
 
