timestamp 1750150351
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use dp_pmos_top dp_pmos_top_0 1 0 -53 0 1 1304
use dp_nmos_top dp_nmos_top_0 1 0 -18 0 1 -321
node "m1_7013_789#" 0 0 7013 789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_5285_789#" 0 0 5285 789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_3557_789#" 0 0 3557 789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1829_789#" 0 0 1829 789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_101_789#" 0 0 101 789 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_8731_n191#" 0 0 8731 -191 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_pmos_top_0/dp_pmos_2/dp_pmos_4_1/m1_n391_79#" "dp_nmos_top_0/dp_nmos_2/dp_nmos_4_0/m1_n391_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_top_0/dp_nmos_2/dp_nmos_4_0/m1_n391_369#" "m1_5285_789#"
merge "dp_pmos_top_0/VSUBS" "dp_nmos_top_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_top_0/VSUBS" "VSUBS"
merge "dp_pmos_top_0/dp_pmos_5/dp_pmos_4_1/m1_n391_79#" "dp_nmos_top_0/dp_nmos_5/dp_nmos_4_0/m1_n391_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_top_0/dp_nmos_5/dp_nmos_4_0/m1_n391_369#" "m1_7013_789#"
merge "dp_pmos_top_0/dp_pmos_3/dp_pmos_4_1/m1_n391_79#" "dp_nmos_top_0/dp_nmos_3/dp_nmos_4_0/m1_n391_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_top_0/dp_nmos_3/dp_nmos_4_0/m1_n391_369#" "m1_3557_789#"
merge "dp_pmos_top_0/dp_pmos_1/dp_pmos_4_1/m1_n391_79#" "dp_nmos_top_0/dp_nmos_1/dp_nmos_4_0/m1_n391_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_top_0/dp_nmos_1/dp_nmos_4_0/m1_n391_369#" "m1_1829_789#"
merge "dp_pmos_top_0/m2_8349_1791#" "dp_pmos_top_0/m2_8349_155#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_pmos_top_0/m2_8349_155#" "dp_nmos_top_0/m2_8314_136#"
merge "dp_nmos_top_0/m2_8314_136#" "dp_nmos_top_0/m2_8314_956#"
merge "dp_nmos_top_0/m2_8314_956#" "m1_8731_n191#"
merge "dp_pmos_top_0/dp_pmos_0/dp_pmos_4_1/m1_n391_79#" "dp_nmos_top_0/dp_nmos_0/dp_nmos_4_0/m1_n391_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_top_0/dp_nmos_0/dp_nmos_4_0/m1_n391_369#" "m1_101_789#"
