# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 4 7 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
# CONTEXT CPU 2 8
CPU 8 6 3
BLOCK 9 8
CPU 9 9 0
# CONTEXT CPU 1 9
CPU 9 10 2
CPU 9 6 3
UNBLOCK 10 8
CPU 10 9 0
CPU 10 11 1
CPU 10 10 2
CPU 10 6 3
BLOCK 11 10
CPU 11 9 0
CPU 11 11 1
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 10
# CONTEXT CPU 0 12
CPU 12 11 1
CPU 12 12 2
CPU 12 13 3
UNBLOCK 13 9
CPU 13 14 0
CPU 13 11 1
CPU 13 12 2
CPU 13 13 3
BLOCK 14 14
BLOCK 14 11
BLOCK 14 12
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 13 3
BLOCK 15 13
UNBLOCK 15 11
UNBLOCK 15 12
UNBLOCK 15 14
CPU 15 0 0
CPU 15 1 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 13
CPU 16 0 0
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 0 0
CPU 17 5 1
CPU 17 3 2
# CONTEXT CPU 3 17
# CONTEXT CPU 0 18
CPU 18 5 1
CPU 18 3 2
CPU 18 2 3
CPU 19 4 0
CPU 19 5 1
CPU 19 3 2
CPU 19 2 3
BLOCK 20 4
# CONTEXT CPU 0 20
CPU 20 5 1
# CONTEXT CPU 2 20
CPU 20 2 3
BLOCK 21 5
UNBLOCK 21 4
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
CPU 21 2 3
UNBLOCK 22 5
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22 2 3
EXIT 23 2 3
CPU 23 7 0
# CONTEXT CPU 1 23
CPU 23 8 2
# CONTEXT CPU 3 23
CPU 24 7 0
CPU 24 6 1
CPU 24 8 2
# CONTEXT CPU 3 24
BLOCK 25 7
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 8 2
# CONTEXT CPU 3 25
UNBLOCK 26 7
CPU 26 9 0
CPU 26 11 1
CPU 26 8 2
CPU 26 10 3
CPU 27 9 0
CPU 27 11 1
CPU 27 8 2
CPU 27 10 3
BLOCK 28 10
CPU 28 9 0
CPU 28 11 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 10
CPU 29 9 0
CPU 29 11 1
CPU 29 12 2
# CONTEXT CPU 3 29
BLOCK 30 9
BLOCK 30 11
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
CPU 30 12 2
# CONTEXT CPU 3 30
BLOCK 31 12
UNBLOCK 31 9
UNBLOCK 31 11
# CONTEXT CPU 0 31
CPU 31 1 1
# CONTEXT CPU 2 31
CPU 31 14 3
BLOCK 32 14
UNBLOCK 32 12
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
UNBLOCK 33 14
CPU 33 13 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
BLOCK 34 13
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 0 2
# CONTEXT CPU 3 34
UNBLOCK 35 13
# CONTEXT CPU 0 35
CPU 35 3 1
CPU 35 0 2
CPU 35 4 3
# CONTEXT CPU 0 36
CPU 36 3 1
CPU 36 0 2
CPU 36 4 3
EXIT 37 0 2
CPU 37 5 0
CPU 37 3 1
# CONTEXT CPU 2 37
CPU 37 4 3
EXIT 38 3 1
# CONTEXT CPU 0 38
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
CPU 38 4 3
CPU 39 7 0
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 39 4 3
EXIT 40 4 3
CPU 40 7 0
# CONTEXT CPU 1 40
CPU 40 6 2
# CONTEXT CPU 3 40
BLOCK 41 6
CPU 41 7 0
CPU 41 8 1
# CONTEXT CPU 2 41
CPU 41 10 3
UNBLOCK 42 6
CPU 42 7 0
CPU 42 8 1
# CONTEXT CPU 2 42
CPU 42 10 3
BLOCK 43 8
CPU 43 7 0
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 10 3
EXIT 44 7 0
UNBLOCK 44 8
# CONTEXT CPU 0 44
CPU 44 11 1
CPU 44 9 2
CPU 44 10 3
EXIT 45 11 1
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 9 2
CPU 45 10 3
EXIT 46 9 2
EXIT 46 10 3
# CONTEXT CPU 0 46
CPU 46 1 1
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
CPU 47 12 0
CPU 47 1 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
BLOCK 48 12
# CONTEXT CPU 0 48
CPU 48 1 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
UNBLOCK 49 12
CPU 49 5 0
CPU 49 1 1
CPU 49 14 2
CPU 49 13 3
EXIT 50 1 1
BLOCK 50 14
BLOCK 50 13
CPU 50 5 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
EXIT 51 5 0
UNBLOCK 51 13
UNBLOCK 51 14
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
CPU 53 6 1
CPU 53 8 2
CPU 53 12 3
EXIT 54 6 1
EXIT 54 8 2
BLOCK 54 12
CPU 54 13 0
# CONTEXT CPU 1 54
CPU 54 -1 2
CPU 54 -1 3
UNBLOCK 55 12
CPU 55 13 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
CPU 55 -1 3
CPU 56 13 0
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
BLOCK 57 13
CPU 57 -1 0
CPU 57 14 1
# CONTEXT CPU 2 57
CPU 57 -1 3
BLOCK 58 14
UNBLOCK 58 13
# CONTEXT CPU 0 58
CPU 58 -1 1
CPU 58 12 2
CPU 58 -1 3
UNBLOCK 59 14
CPU 59 13 0
# CONTEXT CPU 1 59
CPU 59 12 2
CPU 59 -1 3
EXIT 60 13 0
CPU 60 -1 0
CPU 60 14 1
CPU 60 12 2
CPU 60 -1 3
BLOCK 61 14
EXIT 61 12 2
CPU 61 -1 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
CPU 65 14 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
