// Seed: 696923741
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    input wand id_5[1 : -1],
    input wire id_6,
    input tri id_7,
    output wand id_8,
    input supply0 id_9,
    output wand id_10,
    output wor id_11,
    input wor id_12,
    input supply0 id_13,
    input supply1 id_14,
    input wor id_15,
    input tri id_16
);
  initial if (1) $signed(31);
  ;
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    input tri id_0
    , id_9,
    input supply0 id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 module_1,
    input uwire id_5,
    input uwire id_6,
    input wand id_7
);
  always begin : LABEL_0
    id_9 <= -1;
    begin : LABEL_1
    end
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_2,
      id_2,
      id_5,
      id_6,
      id_7,
      id_2,
      id_3,
      id_2,
      id_2,
      id_6,
      id_3,
      id_3,
      id_6,
      id_0
  );
  assign id_4 = 1'b0;
  logic id_10;
endmodule
