// Seed: 2454007625
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout supply0 id_1;
  logic [7:0][-1 'd0 : -1 'b0] id_3, id_4;
  assign id_1 = -1'b0;
  always id_4[-1'b0] = #1 -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd80
) (
    input tri _id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic id_3[id_0  +  id_0  &  -1 : 1  ^  1];
  ;
  integer id_4;
  initial @(1'b0 - (id_2));
  assign id_3 = "" & 1;
endmodule
