{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707136965339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707136965339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:42:45 2024 " "Processing started: Mon Feb  5 15:42:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707136965339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707136965339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707136965339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707136965562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707136965562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707136972991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707136972991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-trigger10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-trigger10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger10 " "Found entity 1: D-Trigger10" {  } { { "D-Trigger10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707136972992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707136972992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-triggerwithriseedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-triggerwithriseedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-TriggerWithRiseEdge " "Found entity 1: D-TriggerWithRiseEdge" {  } { { "D-TriggerWithRiseEdge.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRiseEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707136972993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707136972993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trigger " "Elaborating entity \"Trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707136973020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger10 D-Trigger10:inst " "Elaborating entity \"D-Trigger10\" for hierarchy \"D-Trigger10:inst\"" {  } { { "Trigger.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 168 472 568 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707136973023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-TriggerWithRiseEdge D-Trigger10:inst\|D-TriggerWithRiseEdge:inst9 " "Elaborating entity \"D-TriggerWithRiseEdge\" for hierarchy \"D-Trigger10:inst\|D-TriggerWithRiseEdge:inst9\"" {  } { { "D-Trigger10.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger10.bdf" { { 152 1504 1600 248 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707136973027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d-trigger.bdf 1 1 " "Using design file d-trigger.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger " "Found entity 1: D-Trigger" {  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707136973037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707136973037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger D-Trigger10:inst\|D-TriggerWithRiseEdge:inst9\|D-Trigger:inst19 " "Elaborating entity \"D-Trigger\" for hierarchy \"D-Trigger10:inst\|D-TriggerWithRiseEdge:inst9\|D-Trigger:inst19\"" {  } { { "D-TriggerWithRiseEdge.bdf" "inst19" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRiseEdge.bdf" { { 248 720 816 344 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707136973037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707136973937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707136974280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707136974280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707136974376 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707136974376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707136974376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707136974376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707136974399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:42:54 2024 " "Processing ended: Mon Feb  5 15:42:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707136974399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707136974399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707136974399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707136974399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707136976382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707136976382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:42:56 2024 " "Processing started: Mon Feb  5 15:42:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707136976382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707136976382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Trigger -c Trigger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707136976382 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707136976443 ""}
{ "Info" "0" "" "Project  = Trigger" {  } {  } 0 0 "Project  = Trigger" 0 0 "Fitter" 0 0 1707136976444 ""}
{ "Info" "0" "" "Revision = Trigger" {  } {  } 0 0 "Revision = Trigger" 0 0 "Fitter" 0 0 1707136976444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707136976486 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707136976486 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Trigger EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Trigger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707136976504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707136976540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707136976540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707136976619 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707136976692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707136976692 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707136976692 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707136976692 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707136976694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707136976694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707136976694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707136976694 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707136976694 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707136976694 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707136976695 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707136976988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707136976988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707136976988 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst19\|inst21~1\|combout " "Node \"inst\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst\|inst20~1\|dataa " "Node \"inst\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst\|inst20~1\|combout " "Node \"inst\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst19\|inst21~1\|datad " "Node \"inst\|inst6\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst\|inst20~1\|datab " "Node \"inst\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977019 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|combout " "Node \"inst\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|dataa " "Node \"inst\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|combout " "Node \"inst\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|datad " "Node \"inst\|inst2\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|datab " "Node \"inst\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977019 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|combout " "Node \"inst11\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|dataa " "Node \"inst11\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|combout " "Node \"inst11\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|datad " "Node \"inst11\|inst6\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|datab " "Node \"inst11\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977019 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|combout " "Node \"inst11\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|dataa " "Node \"inst11\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|combout " "Node \"inst11\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|datad " "Node \"inst11\|inst2\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|datab " "Node \"inst11\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977019 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|combout " "Node \"inst12\|inst9\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst9\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|dataa " "Node \"inst12\|inst9\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|combout " "Node \"inst12\|inst9\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|datad " "Node \"inst12\|inst9\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|datab " "Node \"inst12\|inst9\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977019 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977019 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|combout " "Node \"inst12\|inst5\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst5\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|dataa " "Node \"inst12\|inst5\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|combout " "Node \"inst12\|inst5\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|datad " "Node \"inst12\|inst5\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|datab " "Node \"inst12\|inst5\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977020 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|combout " "Node \"inst12\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|dataa " "Node \"inst12\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|combout " "Node \"inst12\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|datad " "Node \"inst12\|inst2\|inst19\|inst21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|datab " "Node \"inst12\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136977020 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1707136977020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datac  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datad  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datad  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datac  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|datad  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|datad  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datad  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datac  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datac  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datad  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout " "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst\|inst20~1\|datad  to: inst\|inst6\|inst19\|inst21~1\|combout " "From: inst\|inst6\|inst\|inst20~1\|datad  to: inst\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136977054 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1707136977054 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707136977056 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707136977056 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707136977057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "D-Trigger10:inst\|D-TriggerWithRiseEdge:inst8\|D-Trigger:inst19\|inst20  " "Automatically promoted node D-Trigger10:inst\|D-TriggerWithRiseEdge:inst8\|D-Trigger:inst19\|inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707136977072 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "D-Trigger10:inst\|D-TriggerWithRiseEdge:inst9\|D-Trigger:inst19\|inst20 " "Destination node D-Trigger10:inst\|D-TriggerWithRiseEdge:inst9\|D-Trigger:inst19\|inst20" {  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1707136977072 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1707136977072 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707136977072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707136977275 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707136977275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707136977275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707136977275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707136977276 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707136977276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707136977276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707136977276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707136977276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707136977276 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707136977276 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C " "Node \"C\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707136977282 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D " "Node \"D\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707136977282 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1707136977282 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707136977282 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707136977284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707136977694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707136977741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707136977750 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707136978123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707136978123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707136978286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707136978797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707136978797 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1707136979347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707136979523 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707136979523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707136979525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707136979619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707136979626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707136979729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707136979729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707136979847 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707136980158 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1707136980310 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL 23 " "Pin CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/22.1std/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 192 48 216 208 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1707136980312 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1707136980312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/output_files/Trigger.fit.smsg " "Generated suppressed messages file D:/GITEA/GitHub/ES/pcbteach/Lesson_04/output_files/Trigger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707136980356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5538 " "Peak virtual memory: 5538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707136980625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:43:00 2024 " "Processing ended: Mon Feb  5 15:43:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707136980625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707136980625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707136980625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707136980625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707136981823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707136981824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:43:01 2024 " "Processing started: Mon Feb  5 15:43:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707136981824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707136981824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Trigger -c Trigger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707136981824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707136982012 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1707136982232 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707136982244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707136982422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:43:02 2024 " "Processing ended: Mon Feb  5 15:43:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707136982422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707136982422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707136982422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707136982422 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707136983062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707136983662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707136983663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:43:03 2024 " "Processing started: Mon Feb  5 15:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707136983663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707136983663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Trigger -c Trigger " "Command: quartus_sta Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707136983663 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707136983742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707136983834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707136983834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136983872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136983872 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707136983984 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Trigger.sdc " "Synopsys Design Constraints File file not found: 'Trigger.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707136983992 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136983992 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707136983993 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707136983993 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst\|inst20~1\|combout " "Node \"inst\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst\|inst20~1\|dataa " "Node \"inst\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst19\|inst21~1\|combout " "Node \"inst\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst\|inst20~1\|datab " "Node \"inst\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst6\|inst19\|inst21~1\|datab " "Node \"inst\|inst6\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983993 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|combout " "Node \"inst\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|dataa " "Node \"inst\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|combout " "Node \"inst\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst\|inst20~1\|datac " "Node \"inst\|inst2\|inst\|inst20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""} { "Warning" "WSTA_SCC_NODE" "inst\|inst2\|inst19\|inst21~1\|datac " "Node \"inst\|inst2\|inst19\|inst21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983993 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983993 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|combout " "Node \"inst11\|inst6\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst6\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|dataa " "Node \"inst11\|inst6\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|combout " "Node \"inst11\|inst6\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst19\|inst21~1\|datab " "Node \"inst11\|inst6\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst6\|inst\|inst20~1\|datab " "Node \"inst11\|inst6\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983994 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|combout " "Node \"inst11\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|dataa " "Node \"inst11\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst11\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|combout " "Node \"inst11\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst\|inst20~1\|datab " "Node \"inst11\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst11\|inst2\|inst19\|inst21~1\|datab " "Node \"inst11\|inst2\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983994 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|combout " "Node \"inst12\|inst9\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst9\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|dataa " "Node \"inst12\|inst9\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|combout " "Node \"inst12\|inst9\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst19\|inst21~1\|datab " "Node \"inst12\|inst9\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst9\|inst\|inst20~1\|datab " "Node \"inst12\|inst9\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983994 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|combout " "Node \"inst12\|inst5\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|datac " "Node \"inst12\|inst5\|inst\|inst20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|datab " "Node \"inst12\|inst5\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|combout " "Node \"inst12\|inst5\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst5\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst5\|inst\|inst20~1\|datab " "Node \"inst12\|inst5\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983994 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|combout " "Node \"inst12\|inst2\|inst19\|inst21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|datab " "Node \"inst12\|inst2\|inst19\|inst21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|datab " "Node \"inst12\|inst2\|inst\|inst20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|combout " "Node \"inst12\|inst2\|inst\|inst20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst\|inst20~1\|dataa " "Node \"inst12\|inst2\|inst\|inst20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst2\|inst19\|inst21~1\|dataa " "Node \"inst12\|inst2\|inst19\|inst21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1707136983994 ""}  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 280 712 776 328 "inst21" "" } } } } { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { { 200 712 776 248 "inst20" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1707136983994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datac  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datac  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datad  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datad  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|dataa  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|dataa  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datac  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datac  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datab  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datab  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datab  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datab  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout " "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst\|inst20~1\|datac  to: inst\|inst6\|inst19\|inst21~1\|combout " "From: inst\|inst6\|inst\|inst20~1\|datac  to: inst\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136983996 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707136983996 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707136983996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707136983997 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707136983997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707136984002 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707136984027 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707136984027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.535 " "Worst-case setup slack is -21.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.535            -495.708 CLK  " "  -21.535            -495.708 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.335 " "Worst-case hold slack is -11.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.335            -183.864 CLK  " "  -11.335            -183.864 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707136984040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707136984042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -11.266 " "Worst-case minimum pulse width slack is -11.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.266           -4405.612 CLK  " "  -11.266           -4405.612 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707136984072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707136984087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707136984229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datac  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datac  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datad  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datad  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|dataa  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|dataa  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datac  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datac  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datab  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datab  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datab  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datab  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout " "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst\|inst20~1\|datac  to: inst\|inst6\|inst19\|inst21~1\|combout " "From: inst\|inst6\|inst\|inst20~1\|datac  to: inst\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707136984272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707136984272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707136984285 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707136984285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.505 " "Worst-case setup slack is -20.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.505            -462.196 CLK  " "  -20.505            -462.196 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.439 " "Worst-case hold slack is -10.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.439            -173.775 CLK  " "  -10.439            -173.775 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707136984299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707136984303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.351 " "Worst-case minimum pulse width slack is -10.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.351           -4064.439 CLK  " "  -10.351           -4064.439 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984309 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707136984343 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout " "From: inst11\|inst2\|inst19\|inst21~1\|datad  to: inst11\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout " "From: inst11\|inst2\|inst\|inst20~1\|datad  to: inst11\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout " "From: inst11\|inst6\|inst19\|inst21~1\|datac  to: inst11\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout " "From: inst11\|inst6\|inst\|inst20~1\|datac  to: inst11\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout " "From: inst12\|inst2\|inst19\|inst21~1\|datac  to: inst12\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst2\|inst\|inst20~1\|datac  to: inst12\|inst2\|inst19\|inst21~1\|combout " "From: inst12\|inst2\|inst\|inst20~1\|datac  to: inst12\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst19\|inst21~1\|datad  to: inst12\|inst5\|inst\|inst20~1\|combout " "From: inst12\|inst5\|inst19\|inst21~1\|datad  to: inst12\|inst5\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst5\|inst\|inst20~1\|dataa  to: inst12\|inst5\|inst19\|inst21~1\|combout " "From: inst12\|inst5\|inst\|inst20~1\|dataa  to: inst12\|inst5\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout " "From: inst12\|inst9\|inst19\|inst21~1\|datac  to: inst12\|inst9\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst12\|inst9\|inst\|inst20~1\|datac  to: inst12\|inst9\|inst19\|inst21~1\|combout " "From: inst12\|inst9\|inst\|inst20~1\|datac  to: inst12\|inst9\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst19\|inst21~1\|datab  to: inst\|inst2\|inst\|inst20~1\|combout " "From: inst\|inst2\|inst19\|inst21~1\|datab  to: inst\|inst2\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst2\|inst\|inst20~1\|datab  to: inst\|inst2\|inst19\|inst21~1\|combout " "From: inst\|inst2\|inst\|inst20~1\|datab  to: inst\|inst2\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout " "From: inst\|inst6\|inst19\|inst21~1\|datac  to: inst\|inst6\|inst\|inst20~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|inst6\|inst\|inst20~1\|datac  to: inst\|inst6\|inst19\|inst21~1\|combout " "From: inst\|inst6\|inst\|inst20~1\|datac  to: inst\|inst6\|inst19\|inst21~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707136984432 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707136984432 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707136984432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707136984436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707136984436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.184 " "Worst-case setup slack is -10.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.184            -227.212 CLK  " "  -10.184            -227.212 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.982 " "Worst-case hold slack is -4.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.982             -80.393 CLK  " "   -4.982             -80.393 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707136984451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707136984454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.091 " "Worst-case minimum pulse width slack is -5.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.091           -1698.718 CLK  " "   -5.091           -1698.718 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707136984460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707136984460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707136984760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707136984761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 55 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707136984815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:43:04 2024 " "Processing ended: Mon Feb  5 15:43:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707136984815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707136984815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707136984815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707136984815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707136985890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707136985890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  5 15:43:05 2024 " "Processing started: Mon Feb  5 15:43:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707136985890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707136985890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Trigger -c Trigger " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707136985891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707136986150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Trigger.vo D:/GITEA/GitHub/ES/pcbteach/Lesson_04/simulation/questa/ simulation " "Generated file Trigger.vo in folder \"D:/GITEA/GitHub/ES/pcbteach/Lesson_04/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707136986187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707136988231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  5 15:43:08 2024 " "Processing ended: Mon Feb  5 15:43:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707136988231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707136988231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707136988231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707136988231 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707136988885 ""}
