module Bit_4_Binary_Counter_tb( );
reg clk,rst;
wire [3:0] count;
Bit_4_Binary_Counter my_design(count,clk,rst);

always #5 clk=~clk;
initial
begin
rst=1;
clk=0;
#10 rst=0;
#200 $stop;
end
endmodule