-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "01/06/2023 19:31:04"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	SDRAM_CAS_N : OUT std_logic;
	INPUT_CLOCK : IN std_logic;
	SDRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	SDRAM_CKE : OUT std_logic;
	SDRAM_CS_N : OUT std_logic;
	SDRAM_RAS_N : OUT std_logic;
	SDRAM_WE_N : OUT std_logic;
	SDRAM_CLK : OUT std_logic;
	LED : OUT std_logic_vector(7 DOWNTO 0);
	SDRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	SDRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	SDRAM_DQM : OUT std_logic_vector(3 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- SDRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SDRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INPUT_CLOCK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_SDRAM_CAS_N : std_logic;
SIGNAL ww_INPUT_CLOCK : std_logic;
SIGNAL ww_SDRAM_CKE : std_logic;
SIGNAL ww_SDRAM_CS_N : std_logic;
SIGNAL ww_SDRAM_RAS_N : std_logic;
SIGNAL ww_SDRAM_WE_N : std_logic;
SIGNAL ww_SDRAM_CLK : std_logic;
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_SDRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_SDRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAM_DQM : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|pll|sd1|pll7_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|pll|sd1|pll7_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \INPUT_CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|pll|prev_reset~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|pll|sd1|wire_pll7_locked\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~20_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~24_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[12]~12_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[17]~34_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~3_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~6\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~5_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[2]~7_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[19]~70_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \inst|sdram_controller|active_rnw~q\ : std_logic;
SIGNAL \inst|sdram_controller|pending~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector19~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector41~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector108~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector114~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector115~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector116~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal4~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|src_channel[1]~1_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal0~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|active_rnw~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_next.000001000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_next.000010000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector24~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Equal0~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ack_refresh_request~q\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~6_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~0_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~2_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[2]~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~4_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~5_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~6_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~7_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~9_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[27]~14_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[26]~16_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[24]~20_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~13_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~14_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~15_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~16_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[21]~26_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~19_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~20_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~21_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~22_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~23_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~24_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[18]~32_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~25_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~26_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~29_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~30_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[15]~38_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~31_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~32_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[14]~40_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~33_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~34_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[13]~42_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~35_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~36_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~39_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~40_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~41_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~42_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~43_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~44_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~47_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~48_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~49_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~50_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[5]~56_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~51_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~52_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[27]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[27]~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[27]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[21]~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[21]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[21]~19_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[20]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[20]~15_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[20]~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[18]~18_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[17]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[17]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[16]~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq16~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq16~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[13]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[13]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[13]~40_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[13]~41_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[10]~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[10]~33_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[10]~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[10]~47_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[8]~40_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[30]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[29]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[28]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[12]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[11]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[9]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector34~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector34~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector34~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector35~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector33~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector12~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~7_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector23~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|in_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_W~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_M~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[1]~54_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[1]~55_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal107~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~9_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_M~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq1~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[30]~60_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[28]~62_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[28]~63_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[31]~64_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~53_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~55_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~56_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~12_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[26]~7_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[23]~10_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[6]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[21]~12_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[20]~13_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[18]~15_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[16]~17_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[13]~19_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[12]~20_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[10]~22_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[9]~23_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[25]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[23]~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[16]~9_combout\ : std_logic;
SIGNAL \inst|cpu|D_control_reg_rddata_muxed[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_ipending_reg_irq16~q\ : std_logic;
SIGNAL \inst|cpu|M_ienable_reg_irq16~q\ : std_logic;
SIGNAL \inst|cpu|D_control_reg_rddata_muxed[16]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[11]~14_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[9]~15_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[8]~16_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[6]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~2_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_next.111~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector120~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector121~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector122~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector126~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector138~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector146~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~7_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~9_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_valid~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector18~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~14_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~33_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~34_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~35_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~36_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~37_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~38_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~39_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~42_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~43_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~44_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~45_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~46_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~47_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~49_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~4_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~5_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~52_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~53_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~54_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~61_combout\ : std_logic;
SIGNAL \inst|cpu|M_estatus_reg_pie~q\ : std_logic;
SIGNAL \inst|cpu|M_bstatus_reg_pie~q\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[27]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[30]~78_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[30]~79_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[5]~6_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[4]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[28]~82_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[28]~31_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~68_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~69_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~70_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~73_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~75_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~76_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~79_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~80_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~81_combout\ : std_logic;
SIGNAL \inst|cpu|M_ipending_reg_irq16_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~11_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~12_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~13_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~14_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~15_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector18~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector18~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wren~combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[11]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[14]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector6~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector4~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector4~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector5~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_status~combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[7]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[4]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[11]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \inst|jtag_uart|ac~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[1]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~14_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[0]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_estatus_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_estatus_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_estatus_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_bstatus~combout\ : std_logic;
SIGNAL \inst|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~16_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~20_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~28_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~29_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~34_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[11]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~35_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[12]~22_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~37_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~40_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~43_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[12]~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~24_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~25_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~26_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~54_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~58_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~64_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~65_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~18_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~67_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~27_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~71_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~72_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[23]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~75_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[5]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~29_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~77_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~78_combout\ : std_logic;
SIGNAL \inst|cpu|Equal107~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \inst|cpu|E_st_data[30]~19_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[30]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[28]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[28]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[26]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[26]~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[25]~34_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[25]~35_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[3]~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[3]~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[6]~13_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[7]~15_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[7]~16_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[7]~17_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[8]~18_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[8]~19_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[8]~20_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[9]~21_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[9]~22_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[9]~23_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[11]~24_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[11]~25_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[11]~26_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[12]~27_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[12]~28_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[12]~29_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[13]~30_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[13]~31_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[13]~32_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[15]~36_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[15]~37_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[15]~38_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[16]~39_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[16]~40_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[17]~42_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[17]~43_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[17]~44_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[19]~48_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[19]~49_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[19]~50_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[20]~51_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[21]~54_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[21]~55_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[23]~60_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[0]~66_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[0]~67_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[1]~69_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[1]~70_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[1]~71_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[2]~72_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[2]~73_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[2]~74_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[25]~75_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~83_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~85_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~86_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ac~1_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~87_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|woverflow~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \inst|irq_synchronizer|sync|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|stop_cmd_r~q\ : std_logic;
SIGNAL \inst|timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_002|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|nonposted_cmd_accepted~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst|pll|pfdena_reg~q\ : std_logic;
SIGNAL \inst|pll|readdata[1]~1_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst|timer|irq~combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst|timer|read_mux_out[7]~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[15]~3_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[15]~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[12]~9_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[12]~11_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[3]~13_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[3]~13_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[11]~14_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~15_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[11]~16_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[2]~17_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[2]~18_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~20_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~20_combout\ : std_logic;
SIGNAL \inst|pll|pfdena_reg~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[1]~23_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[1]~23_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~26_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~26_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[0]~28_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[0]~28_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[0]~29_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[0]~30_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~32_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[8]~31_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[14]~34_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~35_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[14]~36_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[13]~37_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~41_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[6]~40_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~44_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst|timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst|timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst|timer|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \inst|timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|Add0~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|Add0~2_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\ : std_logic;
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~5_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][102]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add0~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector38~5_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|wait_latency_counter~7_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~83_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[1]~8_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~90_combout\ : std_logic;
SIGNAL \inst|cpu|M_estatus_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~19_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[30]~41_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[29]~42_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[28]~43_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[26]~45_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[25]~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[24]~47_combout\ : std_logic;
SIGNAL \inst|timer|status_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst|limiter_001|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~7_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_flush_pipe_always~17_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter[10]~10_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[7]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[2]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[1]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[27]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[23]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[21]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[20]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[19]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[18]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[15]~18_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[14]~19_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[13]~20_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[12]~21_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[9]~24_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[8]~25_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[5]~27_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[31]~28_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[30]~29_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[28]~31_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|pending_read_count[0]~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[3]~0_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[3]~0_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[10]~2_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[1]~3_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[9]~4_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[0]~5_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \SDRAM_DQ[31]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[29]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[22]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[21]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \INPUT_CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[23]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[2]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[1]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_data_buffer[1]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_ienable_reg_irq16~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_iw[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[23]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[23]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[25]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[17]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[7]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[5]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[4]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[2]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[21]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[3]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \inst|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_data_buffer[1]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \INPUT_CLOCK~input_o\ : std_logic;
SIGNAL \inst|pll|sd1|wire_pll7_fbout\ : std_logic;
SIGNAL \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~1\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~2_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \inst|cpu|D_iw_valid~q\ : std_logic;
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\ : std_logic;
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\ : std_logic;
SIGNAL \SDRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_next.000~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_next.000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector7~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector8~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.001~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector16~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector16~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_next.010~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector9~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.010~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector15~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector15~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector15~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector14~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector13~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector14~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector13~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector12~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.111~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector13~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector10~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector10~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.011~q\ : std_logic;
SIGNAL \inst|sdram_controller|WideOr6~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector17~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_next.101~q\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.101~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|i_state.101~q\ : std_logic;
SIGNAL \inst|sdram_controller|init_done~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|init_done~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector3~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector22~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector22~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector26~1_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|clr_break_line~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|clr_break_line~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|wait_latency_counter~6_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\ : std_logic;
SIGNAL \inst|limiter|response_accepted~0_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[0]~1_combout\ : std_logic;
SIGNAL \inst|limiter|pending_response_count[2]~0_combout\ : std_logic;
SIGNAL \inst|limiter|Add0~2_combout\ : std_logic;
SIGNAL \inst|limiter|Add0~1_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~1_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~2_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~q\ : std_logic;
SIGNAL \inst|limiter|cmd_sink_ready~1_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_offset[0]~0_combout\ : std_logic;
SIGNAL \inst|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|Add6~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \inst|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \inst|limiter|cmd_sink_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|i_read~q\ : std_logic;
SIGNAL \inst|limiter|internal_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \SDRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \inst|cpu|D_ic_fill_starting~1_wirecell_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[6]~14_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ : std_logic;
SIGNAL \SDRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \SDRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ : std_logic;
SIGNAL \SDRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~13_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~6_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~7_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[11]~22_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~9_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~10_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_subtract~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \SDRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \inst|cpu|M_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[13]~14_combout\ : std_logic;
SIGNAL \SDRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[2]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[10]~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DQ[16]~input_o\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|jtag_uart|r_val~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \inst|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[4]~22_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~64_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ : std_logic;
SIGNAL \inst|cpu|Equal4~8_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_cmp~q\ : std_logic;
SIGNAL \inst|cpu|Equal107~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal107~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~12_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \inst|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[8]~24_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~45_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~46_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu|M_ienable_reg_irq1~feeder_combout\ : std_logic;
SIGNAL \SDRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[7]~19_combout\ : std_logic;
SIGNAL \SDRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\ : std_logic;
SIGNAL \inst|addr_router_001|Equal0~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\ : std_logic;
SIGNAL \SDRAM_DQ[17]~input_o\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_is_dst~combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[0]~8_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_retaddr~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[18]~11_combout\ : std_logic;
SIGNAL \SDRAM_DQ[18]~input_o\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[19]~8_combout\ : std_logic;
SIGNAL \SDRAM_DQ[19]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[20]~input_o\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[20]~34_combout\ : std_logic;
SIGNAL \SDRAM_DQ[23]~input_o\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_W~0_combout\ : std_logic;
SIGNAL \SDRAM_DQ[24]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[26]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[27]~input_o\ : std_logic;
SIGNAL \SDRAM_DQ[28]~input_o\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[1]~10_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[1]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[11]~21_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\ : std_logic;
SIGNAL \inst|cpu|M_ci_multi_start~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_ci_multi_start~q\ : std_logic;
SIGNAL \SDRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \inst|cpu|M_st_data[14]~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~72_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~74_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[13]~13_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[15]~7_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[15]~15_combout\ : std_logic;
SIGNAL \inst|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[15]~39_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[17]~16_combout\ : std_logic;
SIGNAL \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|cpu_custom_instruction_master_multi_xconnect|ci_master0_start~combout\ : std_logic;
SIGNAL \inst|crc_custom|done_delay~q\ : std_logic;
SIGNAL \inst|cpu|M_ci_multi_stall~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_ci_multi_stall~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_ci_multi_stall~q\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|always1~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[17]~34_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[1]~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[17]~35_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[15]~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~10_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[19]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[19]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[19]~17_combout\ : std_logic;
SIGNAL \inst|cpu|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[29]~25_combout\ : std_logic;
SIGNAL \SDRAM_DQ[30]~input_o\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[19]~20_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[20]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[25]~26_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_a_not_src~combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[27]~26_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[28]~25_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_M~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal173~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_ignore_dst~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~6_combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \inst|cpu|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \inst|cpu|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|cpu|F_iw[31]~29_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_M~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_M~combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[25]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[25]~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[25]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[25]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[7]~32_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[4]~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[20]~28_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[20]~29_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[17]~18_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_M~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_M~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_b_not_src~combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_M~combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[17]~14_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[17]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[18]~19_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[18]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[16]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[16]~41_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[16]~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[16]~13_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~1_cout\ : std_logic;
SIGNAL \inst|cpu|Add1~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[10]~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_break~q\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_crst~q\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[10]~18_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[10]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[10]~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[10]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[10]~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~3\ : std_logic;
SIGNAL \inst|cpu|Add1~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[11]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~5\ : std_logic;
SIGNAL \inst|cpu|Add1~7\ : std_logic;
SIGNAL \inst|cpu|Add1~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[13]~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[13]~7_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~9\ : std_logic;
SIGNAL \inst|cpu|Add1~11\ : std_logic;
SIGNAL \inst|cpu|Add1~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[15]~10_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[15]~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~13\ : std_logic;
SIGNAL \inst|cpu|Add1~15\ : std_logic;
SIGNAL \inst|cpu|Add1~16_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[17]~15_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[16]~33\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[17]~35\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[18]~36_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[18]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[18]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~11_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_exception~combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_exception~q\ : std_logic;
SIGNAL \inst|cpu|Add1~17\ : std_logic;
SIGNAL \inst|cpu|Add1~18_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[18]~7_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[18]~45_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[24]~9_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[18]~46_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[18]~47_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[18]~17_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[18]~37\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[19]~38_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~19\ : std_logic;
SIGNAL \inst|cpu|Add1~21\ : std_logic;
SIGNAL \inst|cpu|Add1~22_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[20]~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[22]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[22]~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[22]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[22]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[22]~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[26]~7_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[25]~26_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_rot_right~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_rot_right~q\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_shift_logical~q\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[31]~31_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[7]~4_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_alu_signed_comparison~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[30]~29_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[6]~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[30]~61_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[30]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[30]~58_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~54_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[29]~60_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[19]~35_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[29]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[29]~61_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[29]~80_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[27]~6_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[26]~3_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~11_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[25]~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[21]~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[21]~11_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[17]~16_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~27_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[16]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[16]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[15]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[15]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[9]~23_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[29]~81_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[29]~62_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~46_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[12]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~45_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~47_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[17]~18_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[17]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[22]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[22]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~31_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~32_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~33_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~79_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~80_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[8]~24_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[2]~19_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~81_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[29]~30_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[29]~63_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[28]~31_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[28]~83_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[28]~64_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[28]~65_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[26]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[26]~33_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[27]~44_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[11]~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[27]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[27]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[27]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[27]~30_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[28]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[28]~27_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[29]~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[29]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[29]~24_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[30]~21_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~83_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[19]~20_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[19]~12_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[20]~21_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[20]~11_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[21]~22_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[21]~10_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[22]~9_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[23]~8_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[27]~10_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~41_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[3]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[27]~15_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[29]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[29]~30_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[31]~76_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[31]~77_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[31]~58_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[31]~59_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[31]~28_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[30]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[30]~29_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[29]~29_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[28]~28_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[27]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[26]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[26]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[26]~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[26]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[23]~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[23]~9_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[23]~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[23]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[23]~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[23]~13_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~23\ : std_logic;
SIGNAL \inst|cpu|Add1~24_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[19]~39\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[20]~40_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[20]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[20]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[20]~52_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[20]~53_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[20]~21_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[20]~41\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[21]~42_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[21]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[23]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[23]~15_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~82_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[7]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[23]~22_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[23]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[22]~23_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~17_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~18_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[22]~18_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[22]~24_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~30_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[22]~11_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[22]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[18]~19_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[18]~13_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[21]~21_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~65_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_st~q\ : std_logic;
SIGNAL \inst|cpu|d_write_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|d_write_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|d_write~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ : std_logic;
SIGNAL \inst|timer|Equal6~4_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_wr_strobe~3_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|control_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[0]~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_wr_strobe~4_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|force_reload~q\ : std_logic;
SIGNAL \inst|high_resolution_timer|always0~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|always0~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[4]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[7]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[8]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[9]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[10]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[12]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[14]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[3]~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[6]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_h_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[27]~86_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_is_running~q\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[1]~24_combout\ : std_logic;
SIGNAL \inst|timer|Equal6~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[1]~22_combout\ : std_logic;
SIGNAL \inst|timer|control_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[0]~32_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[0]~5_combout\ : std_logic;
SIGNAL \inst|timer|period_l_wr_strobe~4_combout\ : std_logic;
SIGNAL \inst|timer|force_reload~0_combout\ : std_logic;
SIGNAL \inst|timer|force_reload~q\ : std_logic;
SIGNAL \inst|timer|always0~0_combout\ : std_logic;
SIGNAL \inst|timer|always0~1_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[0]~33\ : std_logic;
SIGNAL \inst|timer|internal_counter[1]~34_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[1]~3_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[1]~35\ : std_logic;
SIGNAL \inst|timer|internal_counter[2]~36_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[2]~1_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[2]~37\ : std_logic;
SIGNAL \inst|timer|internal_counter[3]~39\ : std_logic;
SIGNAL \inst|timer|internal_counter[4]~40_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[4]~41\ : std_logic;
SIGNAL \inst|timer|internal_counter[5]~43\ : std_logic;
SIGNAL \inst|timer|internal_counter[6]~45\ : std_logic;
SIGNAL \inst|timer|internal_counter[7]~46_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[7]~47\ : std_logic;
SIGNAL \inst|timer|internal_counter[8]~48_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[8]~6_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[8]~49\ : std_logic;
SIGNAL \inst|timer|internal_counter[9]~50_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[9]~4_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[9]~51\ : std_logic;
SIGNAL \inst|timer|internal_counter[10]~52_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[10]~2_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[10]~53\ : std_logic;
SIGNAL \inst|timer|internal_counter[11]~55\ : std_logic;
SIGNAL \inst|timer|internal_counter[12]~56_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[12]~57\ : std_logic;
SIGNAL \inst|timer|internal_counter[13]~58_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[13]~7_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[11]~54_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~3_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[6]~44_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[3]~38_combout\ : std_logic;
SIGNAL \inst|timer|period_l_register[3]~0_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~1_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~2_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~4_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[13]~59\ : std_logic;
SIGNAL \inst|timer|internal_counter[14]~60_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[14]~61\ : std_logic;
SIGNAL \inst|timer|internal_counter[15]~63\ : std_logic;
SIGNAL \inst|timer|internal_counter[16]~64_combout\ : std_logic;
SIGNAL \inst|timer|period_h_wr_strobe~2_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[16]~65\ : std_logic;
SIGNAL \inst|timer|internal_counter[17]~66_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[17]~67\ : std_logic;
SIGNAL \inst|timer|internal_counter[18]~68_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[18]~69\ : std_logic;
SIGNAL \inst|timer|internal_counter[19]~71\ : std_logic;
SIGNAL \inst|timer|internal_counter[20]~72_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[20]~73\ : std_logic;
SIGNAL \inst|timer|internal_counter[21]~74_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[21]~75\ : std_logic;
SIGNAL \inst|timer|internal_counter[22]~76_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~6_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[22]~77\ : std_logic;
SIGNAL \inst|timer|internal_counter[23]~78_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[23]~79\ : std_logic;
SIGNAL \inst|timer|internal_counter[24]~80_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[24]~81\ : std_logic;
SIGNAL \inst|timer|internal_counter[25]~82_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[25]~83\ : std_logic;
SIGNAL \inst|timer|internal_counter[26]~84_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[26]~85\ : std_logic;
SIGNAL \inst|timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst|timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst|timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst|timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~8_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~7_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~9_combout\ : std_logic;
SIGNAL \inst|timer|Equal0~10_combout\ : std_logic;
SIGNAL \inst|timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \inst|timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \inst|timer|counter_is_running~q\ : std_logic;
SIGNAL \inst|timer|read_mux_out[1]~24_combout\ : std_logic;
SIGNAL \inst|timer|Equal6~0_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[1]~22_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[2]~17_combout\ : std_logic;
SIGNAL \inst|timer|Equal6~3_combout\ : std_logic;
SIGNAL \inst|timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[2]~1_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[2]~18_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[3]~12_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \inst|timer|control_register[3]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[3]~12_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[4]~6_combout\ : std_logic;
SIGNAL \inst|timer|Equal6~2_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[4]~8_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[4]~6_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~7_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[20]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[4]~8_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[5]~43_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[5]~45_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[5]~43_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[5]~42_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~44_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[21]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[5]~45_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[6]~40_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[6]~42_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[22]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~41_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[6]~42_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[7]~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[7]~2_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~1_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[7]~2_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[8]~31_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[8]~33_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[8]~6_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~32_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[24]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[8]~33_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[9]~25_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[9]~27_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[9]~25_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[25]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[9]~27_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[10]~19_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[10]~21_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[10]~19_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[10]~21_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[11]~14_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~15_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[11]~16_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[28]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[12]~9_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~10_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[12]~11_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[13]~37_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[27]~87\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[28]~88_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[28]~89\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[13]~39_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[29]~90_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[29]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[13]~7_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~38_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[13]~39_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_readdata_pre[13]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[14]~34_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~35_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[14]~36_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|period_l_register[15]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[29]~91\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[30]~92_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst|high_resolution_timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[31]~feeder_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[15]~5_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[15]~62_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out~4_combout\ : std_logic;
SIGNAL \inst|timer|internal_counter[30]~93\ : std_logic;
SIGNAL \inst|timer|internal_counter[31]~94_combout\ : std_logic;
SIGNAL \inst|timer|counter_snapshot[31]~feeder_combout\ : std_logic;
SIGNAL \inst|timer|read_mux_out[15]~5_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~66_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~67_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[5]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[21]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[27]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[27]~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~18_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[8]~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~26_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~27_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~39_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~41_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~42_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[16]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~59_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~36_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~60_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~61_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[16]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~55_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~56_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~57_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~74_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~76_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~48_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~49_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~50_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~82_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~84_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~22_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~23_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[25]~8_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[25]~18_combout\ : std_logic;
SIGNAL \SDRAM_DQ[25]~input_o\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~58_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~85_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte3_data[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[25]~19_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[25]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[25]~36_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[20]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[20]~12_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[21]~22_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[22]~23_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[23]~24_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[24]~25_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~16_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~88_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~24_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~25_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[24]~9_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[24]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[24]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[8]~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[24]~37_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[24]~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[24]~39_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[30]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[19]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[19]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[19]~25_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[17]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[19]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[19]~27_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[19]~30_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[19]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[15]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[15]~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal183~0_combout\ : std_logic;
SIGNAL \inst|addr_router_002|src_channel[2]~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|suppress~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|save_dest_id~combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|old_read~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|old_read~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|counter_snapshot[0]~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[0]~29_combout\ : std_logic;
SIGNAL \inst|timer|Equal6~5_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|status_wr_strobe~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer|timeout_occurred~q\ : std_logic;
SIGNAL \inst|high_resolution_timer|read_mux_out[0]~30_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[0]~52_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[0]~53_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal131~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal131~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_op_eret~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_status_reg_pie~q\ : std_logic;
SIGNAL \inst|cpu|D_control_reg_rddata_muxed[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_control_reg_rddata_muxed[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\ : std_logic;
SIGNAL \inst|cpu|av_sign_bit~0_combout\ : std_logic;
SIGNAL \inst|cpu|av_sign_bit~1_combout\ : std_logic;
SIGNAL \inst|cpu|av_sign_bit~2_combout\ : std_logic;
SIGNAL \inst|cpu|av_fill_bit~combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[13]~43_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[14]~15_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[14]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[12]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[14]~22_combout\ : std_logic;
SIGNAL \SDRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \inst|cpu|F_iw[8]~31_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|always0~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|always0~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[26]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~17_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~51_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~52_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~53_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~70_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~73_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[26]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~44_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~68_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~69_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~38_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~6_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~62_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~63_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[11]~22_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[11]~46_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~40_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~84_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[11]~11_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[11]~47_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[13]~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[13]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[13]~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[28]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[4]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~4_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~5_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[12]~4_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[12]~3_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[26]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[11]~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[11]~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[25]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[10]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[10]~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[24]~19_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[26]~11_combout\ : std_logic;
SIGNAL \inst|cpu|W_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_W~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_W~combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[9]~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[9]~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[9]~6_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[25]~10_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[3]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[1]~6_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~10\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~12\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~14\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~16\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~18\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~20\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~22\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~24\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[20]~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[18]~38_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[0]~4_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_mem_byte_en[0]~7_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[17]~14_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[17]~37_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[11]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[11]~30_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[11]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[11]~43_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[11]~44_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[11]~45_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal0~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1_combout\ : std_logic;
SIGNAL \inst|addr_router_002|Equal2~0_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_002|WideOr0~2_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_002|WideOr0~1_combout\ : std_logic;
SIGNAL \inst|limiter_001|nonposted_cmd_accepted~5_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\ : std_logic;
SIGNAL \inst|addr_router_002|Equal1~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|cmd_src_valid[1]~0_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ : std_logic;
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ : std_logic;
SIGNAL \inst|limiter_001|response_accepted~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ : std_logic;
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ : std_logic;
SIGNAL \inst|limiter_001|response_accepted~1_combout\ : std_logic;
SIGNAL \inst|limiter_001|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|has_pending_responses~0_combout\ : std_logic;
SIGNAL \inst|limiter_001|has_pending_responses~q\ : std_logic;
SIGNAL \inst|limiter_001|suppress~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ : std_logic;
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add0~0_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~1_combout\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~56_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~55_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~57_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[9]~9_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[9]~50_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[9]~51_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[9]~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[9]~39_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[9]~55_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[9]~56_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[9]~57_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[10]~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[9]~30_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[0]~5_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~1_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal2~2_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|crosser|clock_xer|take_in_data~2_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_data_toggle~0_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_data_toggle~q\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\ : std_logic;
SIGNAL \inst|crosser|clock_xer|take_in_data~combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_data_buffer[101]~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_data_buffer[101]~feeder_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~2_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_data_toggle_flopped~0_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_data_toggle_flopped~q\ : std_logic;
SIGNAL \inst|pll|wire_pfdena_reg_ena~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ : std_logic;
SIGNAL \inst|pll|sd1|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_data_buffer[0]~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_data_buffer[39]~feeder_combout\ : std_logic;
SIGNAL \inst|pll|wire_pfdena_reg_ena~1_combout\ : std_logic;
SIGNAL \inst|pll|w_reset~combout\ : std_logic;
SIGNAL \inst|pll|prev_reset~q\ : std_logic;
SIGNAL \inst|pll|prev_reset~clkctrl_outclk\ : std_logic;
SIGNAL \inst|pll|sd1|pll_lock_sync~q\ : std_logic;
SIGNAL \inst|pll|sd1|locked~combout\ : std_logic;
SIGNAL \inst|pll|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|in_data_buffer[38]~feeder_combout\ : std_logic;
SIGNAL \inst|crosser|clock_xer|out_data_buffer[38]~feeder_combout\ : std_logic;
SIGNAL \inst|pll|readdata[1]~0_combout\ : std_logic;
SIGNAL \inst|pll|readdata[0]~2_combout\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|out_data_toggle_flopped~q\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|in_data_toggle~0_combout\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|in_data_toggle~q\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|take_in_data~combout\ : std_logic;
SIGNAL \inst|crosser_001|clock_xer|out_valid~combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~7_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_data[0]~9_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[0]~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~63_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~87_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~60_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~62_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[8]~8_combout\ : std_logic;
SIGNAL \inst|cpu|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[0]~12_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[0]~13_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[12]~13_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~37_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~38_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[12]~36_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[12]~37_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[12]~52_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[12]~53_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[12]~54_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[12]~44_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[12]~45_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[12]~20_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~19_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~20_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~21_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~2_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value~66_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[10]~23_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~51_combout\ : std_logic;
SIGNAL \SDRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~48_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~50_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[10]~10_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[10]~48_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[10]~49_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[10]~22_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[10]~48_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[6]~33_combout\ : std_logic;
SIGNAL \inst|cpu|M_ienable_reg_irq16~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_ienable_reg_irq16~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_ienable_reg_irq1~q\ : std_logic;
SIGNAL \inst|cpu|D_control_reg_rddata_muxed[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq1~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_ld_align_sh16~combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[7]~7_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[7]~2_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[5]~21_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[7]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[7]~42_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[7]~43_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[7]~61_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[7]~62_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[7]~63_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[7]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[7]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[7]~25_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[8]~41_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[8]~58_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[8]~59_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[8]~60_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[22]~20_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~88_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~77_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~78_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[6]~6_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~71_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~89_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[14]~14_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[6]~54_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[6]~7_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[6]~26_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[6]~55_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[6]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[6]~26_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[6]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[6]~44_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[6]~45_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[6]~64_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[6]~65_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[6]~66_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[9]~15_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[3]~17_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_custom_multi~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_custom_multi~q\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_shift_rot~q\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[30]~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[14]~15_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[14]~41_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[14]~15_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[14]~18_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~6_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[12]~13_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[14]~18_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[14]~26_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[14]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[14]~37_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[14]~38_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[14]~39_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[13]~42_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[20]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[20]~24_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~20_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[19]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[21]~20_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[21]~21_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[15]~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[15]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[15]~34_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[13]~12_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[15]~35_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[15]~36_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[15]~10_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[17]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[17]~32_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[17]~33_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~4_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal4~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|read_0~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~59_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|src_payload~86_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_byte2_data[0]~7_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~10_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[14]~11_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq16~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[16]~36_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[16]~17_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[16]~37_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[16]~17_combout\ : std_logic;
SIGNAL \inst|cpu|M_st_data[16]~15_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[16]~17_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[13]~21_combout\ : std_logic;
SIGNAL \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[2]~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[2]~3_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[4]~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[5]~6_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_aligned_or_div[5]~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[5]~57_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[5]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[5]~27_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[5]~27_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[5]~46_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[5]~47_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[5]~68_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[3]~23_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[5]~67_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[5]~69_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[13]~24_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[16]~23_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_jmp_indirect~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[30]~27_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_E~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_E~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_E~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_hazard_M~q\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[13]~14_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[13]~19_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[12]~13_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[11]~12_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[10]~11_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[9]~10_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[8]~9_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[8]~52_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[8]~53_combout\ : std_logic;
SIGNAL \inst|cpu|E_stw_data[8]~7_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[8]~18_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[10]~24_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|_~1_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[4]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[4]~3_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \inst|cpu|Add5~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_ap_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[22]~7_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[23]~8_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_E~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_E~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_E~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_hazard_M~q\ : std_logic;
SIGNAL \inst|cpu|M_st_data[8]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[1]~13_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_ld~combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_ld~q\ : std_logic;
SIGNAL \inst|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \inst|cpu|d_read~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \inst|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \inst|cpu|av_ld_or_div_done~q\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[30]~0_combout\ : std_logic;
SIGNAL \inst|crc_custom|wrapper_wiring|readdata[3]~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[3]~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[3]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[3]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[3]~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[3]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[3]~48_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[3]~49_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[3]~71_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[1]~24_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[3]~70_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[3]~72_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|readdata[5]~27_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[15]~18_combout\ : std_logic;
SIGNAL \inst|cpu|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_hbreak_req~combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr[6]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[5]~9_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[5]~10_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[5]~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[4]~6_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[4]~7_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[4]~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[4]~15_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2_prelim[31]~31_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[31]~56_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[31]~57_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[30]~59_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[27]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[27]~5_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[26]~6_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[25]~4_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[25]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[16]~23_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~1_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~3_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~5_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~7_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~9_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~11_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~13_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~15_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~17_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~19_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~21_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~23_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~25_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~27_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~29_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~31_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~33_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~35_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~37_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~39_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~41_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~43_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~45_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~47_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~49_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~51_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~53_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~55_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~57_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~59_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~61_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~63_cout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_test_bench|Add0~64_combout\ : std_logic;
SIGNAL \inst|cpu|E_br_result~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush~q\ : std_logic;
SIGNAL \inst|cpu|F_pc[23]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[12]~20_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_jmp_indirect~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr[6]~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_pc[0]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[0]~68_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[21]~19_combout\ : std_logic;
SIGNAL \inst|cpu|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_W~2_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_W~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_W~1_combout\ : std_logic;
SIGNAL \inst|cpu|D_src1_hazard_W~combout\ : std_logic;
SIGNAL \inst|cpu|E_src1_prelim[24]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_src1[24]~8_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \inst|cpu|D_src2_imm[24]~9_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[24]~34_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[24]~35_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[24]~49_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[22]~57_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[22]~58_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[22]~59_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[22]~24_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[22]~25_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[21]~43\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[22]~44_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~25\ : std_logic;
SIGNAL \inst|cpu|Add1~26_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[22]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[24]~50_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[24]~51_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal1~5_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|src_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\ : std_logic;
SIGNAL \SDRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \inst|cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_shift_rot_right~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[15]~16_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[16]~17_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[17]~18_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_result[18]~19_combout\ : std_logic;
SIGNAL \inst|cpu|M_wr_data_unfiltered[18]~33_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[18]~19_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[18]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[18]~29_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[18]~30_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src1_valid~4_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|last_cycle~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[12]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[12]~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector41~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector41~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector41~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector41~7_combout\ : std_logic;
SIGNAL \inst|sdram_controller|f_pop~q\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[14]~33_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[14]~34_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[14]~35_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[14]~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\ : std_logic;
SIGNAL \inst|cpu|Add8|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[24]~63_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[24]~64_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[24]~65_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[24]~28_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[24]~29_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[22]~45\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[23]~47\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[24]~48_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[23]~46_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~27\ : std_logic;
SIGNAL \inst|cpu|Add1~29\ : std_logic;
SIGNAL \inst|cpu|Add1~30_combout\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[24]~2_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[26]~7_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[26]~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[26]~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector29~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|active_rnw~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|active_rnw~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~5_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[23]~61_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[29]~28_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[29]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[23]~62_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[23]~26_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~28_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[23]~27_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_tag[13]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[59]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[58]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~8_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[27]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[21]~56_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[21]~22_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[21]~23_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~7_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~10_combout\ : std_logic;
SIGNAL \inst|sdram_controller|f_select~combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|active_cs_n~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|active_cs_n~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|active_cs_n~q\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|pending~combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector26~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector26~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.000000100~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector36~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_next~17_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.000001000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector39~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector37~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector38~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector37~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector37~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|LessThan1~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector29~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.000100000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector30~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.001000000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector37~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector36~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_next.010000000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector31~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.010000000~q\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.000000010~q\ : std_logic;
SIGNAL \inst|sdram_controller|WideOr8~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector1~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector20~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector2~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector21~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|always5~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector21~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Equal4~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|rd_valid[2]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|za_valid~q\ : std_logic;
SIGNAL \inst|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \inst|addr_router_001|Equal3~0_combout\ : std_logic;
SIGNAL \inst|led_out|always0~0_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \inst|led_out_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|rsp_xbar_mux_001|WideOr1~1_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \inst|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|end_begintransfer~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~1_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[2]~14_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_br~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_kill~combout\ : std_logic;
SIGNAL \inst|cpu|D_kill~q\ : std_logic;
SIGNAL \inst|cpu|F_kill~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[19]~18_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[19]~19_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_tag[8]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~8_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~7_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~10_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~12_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~11_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~13_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_fill_same_tag_line~14_combout\ : std_logic;
SIGNAL \inst|cpu|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \inst|cpu|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_active~q\ : std_logic;
SIGNAL \inst|cpu|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_iw[31]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[25]~76_combout\ : std_logic;
SIGNAL \inst|cpu|M_pipe_flush_waddr_nxt[25]~77_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[25]~30_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[24]~49\ : std_logic;
SIGNAL \inst|cpu|F_pc_plus_one[25]~50_combout\ : std_logic;
SIGNAL \inst|cpu|Add1~31\ : std_logic;
SIGNAL \inst|cpu|Add1~32_combout\ : std_logic;
SIGNAL \inst|cpu|F_pc_nxt[25]~31_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal0~0_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal0~2_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal0~1_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal0~4_combout\ : std_logic;
SIGNAL \inst|addr_router|Equal0~5_combout\ : std_logic;
SIGNAL \inst|limiter|last_dest_id[0]~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ : std_logic;
SIGNAL \inst|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \inst|cpu|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \inst|cpu|F_iw[5]~16_combout\ : std_logic;
SIGNAL \inst|cpu|Equal4~4_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_logic~q\ : std_logic;
SIGNAL \inst|cpu|D_extra_pc[0]~25_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[2]~73_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[2]~50_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[2]~51_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[2]~74_combout\ : std_logic;
SIGNAL \inst|cpu|E_alu_result[2]~75_combout\ : std_logic;
SIGNAL \inst|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \inst|jtag_uart|always2~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AF~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \inst|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \inst|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~1\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~3\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~5\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~6_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~7\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~8_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~9\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~10_combout\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~11\ : std_logic;
SIGNAL \inst|jtag_uart|Add0~12_combout\ : std_logic;
SIGNAL \inst|jtag_uart|LessThan1~2_combout\ : std_logic;
SIGNAL \inst|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \inst|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_ipending_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_ipending_reg_irq1~q\ : std_logic;
SIGNAL \inst|cpu|F_iw~6_combout\ : std_logic;
SIGNAL \inst|cpu|D_iw[22]~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_iw[0]~12_combout\ : std_logic;
SIGNAL \inst|cpu|D_wr_dst_reg~5_combout\ : std_logic;
SIGNAL \inst|cpu|D_ctrl_src2_choose_imm~combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \inst|cpu|E_src2[4]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_src2[4]~1_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~1\ : std_logic;
SIGNAL \inst|cpu|Add9~3\ : std_logic;
SIGNAL \inst|cpu|Add9~5_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~12_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~6\ : std_logic;
SIGNAL \inst|cpu|Add9~7_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~13_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~8\ : std_logic;
SIGNAL \inst|cpu|Add9~9_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~11_combout\ : std_logic;
SIGNAL \inst|cpu|Add9~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal201~0_combout\ : std_logic;
SIGNAL \inst|cpu|Equal201~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_shift_rot_stall~q\ : std_logic;
SIGNAL \inst|cpu|W_stall~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \inst|cpu|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_crst~q\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress[2]~5_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress_nxt[0]~2_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress_nxt[6]~4_combout\ : std_logic;
SIGNAL \inst|cpu|ic_tag_wraddress_nxt[6]~5_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \inst|cpu|Equal160~0_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \inst|cpu|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_valid~2_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_valid~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_ic_valid~4_combout\ : std_logic;
SIGNAL \inst|cpu|Equal156~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~3_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~1_combout\ : std_logic;
SIGNAL \inst|cpu|W_ctrl_crst~q\ : std_logic;
SIGNAL \inst|cpu|W_valid~q\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~0_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~4_combout\ : std_logic;
SIGNAL \inst|cpu|F_inst_ram_hit~10_combout\ : std_logic;
SIGNAL \inst|cpu|F_issue~combout\ : std_logic;
SIGNAL \inst|cpu|D_issue~q\ : std_logic;
SIGNAL \inst|cpu|D_valid~combout\ : std_logic;
SIGNAL \inst|cpu|E_valid_from_D~q\ : std_logic;
SIGNAL \inst|cpu|E_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu|latched_oci_tb_hbreak_req_next~2_combout\ : std_logic;
SIGNAL \inst|cpu|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~2_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \inst|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \inst|cpu|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \inst|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \inst|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_valid~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_valid_from_E~q\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_ld~q\ : std_logic;
SIGNAL \inst|cpu|W_stall~0_combout\ : std_logic;
SIGNAL \inst|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \inst|cpu|M_iw[5]~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~1_combout\ : std_logic;
SIGNAL \inst|cpu|M_ctrl_break~q\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~3_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \inst|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~3\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~5\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~7\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter[4]~13_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~9\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~10_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~11\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~13\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~14_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~15\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~17\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~18_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter[9]~11_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~19\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~21\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~22_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~23\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~25\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~26_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Equal0~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Equal0~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~12_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Add0~16_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_counter~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Equal0~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Equal0~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_request~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|refresh_request~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector32~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector32~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.100000000~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector33~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|WideOr9~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector33~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector34~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector33~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_next.000000001~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector24~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.000000001~q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector30~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector39~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector39~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector33~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector39~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector38~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector39~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector33~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector38~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector31~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector27~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector28~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_state.000010000~q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[1]~0_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[31]~40_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[31]~16_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[31]~17_combout\ : std_logic;
SIGNAL \inst|cpu|E_st_data[31]~18_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[31]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector119~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector119~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[30]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector120~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector121~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_2_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector122~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_3_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[27]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector123~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector123~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_4_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector124~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector124~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_5_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector125~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector125~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_6_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector126~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_7_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector127~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector127~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_8_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector128~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector128~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_9_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector129~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector129~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_10_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector130~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector130~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_11_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector131~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector131~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_12_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector132~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector132~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_13_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[17]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector133~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector133~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_14_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[16]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector134~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector134~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_15_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[15]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector135~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector135~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_16_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[14]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector136~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector136~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_17_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[13]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector137~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector137~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_18_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[12]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector138~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_19_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector139~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector139~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_20_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[10]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[10]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector140~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector140~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_21_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector141~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector141~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_22_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[8]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector142~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector142~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_23_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector143~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector143~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_24_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector144~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector144~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_25_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector145~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector145~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_26_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector146~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_27_q\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector147~0_combout\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector147~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_28_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector148~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector148~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_29_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector149~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector149~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_30_q\ : std_logic;
SIGNAL \inst|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[0]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector150~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector150~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|oe~_Duplicate_31_q\ : std_logic;
SIGNAL \inst|sdram_controller|Selector19~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector0~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector19~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector19~3_combout\ : std_logic;
SIGNAL \inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_outclk\ : std_logic;
SIGNAL \inst|led_out|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \inst|led_out|always0~1_combout\ : std_logic;
SIGNAL \inst|led_out|always0~2_combout\ : std_logic;
SIGNAL \inst|led_out|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \inst|led_out|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \inst|led_out|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \inst|led_out|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector104~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector104~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_addr[12]~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector105~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector105~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector106~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector106~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16_combout\ : std_logic;
SIGNAL \inst|sdram_controller|m_addr[7]~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector107~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector107~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector108~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector109~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector109~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector110~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector110~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector111~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector111~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector112~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector112~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector113~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector113~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector114~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector115~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector116~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector117~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|WideOr16~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector118~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|comb~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector151~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|comb~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector152~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|comb~2_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector153~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|comb~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29_combout\ : std_logic;
SIGNAL \inst|sdram_controller|Selector154~0_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|crosser|clock_xer|out_to_in_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|ic_tag_wraddress\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|cpu|M_pipe_flush_waddr\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|cpu|E_src2_imm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|led_out|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|pending_read_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|m_bank\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sdram_controller|active_addr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|pll|stdsync2|dffpipe3|dffe4a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_tag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|i_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|high_resolution_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \inst|crosser|clock_xer|in_to_out_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|av_ld_data_aligned_or_div\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|M_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|D_pc_plus_one\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|m_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|active_dqm\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\ : std_logic_vector(61 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|led_out_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|limiter_001|last_channel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rsp_xbar_mux_001|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \inst|rsp_xbar_mux_002|src_data\ : std_logic_vector(80 DOWNTO 0);
SIGNAL \inst|crosser|clock_xer|out_data_buffer\ : std_logic_vector(108 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_4|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|high_resolution_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|pll|stdsync2|dffpipe3|dffe6a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|pll|sd1|wire_pll7_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cpu|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|M_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu|M_ci_multi_result_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|F_pc\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|cpu|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|za_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sdram_controller|m_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sdram_controller|m_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|sdram_controller|i_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|led_out_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|pll_pll_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|limiter|pending_response_count\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|limiter_001|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|irq_synchronizer|sync|sync[0].u|dreg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|crosser_001|clock_xer|in_data_buffer\ : std_logic_vector(108 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_line\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|cpu|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|M_ci_multi_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_pc\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|m_dqm\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|sdram_controller|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cmd_xbar_mux|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cpu|E_src2_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_extra_pc\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|cpu|D_pc\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|led_out|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|sdram_controller|m_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|sdram_controller|active_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\ : std_logic_vector(61 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|crc_value\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|led_out_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|limiter|last_channel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|rsp_xbar_mux|src_data\ : std_logic_vector(100 DOWNTO 0);
SIGNAL \inst|crosser|clock_xer|in_data_buffer\ : std_logic_vector(108 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|crosser_001|clock_xer|out_data_buffer\ : std_logic_vector(108 DOWNTO 0);
SIGNAL \inst|pll|stdsync2|dffpipe3|dffe5a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|cpu|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|cpu|W_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|cpu|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_src1_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\ : std_logic_vector(49 DOWNTO 0);
SIGNAL \inst|sdram_controller|refresh_counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst|sdram_controller|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|high_resolution_timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|pll_pll_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|cpu|ALT_INV_M_wr_dst_reg~q\ : std_logic;
SIGNAL \inst|cpu|ALT_INV_E_iw\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \inst|cpu|ALT_INV_M_shift_rot_stall~q\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_Selector22~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_Selector19~3_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_m_state.000010000~q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_31_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_30_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_29_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_28_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_27_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_26_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_25_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_24_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_23_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_22_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_21_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_20_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_19_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_18_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_17_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_16_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_15_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_14_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_13_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_12_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_11_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_10_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_9_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_8_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_7_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_6_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_5_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_4_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_3_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_2_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~_Duplicate_1_q\ : std_logic;
SIGNAL \inst|sdram_controller|ALT_INV_oe~q\ : std_logic;
SIGNAL \inst|rst_controller_002|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ : std_logic;
SIGNAL \inst|pll|ALT_INV_prev_reset~clkctrl_outclk\ : std_logic;
SIGNAL \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
SDRAM_CAS_N <= ww_SDRAM_CAS_N;
ww_INPUT_CLOCK <= INPUT_CLOCK;
SDRAM_CKE <= ww_SDRAM_CKE;
SDRAM_CS_N <= ww_SDRAM_CS_N;
SDRAM_RAS_N <= ww_SDRAM_RAS_N;
SDRAM_WE_N <= ww_SDRAM_WE_N;
SDRAM_CLK <= ww_SDRAM_CLK;
LED <= ww_LED;
SDRAM_ADDR <= ww_SDRAM_ADDR;
SDRAM_BA <= ww_SDRAM_BA;
SDRAM_DQM <= ww_SDRAM_DQM;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|pll|sd1|pll7_INCLK_bus\ <= (gnd & \INPUT_CLOCK~input_o\);

\inst|pll|sd1|wire_pll7_clk\(0) <= \inst|pll|sd1|pll7_CLK_bus\(0);
\inst|pll|sd1|wire_pll7_clk\(1) <= \inst|pll|sd1|pll7_CLK_bus\(1);
\inst|pll|sd1|wire_pll7_clk\(2) <= \inst|pll|sd1|pll7_CLK_bus\(2);
\inst|pll|sd1|wire_pll7_clk\(3) <= \inst|pll|sd1|pll7_CLK_bus\(3);
\inst|pll|sd1|wire_pll7_clk\(4) <= \inst|pll|sd1|pll7_CLK_bus\(4);

\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu|M_wr_data_unfiltered[31]~59_combout\ & \inst|cpu|M_wr_data_unfiltered[30]~61_combout\ & 
\inst|cpu|M_wr_data_unfiltered[29]~63_combout\ & \inst|cpu|M_wr_data_unfiltered[28]~65_combout\ & \inst|cpu|M_wr_data_unfiltered[27]~15_combout\ & \inst|cpu|M_wr_data_unfiltered[26]~17_combout\ & \inst|cpu|M_wr_data_unfiltered[25]~19_combout\ & 
\inst|cpu|M_wr_data_unfiltered[24]~21_combout\ & \inst|cpu|M_wr_data_unfiltered[23]~23_combout\ & \inst|cpu|M_wr_data_unfiltered[22]~25_combout\ & \inst|cpu|M_wr_data_unfiltered[21]~27_combout\ & \inst|cpu|M_wr_data_unfiltered[20]~29_combout\ & 
\inst|cpu|M_wr_data_unfiltered[19]~31_combout\ & \inst|cpu|M_wr_data_unfiltered[18]~33_combout\ & \inst|cpu|M_wr_data_unfiltered[17]~35_combout\ & \inst|cpu|M_wr_data_unfiltered[16]~37_combout\ & \inst|cpu|M_wr_data_unfiltered[15]~39_combout\ & 
\inst|cpu|M_wr_data_unfiltered[14]~41_combout\ & \inst|cpu|M_wr_data_unfiltered[13]~43_combout\ & \inst|cpu|M_wr_data_unfiltered[12]~45_combout\ & \inst|cpu|M_wr_data_unfiltered[11]~47_combout\ & \inst|cpu|M_wr_data_unfiltered[10]~49_combout\ & 
\inst|cpu|M_wr_data_unfiltered[9]~51_combout\ & \inst|cpu|M_wr_data_unfiltered[8]~53_combout\ & \inst|cpu|M_wr_data_unfiltered[7]~3_combout\ & \inst|cpu|M_wr_data_unfiltered[6]~55_combout\ & \inst|cpu|M_wr_data_unfiltered[5]~57_combout\ & 
\inst|cpu|M_wr_data_unfiltered[4]~5_combout\ & \inst|cpu|M_wr_data_unfiltered[3]~7_combout\ & \inst|cpu|M_wr_data_unfiltered[2]~9_combout\ & \inst|cpu|M_wr_data_unfiltered[1]~11_combout\ & \inst|cpu|M_wr_data_unfiltered[0]~13_combout\);

\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|M_dst_regnum\(4) & \inst|cpu|M_dst_regnum\(3) & \inst|cpu|M_dst_regnum\(2) & \inst|cpu|M_dst_regnum\(1) & \inst|cpu|M_dst_regnum\(0));

\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) & \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) & 
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) & \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) & \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22));

\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu|M_wr_data_unfiltered[31]~59_combout\ & \inst|cpu|M_wr_data_unfiltered[30]~61_combout\ & 
\inst|cpu|M_wr_data_unfiltered[29]~63_combout\ & \inst|cpu|M_wr_data_unfiltered[28]~65_combout\ & \inst|cpu|M_wr_data_unfiltered[27]~15_combout\ & \inst|cpu|M_wr_data_unfiltered[26]~17_combout\ & \inst|cpu|M_wr_data_unfiltered[25]~19_combout\ & 
\inst|cpu|M_wr_data_unfiltered[24]~21_combout\ & \inst|cpu|M_wr_data_unfiltered[23]~23_combout\ & \inst|cpu|M_wr_data_unfiltered[22]~25_combout\ & \inst|cpu|M_wr_data_unfiltered[21]~27_combout\ & \inst|cpu|M_wr_data_unfiltered[20]~29_combout\ & 
\inst|cpu|M_wr_data_unfiltered[19]~31_combout\ & \inst|cpu|M_wr_data_unfiltered[18]~33_combout\ & \inst|cpu|M_wr_data_unfiltered[17]~35_combout\ & \inst|cpu|M_wr_data_unfiltered[16]~37_combout\ & \inst|cpu|M_wr_data_unfiltered[15]~39_combout\ & 
\inst|cpu|M_wr_data_unfiltered[14]~41_combout\ & \inst|cpu|M_wr_data_unfiltered[13]~43_combout\ & \inst|cpu|M_wr_data_unfiltered[12]~45_combout\ & \inst|cpu|M_wr_data_unfiltered[11]~47_combout\ & \inst|cpu|M_wr_data_unfiltered[10]~49_combout\ & 
\inst|cpu|M_wr_data_unfiltered[9]~51_combout\ & \inst|cpu|M_wr_data_unfiltered[8]~53_combout\ & \inst|cpu|M_wr_data_unfiltered[7]~3_combout\ & \inst|cpu|M_wr_data_unfiltered[6]~55_combout\ & \inst|cpu|M_wr_data_unfiltered[5]~57_combout\ & 
\inst|cpu|M_wr_data_unfiltered[4]~5_combout\ & \inst|cpu|M_wr_data_unfiltered[3]~7_combout\ & \inst|cpu|M_wr_data_unfiltered[2]~9_combout\ & \inst|cpu|M_wr_data_unfiltered[1]~11_combout\ & \inst|cpu|M_wr_data_unfiltered[0]~13_combout\);

\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|M_dst_regnum\(4) & \inst|cpu|M_dst_regnum\(3) & \inst|cpu|M_dst_regnum\(2) & \inst|cpu|M_dst_regnum\(1) & \inst|cpu|M_dst_regnum\(0));

\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) & \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) & 
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) & \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) & \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27));

\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \inst|cmd_xbar_mux|src_payload~5_combout\ & \inst|cmd_xbar_mux|src_payload~24_combout\ & 
\inst|cmd_xbar_mux|src_payload~25_combout\ & \inst|cmd_xbar_mux|src_payload~9_combout\ & \inst|cmd_xbar_mux|src_payload~12_combout\ & \inst|cmd_xbar_mux|src_payload~16_combout\ & \inst|cmd_xbar_mux|src_payload~19_combout\ & 
\inst|cmd_xbar_mux|src_payload~2_combout\ & gnd & \inst|cmd_xbar_mux|src_payload~4_combout\ & \inst|cmd_xbar_mux|src_payload~30_combout\ & \inst|cmd_xbar_mux|src_payload~31_combout\ & \inst|cmd_xbar_mux|src_payload~8_combout\ & 
\inst|cmd_xbar_mux|src_payload~0_combout\ & \inst|cmd_xbar_mux|src_payload~15_combout\ & \inst|cmd_xbar_mux|src_payload~3_combout\ & \inst|cmd_xbar_mux|src_payload~1_combout\);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16) & gnd & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux|src_data\(45) & \inst|cmd_xbar_mux|src_data\(44) & 
\inst|cmd_xbar_mux|src_data\(43) & \inst|cmd_xbar_mux|src_data\(42) & \inst|cmd_xbar_mux|src_data\(41) & \inst|cmd_xbar_mux|src_data\(40) & \inst|cmd_xbar_mux|src_data\(39) & \inst|cmd_xbar_mux|src_data\(38));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (\inst|cmd_xbar_mux|src_data\(34) & \inst|cmd_xbar_mux|src_data\(32));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);

\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|cpu|ic_fill_tag\(15) & \inst|cpu|ic_fill_tag\(14) & \inst|cpu|ic_fill_tag\(13) & 
\inst|cpu|ic_fill_tag\(12) & \inst|cpu|ic_fill_tag\(11) & \inst|cpu|ic_fill_tag\(10) & \inst|cpu|ic_fill_tag\(9) & \inst|cpu|ic_fill_tag\(8) & \inst|cpu|ic_fill_tag\(7) & \inst|cpu|ic_fill_tag\(6) & \inst|cpu|ic_fill_tag\(5) & 
\inst|cpu|ic_fill_tag\(4) & \inst|cpu|ic_fill_tag\(3) & \inst|cpu|ic_fill_tag\(2) & \inst|cpu|ic_fill_tag\(1) & \inst|cpu|ic_fill_tag\(0) & \inst|cpu|ic_fill_valid_bits\(7) & \inst|cpu|ic_fill_valid_bits\(6) & 
\inst|cpu|ic_fill_valid_bits\(5) & \inst|cpu|ic_fill_valid_bits\(4) & \inst|cpu|ic_fill_valid_bits\(3) & \inst|cpu|ic_fill_valid_bits\(2) & \inst|cpu|ic_fill_valid_bits\(1) & \inst|cpu|ic_fill_valid_bits\(0));

\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|ic_tag_wraddress\(6) & \inst|cpu|ic_tag_wraddress\(5) & \inst|cpu|ic_tag_wraddress\(4) & \inst|cpu|ic_tag_wraddress\(3) & 
\inst|cpu|ic_tag_wraddress\(2) & \inst|cpu|ic_tag_wraddress\(1) & \inst|cpu|ic_tag_wraddress\(0));

\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|cpu|i_readdata_d1\(26) & \inst|cpu|i_readdata_d1\(25) & \inst|cpu|i_readdata_d1\(24) & \inst|cpu|i_readdata_d1\(23) & \inst|cpu|i_readdata_d1\(22) & 
\inst|cpu|i_readdata_d1\(4) & \inst|cpu|i_readdata_d1\(2) & \inst|cpu|i_readdata_d1\(1) & \inst|cpu|i_readdata_d1\(0));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|cpu|ic_fill_line\(6) & \inst|cpu|ic_fill_line\(5) & \inst|cpu|ic_fill_line\(4) & \inst|cpu|ic_fill_line\(3) & \inst|cpu|ic_fill_line\(2) & 
\inst|cpu|ic_fill_line\(1) & \inst|cpu|ic_fill_line\(0) & \inst|cpu|ic_fill_dp_offset\(2) & \inst|cpu|ic_fill_dp_offset\(1) & \inst|cpu|ic_fill_dp_offset\(0));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\inst|cpu|i_readdata_d1\(21) & \inst|cpu|i_readdata_d1\(15) & \inst|cpu|i_readdata_d1\(14) & \inst|cpu|i_readdata_d1\(12) & \inst|cpu|i_readdata_d1\(10) & 
\inst|cpu|i_readdata_d1\(9) & \inst|cpu|i_readdata_d1\(8) & \inst|cpu|i_readdata_d1\(5) & \inst|cpu|i_readdata_d1\(3));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|cpu|ic_fill_line\(6) & \inst|cpu|ic_fill_line\(5) & \inst|cpu|ic_fill_line\(4) & \inst|cpu|ic_fill_line\(3) & \inst|cpu|ic_fill_line\(2) & 
\inst|cpu|ic_fill_line\(1) & \inst|cpu|ic_fill_line\(0) & \inst|cpu|ic_fill_dp_offset\(2) & \inst|cpu|ic_fill_dp_offset\(1) & \inst|cpu|ic_fill_dp_offset\(0));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(4);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(5);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(6);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(7);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(8);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\inst|cpu|i_readdata_d1\(31) & \inst|cpu|i_readdata_d1\(30) & \inst|cpu|i_readdata_d1\(29) & \inst|cpu|i_readdata_d1\(28) & \inst|cpu|i_readdata_d1\(27) & 
\inst|cpu|i_readdata_d1\(16) & \inst|cpu|i_readdata_d1\(13) & \inst|cpu|i_readdata_d1\(11) & \inst|cpu|i_readdata_d1\(7));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|cpu|ic_fill_line\(6) & \inst|cpu|ic_fill_line\(5) & \inst|cpu|ic_fill_line\(4) & \inst|cpu|ic_fill_line\(3) & \inst|cpu|ic_fill_line\(2) & 
\inst|cpu|ic_fill_line\(1) & \inst|cpu|ic_fill_line\(0) & \inst|cpu|ic_fill_dp_offset\(2) & \inst|cpu|ic_fill_dp_offset\(1) & \inst|cpu|ic_fill_dp_offset\(0));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(4);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(5);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(6);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(7);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(8);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \inst|cpu|i_readdata_d1\(20) & \inst|cpu|i_readdata_d1\(19) & \inst|cpu|i_readdata_d1\(18) & \inst|cpu|i_readdata_d1\(17) & 
\inst|cpu|i_readdata_d1\(6));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|cpu|ic_fill_line\(6) & \inst|cpu|ic_fill_line\(5) & \inst|cpu|ic_fill_line\(4) & \inst|cpu|ic_fill_line\(3) & \inst|cpu|ic_fill_line\(2) & 
\inst|cpu|ic_fill_line\(1) & \inst|cpu|ic_fill_line\(0) & \inst|cpu|ic_fill_dp_offset\(2) & \inst|cpu|ic_fill_dp_offset\(1) & \inst|cpu|ic_fill_dp_offset\(0));

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & 
\inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7) & \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6) & \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5) & 
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4) & \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3) & \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2) & \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1) & 
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & 
\inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & 
\inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_payload~0_combout\ & \inst|rsp_xbar_mux_002|src_data\(15) & \inst|rsp_xbar_mux_002|src_data\(14) & 
\inst|rsp_xbar_mux_002|src_data\(13) & \inst|rsp_xbar_mux_002|src_data\(12) & \inst|rsp_xbar_mux_002|src_data\(11) & \inst|rsp_xbar_mux_002|src_data\(10) & \inst|rsp_xbar_mux_002|src_data\(9) & \inst|rsp_xbar_mux_002|src_data\(8) & 
\inst|rsp_xbar_mux_002|src_data\(7) & \inst|rsp_xbar_mux_002|src_data\(6) & \inst|rsp_xbar_mux_002|src_data\(5) & \inst|rsp_xbar_mux_002|src_data\(4) & \inst|rsp_xbar_mux_002|src_data\(3) & \inst|rsp_xbar_mux_002|src_data\(2) & 
\inst|rsp_xbar_mux_002|src_data\(1) & \inst|rsp_xbar_mux_002|src_data\(0));

\inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1) & \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0));

\inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\ & \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\);

\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(0) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(1) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(2) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(3) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(4) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(5) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(6) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(7) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(8) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(9) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(10) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(11) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(12) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(13) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(14) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(15) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(17) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(18) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(20) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(21) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(23) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(24) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(25) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(29) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(30) <= \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & \inst|cmd_xbar_mux|src_payload~7_combout\ & \inst|cmd_xbar_mux|src_payload~27_combout\ & 
\inst|cmd_xbar_mux|src_payload~29_combout\ & \inst|cmd_xbar_mux|src_payload~11_combout\ & \inst|cmd_xbar_mux|src_payload~14_combout\ & \inst|cmd_xbar_mux|src_payload~18_combout\ & \inst|cmd_xbar_mux|src_payload~21_combout\ & 
\inst|cmd_xbar_mux|src_payload~23_combout\ & gnd & \inst|cmd_xbar_mux|src_payload~6_combout\ & \inst|cmd_xbar_mux|src_payload~26_combout\ & \inst|cmd_xbar_mux|src_payload~28_combout\ & \inst|cmd_xbar_mux|src_payload~10_combout\ & 
\inst|cmd_xbar_mux|src_payload~13_combout\ & \inst|cmd_xbar_mux|src_payload~17_combout\ & \inst|cmd_xbar_mux|src_payload~20_combout\ & \inst|cmd_xbar_mux|src_payload~22_combout\);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\ <= (gnd & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24) & gnd & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|cmd_xbar_mux|src_data\(45) & \inst|cmd_xbar_mux|src_data\(44) & 
\inst|cmd_xbar_mux|src_data\(43) & \inst|cmd_xbar_mux|src_data\(42) & \inst|cmd_xbar_mux|src_data\(41) & \inst|cmd_xbar_mux|src_data\(40) & \inst|cmd_xbar_mux|src_data\(39) & \inst|cmd_xbar_mux|src_data\(38));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4) & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3) & 
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (\inst|cmd_xbar_mux|src_data\(35) & \inst|cmd_xbar_mux|src_data\(33));

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(4);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(5);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(6);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(7);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(9);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(10);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(11);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(12);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(13);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(14);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(15);
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31) <= \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(16);

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & \inst|cpu|M_st_data\(7) & \inst|cpu|M_st_data\(6) & \inst|cpu|M_st_data\(5) & \inst|cpu|M_st_data\(4) & \inst|cpu|M_st_data\(3) & \inst|cpu|M_st_data\(2) & \inst|cpu|M_st_data\(1) & 
\inst|cpu|M_st_data\(0));

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \inst|cpu|M_alu_result\(6) & \inst|cpu|M_alu_result\(5) & 
\inst|cpu|M_alu_result\(4) & \inst|cpu|M_alu_result\(3) & \inst|cpu|M_alu_result\(2) & \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ & 
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & \inst|cpu|M_st_data\(15) & \inst|cpu|M_st_data\(14) & \inst|cpu|M_st_data\(13) & \inst|cpu|M_st_data\(12) & \inst|cpu|M_st_data\(11) & 
\inst|cpu|M_st_data\(10) & \inst|cpu|M_st_data\(9) & \inst|cpu|M_st_data\(8) & \inst|cpu|M_st_data\(7) & \inst|cpu|M_st_data\(6) & \inst|cpu|M_st_data\(5) & \inst|cpu|M_st_data\(4) & \inst|cpu|M_st_data\(3) & \inst|cpu|M_st_data\(2) & 
\inst|cpu|M_st_data\(1) & \inst|cpu|M_st_data\(0));

\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0));

\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\ & \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\);

\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(9) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(10) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(11) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(12) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(16) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(17) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(18) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(19) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(20) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(38) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46) <= \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);

\inst|pll|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|pll|sd1|wire_pll7_clk\(1));

\INPUT_CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \INPUT_CLOCK~input_o\);

\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_INCLK_bus\ <= (vcc & vcc & vcc & \inst|pll|sd1|wire_pll7_clk\(2));

\inst|pll|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|pll|sd1|wire_pll7_clk\(0));

\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst|pll|prev_reset~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|pll|prev_reset~q\);

\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);
\inst|cpu|ALT_INV_M_wr_dst_reg~q\ <= NOT \inst|cpu|M_wr_dst_reg~q\;
\inst|cpu|ALT_INV_E_iw\(4) <= NOT \inst|cpu|E_iw\(4);
\inst|cpu|ALT_INV_M_shift_rot_stall~q\ <= NOT \inst|cpu|M_shift_rot_stall~q\;
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\inst|sdram_controller|ALT_INV_Selector22~1_combout\ <= NOT \inst|sdram_controller|Selector22~1_combout\;
\inst|sdram_controller|ALT_INV_Selector20~0_combout\ <= NOT \inst|sdram_controller|Selector20~0_combout\;
\inst|sdram_controller|ALT_INV_Selector19~3_combout\ <= NOT \inst|sdram_controller|Selector19~3_combout\;
\inst|sdram_controller|ALT_INV_Selector21~1_combout\ <= NOT \inst|sdram_controller|Selector21~1_combout\;
\inst|sdram_controller|ALT_INV_m_state.000010000~q\ <= NOT \inst|sdram_controller|m_state.000010000~q\;
\inst|sdram_controller|ALT_INV_always5~0_combout\ <= NOT \inst|sdram_controller|always5~0_combout\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_31_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_31_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_30_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_30_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_29_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_29_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_28_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_28_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_27_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_27_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_26_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_26_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_25_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_25_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_24_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_24_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_23_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_23_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_22_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_22_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_21_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_21_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_20_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_20_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_19_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_19_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_18_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_18_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_17_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_17_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_16_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_16_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_15_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_15_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_14_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_14_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_13_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_13_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_12_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_12_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_11_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_11_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_10_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_10_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_9_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_9_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_8_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_8_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_7_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_7_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_6_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_6_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_5_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_5_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_4_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_4_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_3_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_3_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_2_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_2_q\;
\inst|sdram_controller|ALT_INV_oe~_Duplicate_1_q\ <= NOT \inst|sdram_controller|oe~_Duplicate_1_q\;
\inst|sdram_controller|ALT_INV_oe~q\ <= NOT \inst|sdram_controller|oe~q\;
\inst|rst_controller_002|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\ <= NOT \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\;
\inst|pll|ALT_INV_prev_reset~clkctrl_outclk\ <= NOT \inst|pll|prev_reset~clkctrl_outclk\;
\inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;

-- Location: PLL_1
\inst|pll|sd1|pll7\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 25,
	c1_initial => 1,
	c1_low => 25,
	c1_mode => "even",
	c1_ph => 7,
	c1_use_casc_in => "off",
	c2_high => 3,
	c2_initial => 1,
	c2_low => 2,
	c2_mode => "odd",
	c2_ph => 7,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c2",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "c0",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 2,
	clk2_phase_shift => "-1750",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 10,
	m_initial => 1,
	m_ph => 7,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 7101,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 250,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => \inst|pll|prev_reset~clkctrl_outclk\,
	fbin => \inst|pll|sd1|wire_pll7_fbout\,
	inclk => \inst|pll|sd1|pll7_INCLK_bus\,
	locked => \inst|pll|sd1|wire_pll7_locked\,
	fbout => \inst|pll|sd1|wire_pll7_fbout\,
	clk => \inst|pll|sd1|pll7_CLK_bus\);

-- Location: FF_X46_Y48_N17
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: FF_X43_Y39_N19
\inst|cpu|av_ld_data_aligned_or_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[4]~4_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(4));

-- Location: FF_X45_Y41_N17
\inst|cpu|av_ld_data_aligned_or_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[3]~3_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(3));

-- Location: FF_X46_Y39_N1
\inst|cpu|av_ld_data_aligned_or_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[2]~2_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(2));

-- Location: FF_X43_Y39_N29
\inst|cpu|av_ld_data_aligned_or_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[1]~1_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(1));

-- Location: LCCOMB_X53_Y42_N20
\inst|cpu|Add8|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~5_combout\,
	datab => \inst|cpu|E_src1[2]~2_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[2]~5\,
	combout => \inst|cpu|Add8|auto_generated|result_int[3]~6_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X53_Y42_N22
\inst|cpu|Add8|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~3_combout\,
	datab => \inst|cpu|E_src1[3]~1_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[3]~7\,
	combout => \inst|cpu|Add8|auto_generated|result_int[4]~8_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[4]~9\);

-- Location: FF_X46_Y40_N25
\inst|cpu|av_ld_data_aligned_or_div[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(14));

-- Location: FF_X46_Y40_N19
\inst|cpu|av_ld_data_aligned_or_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(12));

-- Location: FF_X52_Y40_N11
\inst|cpu|E_src1_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[12]~13_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(12));

-- Location: FF_X50_Y41_N17
\inst|cpu|E_src1_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[11]~12_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(11));

-- Location: FF_X50_Y41_N11
\inst|cpu|E_src1_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[9]~10_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(9));

-- Location: FF_X50_Y42_N11
\inst|cpu|E_src2_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[6]~7_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(6));

-- Location: LCCOMB_X53_Y41_N6
\inst|cpu|Add8|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~40_combout\,
	datab => \inst|cpu|E_src1[11]~21_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[11]~23\,
	combout => \inst|cpu|Add8|auto_generated|result_int[12]~24_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X53_Y41_N20
\inst|cpu|Add8|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~26_combout\,
	datab => \inst|cpu|E_src1[18]~14_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[18]~37\,
	combout => \inst|cpu|Add8|auto_generated|result_int[19]~38_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X53_Y41_N22
\inst|cpu|Add8|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~24_combout\,
	datab => \inst|cpu|E_src1[19]~13_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[19]~39\,
	combout => \inst|cpu|Add8|auto_generated|result_int[20]~40_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X53_Y40_N2
\inst|cpu|Add8|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[25]~7_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[25]~51\,
	combout => \inst|cpu|Add8|auto_generated|result_int[26]~52_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X53_Y40_N6
\inst|cpu|Add8|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[27]~5_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~10_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[27]~55\,
	combout => \inst|cpu|Add8|auto_generated|result_int[28]~56_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[28]~57\);

-- Location: FF_X45_Y48_N25
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X40_Y50_N2
\inst|sdram_controller|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~0_combout\ = \inst|sdram_controller|refresh_counter\(0) $ (VCC)
-- \inst|sdram_controller|Add0~1\ = CARRY(\inst|sdram_controller|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(0),
	datad => VCC,
	combout => \inst|sdram_controller|Add0~0_combout\,
	cout => \inst|sdram_controller|Add0~1\);

-- Location: LCCOMB_X40_Y50_N6
\inst|sdram_controller|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~4_combout\ = (\inst|sdram_controller|refresh_counter\(2) & ((GND) # (!\inst|sdram_controller|Add0~3\))) # (!\inst|sdram_controller|refresh_counter\(2) & (\inst|sdram_controller|Add0~3\ $ (GND)))
-- \inst|sdram_controller|Add0~5\ = CARRY((\inst|sdram_controller|refresh_counter\(2)) # (!\inst|sdram_controller|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(2),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~3\,
	combout => \inst|sdram_controller|Add0~4_combout\,
	cout => \inst|sdram_controller|Add0~5\);

-- Location: LCCOMB_X40_Y50_N22
\inst|sdram_controller|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~20_combout\ = (\inst|sdram_controller|refresh_counter\(10) & (\inst|sdram_controller|Add0~19\ $ (GND))) # (!\inst|sdram_controller|refresh_counter\(10) & ((GND) # (!\inst|sdram_controller|Add0~19\)))
-- \inst|sdram_controller|Add0~21\ = CARRY((!\inst|sdram_controller|Add0~19\) # (!\inst|sdram_controller|refresh_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(10),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~19\,
	combout => \inst|sdram_controller|Add0~20_combout\,
	cout => \inst|sdram_controller|Add0~21\);

-- Location: LCCOMB_X40_Y50_N26
\inst|sdram_controller|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~24_combout\ = (\inst|sdram_controller|refresh_counter\(12) & ((GND) # (!\inst|sdram_controller|Add0~23\))) # (!\inst|sdram_controller|refresh_counter\(12) & (\inst|sdram_controller|Add0~23\ $ (GND)))
-- \inst|sdram_controller|Add0~25\ = CARRY((\inst|sdram_controller|refresh_counter\(12)) # (!\inst|sdram_controller|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(12),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~23\,
	combout => \inst|sdram_controller|Add0~24_combout\,
	cout => \inst|sdram_controller|Add0~25\);

-- Location: LCCOMB_X57_Y36_N6
\inst|cpu|Add9~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_cnt\(1),
	datad => VCC,
	cin => \inst|cpu|Add9~1\,
	combout => \inst|cpu|Add9~2_combout\,
	cout => \inst|cpu|Add9~3\);

-- Location: LCCOMB_X43_Y39_N18
\inst|cpu|av_ld_data_aligned_or_div[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(20),
	datab => \inst|cpu|M_ld_align_sh16~combout\,
	datad => \inst|cpu|d_readdata_d1\(4),
	combout => \inst|cpu|av_ld_data_aligned_or_div[4]~4_combout\);

-- Location: LCCOMB_X46_Y40_N18
\inst|cpu|av_ld_data_aligned_or_div[12]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(28),
	datab => \inst|cpu|M_ld_align_sh16~combout\,
	datad => \inst|cpu|d_readdata_d1\(12),
	combout => \inst|cpu|av_ld_data_aligned_or_div[12]~12_combout\);

-- Location: LCCOMB_X45_Y41_N16
\inst|cpu|av_ld_data_aligned_or_div[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ld_align_sh16~combout\,
	datab => \inst|cpu|d_readdata_d1\(19),
	datad => \inst|cpu|d_readdata_d1\(3),
	combout => \inst|cpu|av_ld_data_aligned_or_div[3]~3_combout\);

-- Location: LCCOMB_X46_Y39_N0
\inst|cpu|av_ld_data_aligned_or_div[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(18),
	datab => \inst|cpu|M_ld_align_sh16~combout\,
	datad => \inst|cpu|d_readdata_d1\(2),
	combout => \inst|cpu|av_ld_data_aligned_or_div[2]~2_combout\);

-- Location: LCCOMB_X43_Y39_N28
\inst|cpu|av_ld_data_aligned_or_div[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(1),
	datab => \inst|cpu|d_readdata_d1\(17),
	datad => \inst|cpu|M_ld_align_sh16~combout\,
	combout => \inst|cpu|av_ld_data_aligned_or_div[1]~1_combout\);

-- Location: M9K_X51_Y42_N0
\inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_q8g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	portadatain => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X56_Y40_N27
\inst|cpu|E_src1_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[31]~31_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(31));

-- Location: FF_X52_Y41_N23
\inst|cpu|E_src1_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[30]~30_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(30));

-- Location: LCCOMB_X53_Y40_N12
\inst|cpu|Add8|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[30]~29_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~54_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[30]~61\,
	combout => \inst|cpu|Add8|auto_generated|result_int[31]~62_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X53_Y40_N14
\inst|cpu|Add8|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~53_combout\,
	datab => \inst|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[31]~63\,
	combout => \inst|cpu|Add8|auto_generated|result_int[32]~64_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X53_Y40_N16
\inst|cpu|Add8|auto_generated|result_int[33]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	cin => \inst|cpu|Add8|auto_generated|result_int[32]~65\,
	combout => \inst|cpu|Add8|auto_generated|result_int[33]~66_combout\);

-- Location: M9K_X51_Y41_N0
\inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_p8g1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|ALT_INV_M_wr_dst_reg~q\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	portadatain => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N10
\inst|cpu|E_src1_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(12),
	combout => \inst|cpu|E_src1_prelim[12]~13_combout\);

-- Location: LCCOMB_X50_Y41_N16
\inst|cpu|E_src1_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(11),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	combout => \inst|cpu|E_src1_prelim[11]~12_combout\);

-- Location: LCCOMB_X50_Y41_N10
\inst|cpu|E_src1_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(9),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[9]~10_combout\);

-- Location: LCCOMB_X50_Y42_N10
\inst|cpu|E_src2_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(6),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|cpu|E_src2_prelim[6]~7_combout\);

-- Location: FF_X52_Y37_N31
\inst|cpu|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[10]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X54_Y37_N30
\inst|cpu|Add1~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(16),
	datad => VCC,
	cin => \inst|cpu|Add1~13\,
	combout => \inst|cpu|Add1~14_combout\,
	cout => \inst|cpu|Add1~15\);

-- Location: FF_X52_Y37_N23
\inst|cpu|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(6));

-- Location: M9K_X51_Y44_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E",
	mem_init1 => X"8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1",
	mem_init0 => X"E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1E8E87A3A1F8180006000E8643A00000000000000000C000000800000700020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\,
	portare => VCC,
	portbwe => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\,
	portbre => VCC,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	portabyteenamasks => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"000A406E5000EAC8AA00064797C000C53FE6000BDA8CB000C95865000445D110003F04E2000F933E3000DB482A000B8BE57000AE18D900079CED6000C9234600",
	mem_init1 => X"023954A00098335D0009AEFBF000EF1EF10005A8E480001E483B000DCCF1200047ED1E0005205D200020AB06000869D81000426BE6000E456DB0009E9A0D000E8B71C000D4A43E0007B78F3000BE65C900009BE0D000329C99000A5320400045DD630002BC774000B7A28C000F43F900009F2C5C000EA614D0007F8B08000F77FE9000AD4EF4000FD984D000A23410000BA94510004F2BB40007F243E00039A35B0000B88AF000F5B39D000A8EC010007553EB000D7EADA000E397E5000FD69460005A3140000545C920001194F7000A841CF000CD4E5700003D16B000E289B50004D28030005113C20007F3F3E0002CE4200007A81430004847070006405D30",
	mem_init0 => X"00E2F4FC0008B9BFB000E651E1000AD1DCC000FEB058000F19932000E6E72F000E3C6E1000FE569A000BAC9B40004F07160005F9AB9000C8016B000590422000ED115D0002DD1F4000452BD50005522420005D7C0F0000F6652000EA0D9400094A3C5000E7624500005BB920003B7E4B0000142E9000D1252400099DCCD00044ECF40001329F30004AE32A000357D4800041DC0A0001F647100010414C0001498140002A976E00061B503000D39E47000D07AF700051A3D8000301486000DF626800063864D000B11DAD0008BAE850008E2A1C00028BCD0000D1D93000043DE5B000AA090B000C4C6A6000B66193000FD14D1000E59532000F9ABAA00088997A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_qig1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|ic_tag_wren~combout\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	portadatain => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X45_Y45_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: FF_X45_Y45_N9
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: FF_X45_Y45_N7
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: FF_X47_Y44_N5
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: FF_X45_Y45_N5
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X56_Y40_N26
\inst|cpu|E_src1_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \inst|cpu|W_wr_data\(31),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[31]~31_combout\);

-- Location: LCCOMB_X52_Y41_N22
\inst|cpu|E_src1_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(30),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst|cpu|E_src1_prelim[30]~30_combout\);

-- Location: LCCOMB_X53_Y36_N2
\inst|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(14),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[13]~27\,
	combout => \inst|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \inst|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X53_Y36_N8
\inst|cpu|F_pc_plus_one[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(17),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[16]~33\,
	combout => \inst|cpu|F_pc_plus_one[17]~34_combout\,
	cout => \inst|cpu|F_pc_plus_one[17]~35\);

-- Location: LCCOMB_X52_Y37_N22
\inst|cpu|D_br_taken_waddr_partial[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[5]~22\,
	combout => \inst|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[6]~24\);

-- Location: LCCOMB_X52_Y37_N28
\inst|cpu|D_br_taken_waddr_partial[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[8]~28\,
	combout => \inst|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X52_Y37_N30
\inst|cpu|D_br_taken_waddr_partial[10]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|cpu|D_br_taken_waddr_partial[9]~30\,
	combout => \inst|cpu|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: LCCOMB_X45_Y45_N4
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X45_Y45_N6
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: LCCOMB_X45_Y45_N8
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X45_Y45_N10
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: LCCOMB_X47_Y44_N4
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\ = (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\)) # 
-- (!\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[1]~1_combout\);

-- Location: M9K_X37_Y45_N0
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|jtag_uart|wr_rfifo~combout\,
	ena1 => \inst|jtag_uart|rvalid~0_combout\,
	portadatain => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_gsc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 4,
	port_a_logical_ram_width => 25,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 2,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 4,
	port_b_logical_ram_width => 25,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\,
	portbre => VCC,
	clk0 => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\,
	clr0 => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y43_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"0028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A000",
	mem_init1 => X"28000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00",
	mem_init0 => X"028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A00028000A0003F000006418000E0000000000000004000000000000000700000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "SoC_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ji72:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 8,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\,
	portare => VCC,
	portbwe => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\,
	portbre => VCC,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => GND,
	portadatain => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portbdatain => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAIN_bus\,
	portaaddr => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBADDR_bus\,
	portabyteenamasks => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\,
	portbdataout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y48_N0
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \inst|jtag_uart|r_val~0_combout\,
	ena2 => \inst|jtag_uart|fifo_wr~q\,
	clr0 => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y46_N12
\inst|jtag_uart|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & VCC)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)))
-- \inst|jtag_uart|Add0~1\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|Add0~0_combout\,
	cout => \inst|jtag_uart|Add0~1\);

-- Location: LCCOMB_X46_Y46_N14
\inst|jtag_uart|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~2_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\inst|jtag_uart|Add0~1\) # (GND))) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\inst|jtag_uart|Add0~1\))
-- \inst|jtag_uart|Add0~3\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\inst|jtag_uart|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~1\,
	combout => \inst|jtag_uart|Add0~2_combout\,
	cout => \inst|jtag_uart|Add0~3\);

-- Location: LCCOMB_X46_Y46_N16
\inst|jtag_uart|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~4_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\inst|jtag_uart|Add0~3\ & VCC)) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\inst|jtag_uart|Add0~3\ $ (GND)))
-- \inst|jtag_uart|Add0~5\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\inst|jtag_uart|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~3\,
	combout => \inst|jtag_uart|Add0~4_combout\,
	cout => \inst|jtag_uart|Add0~5\);

-- Location: LCCOMB_X45_Y46_N10
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout\)))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X52_Y48_N6
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X52_Y48_N8
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X52_Y48_N10
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X52_Y48_N12
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X52_Y48_N14
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X52_Y48_N16
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCCOMB_X52_Y48_N18
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X52_Y48_N20
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X52_Y48_N22
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X52_Y48_N24
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X52_Y48_N26
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X52_Y48_N28
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: LCCOMB_X45_Y45_N18
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X45_Y45_N20
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X45_Y45_N22
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X45_Y45_N24
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X45_Y45_N26
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X45_Y45_N28
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: LCCOMB_X38_Y45_N2
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X38_Y45_N4
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X38_Y45_N6
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: LCCOMB_X38_Y45_N8
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: LCCOMB_X38_Y45_N10
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: LCCOMB_X38_Y45_N12
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X45_Y48_N11
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: FF_X53_Y34_N17
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[2]~7_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(2));

-- Location: FF_X53_Y34_N13
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~3_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(0));

-- Location: FF_X53_Y34_N15
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~5_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(1));

-- Location: FF_X60_Y32_N11
\inst|timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[5]~42_combout\,
	asdata => \inst|timer|period_l_register\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(5));

-- Location: FF_X60_Y31_N7
\inst|timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[19]~70_combout\,
	asdata => \inst|timer|period_h_register\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(19));

-- Location: FF_X60_Y31_N23
\inst|timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[27]~86_combout\,
	asdata => \inst|timer|period_h_register\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(27));

-- Location: LCCOMB_X53_Y34_N12
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~3_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\(0) & ((GND) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\))) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\ $ (GND)))
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\ = CARRY((\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\(0)) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\,
	datad => VCC,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~3_combout\,
	cout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\);

-- Location: LCCOMB_X53_Y34_N14
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~5_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\)) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\ & VCC)))) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\) # (GND))) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\))))
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~6\ = CARRY((\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & 
-- !\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\)) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\,
	datad => VCC,
	cin => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[0]~4\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~5_combout\,
	cout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~6\);

-- Location: LCCOMB_X53_Y34_N16
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[2]~7_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\ $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~6\ $ 
-- (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	cin => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[1]~6\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail[2]~7_combout\);

-- Location: FF_X57_Y32_N7
\inst|high_resolution_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[19]~70_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(19));

-- Location: LCCOMB_X60_Y32_N10
\inst|timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[5]~42_combout\ = (\inst|timer|internal_counter\(5) & (\inst|timer|internal_counter[4]~41\ & VCC)) # (!\inst|timer|internal_counter\(5) & (!\inst|timer|internal_counter[4]~41\))
-- \inst|timer|internal_counter[5]~43\ = CARRY((!\inst|timer|internal_counter\(5) & !\inst|timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(5),
	datad => VCC,
	cin => \inst|timer|internal_counter[4]~41\,
	combout => \inst|timer|internal_counter[5]~42_combout\,
	cout => \inst|timer|internal_counter[5]~43\);

-- Location: LCCOMB_X60_Y31_N6
\inst|timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[19]~70_combout\ = (\inst|timer|internal_counter\(19) & (\inst|timer|internal_counter[18]~69\ & VCC)) # (!\inst|timer|internal_counter\(19) & (!\inst|timer|internal_counter[18]~69\))
-- \inst|timer|internal_counter[19]~71\ = CARRY((!\inst|timer|internal_counter\(19) & !\inst|timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(19),
	datad => VCC,
	cin => \inst|timer|internal_counter[18]~69\,
	combout => \inst|timer|internal_counter[19]~70_combout\,
	cout => \inst|timer|internal_counter[19]~71\);

-- Location: LCCOMB_X60_Y31_N22
\inst|timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[27]~86_combout\ = (\inst|timer|internal_counter\(27) & (\inst|timer|internal_counter[26]~85\ & VCC)) # (!\inst|timer|internal_counter\(27) & (!\inst|timer|internal_counter[26]~85\))
-- \inst|timer|internal_counter[27]~87\ = CARRY((!\inst|timer|internal_counter\(27) & !\inst|timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(27),
	datad => VCC,
	cin => \inst|timer|internal_counter[26]~85\,
	combout => \inst|timer|internal_counter[27]~86_combout\,
	cout => \inst|timer|internal_counter[27]~87\);

-- Location: LCCOMB_X57_Y32_N6
\inst|high_resolution_timer|internal_counter[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[19]~70_combout\ = (\inst|high_resolution_timer|internal_counter\(19) & (\inst|high_resolution_timer|internal_counter[18]~69\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(19) & 
-- (!\inst|high_resolution_timer|internal_counter[18]~69\))
-- \inst|high_resolution_timer|internal_counter[19]~71\ = CARRY((!\inst|high_resolution_timer|internal_counter\(19) & !\inst|high_resolution_timer|internal_counter[18]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(19),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[18]~69\,
	combout => \inst|high_resolution_timer|internal_counter[19]~70_combout\,
	cout => \inst|high_resolution_timer|internal_counter[19]~71\);

-- Location: FF_X48_Y50_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: FF_X46_Y50_N9
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: FF_X40_Y40_N9
\inst|sdram_controller|active_rnw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_rnw~q\);

-- Location: FF_X39_Y39_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(61));

-- Location: LCCOMB_X40_Y40_N30
\inst|sdram_controller|pending~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~0_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\ & (\inst|sdram_controller|active_addr\(10) & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ $ (!\inst|sdram_controller|active_rnw~q\)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\ & 
-- (!\inst|sdram_controller|active_addr\(10) & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ $ (!\inst|sdram_controller|active_rnw~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\,
	datac => \inst|sdram_controller|active_addr\(10),
	datad => \inst|sdram_controller|active_rnw~q\,
	combout => \inst|sdram_controller|pending~0_combout\);

-- Location: FF_X40_Y40_N19
\inst|sdram_controller|active_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(11));

-- Location: FF_X43_Y40_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(47));

-- Location: FF_X43_Y37_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(62),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(60));

-- Location: FF_X42_Y40_N23
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(52),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(50));

-- Location: FF_X45_Y40_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(55),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(53));

-- Location: FF_X43_Y40_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(57),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(55));

-- Location: FF_X42_Y39_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(56),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(54));

-- Location: LCCOMB_X42_Y37_N12
\inst|sdram_controller|pending~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~6_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\ & (\inst|sdram_controller|active_addr\(19) & (\inst|sdram_controller|active_addr\(18) $ 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\ & (!\inst|sdram_controller|active_addr\(19) & 
-- (\inst|sdram_controller|active_addr\(18) $ (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\,
	datab => \inst|sdram_controller|active_addr\(19),
	datac => \inst|sdram_controller|active_addr\(18),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\,
	combout => \inst|sdram_controller|pending~6_combout\);

-- Location: LCCOMB_X36_Y39_N22
\inst|sdram_controller|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector19~1_combout\ = (!\inst|sdram_controller|m_state.000000100~q\ & (!\inst|sdram_controller|m_state.010000000~q\ & (\inst|sdram_controller|m_state.000000001~q\ & !\inst|sdram_controller|m_state.001000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000100~q\,
	datab => \inst|sdram_controller|m_state.010000000~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|m_state.001000000~q\,
	combout => \inst|sdram_controller|Selector19~1_combout\);

-- Location: FF_X54_Y38_N1
\inst|cpu|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[27]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(27));

-- Location: LCCOMB_X43_Y37_N28
\inst|addr_router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~0_combout\ = (!\inst|cpu|M_alu_result\(25) & (!\inst|cpu|M_alu_result\(23) & (!\inst|cpu|M_alu_result\(26) & \inst|cpu|M_alu_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(25),
	datab => \inst|cpu|M_alu_result\(23),
	datac => \inst|cpu|M_alu_result\(26),
	datad => \inst|cpu|M_alu_result\(27),
	combout => \inst|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X39_Y39_N6
\inst|sdram_controller|Selector41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector41~4_combout\ = (\inst|sdram_controller|init_done~q\ & !\inst|sdram_controller|m_state.000000001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	combout => \inst|sdram_controller|Selector41~4_combout\);

-- Location: FF_X42_Y39_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(45));

-- Location: FF_X41_Y40_N13
\inst|sdram_controller|active_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(8));

-- Location: LCCOMB_X41_Y40_N22
\inst|sdram_controller|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector108~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (!\inst|sdram_controller|i_addr\(12) & (!\inst|sdram_controller|m_addr[7]~1_combout\))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- (((\inst|sdram_controller|m_addr[7]~1_combout\) # (\inst|sdram_controller|active_addr\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|i_addr\(12),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(8),
	combout => \inst|sdram_controller|Selector108~0_combout\);

-- Location: FF_X42_Y39_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(44),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(42));

-- Location: FF_X43_Y37_N15
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(43),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(41));

-- Location: FF_X41_Y38_N17
\inst|sdram_controller|active_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(5));

-- Location: FF_X43_Y37_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(42),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(40));

-- Location: LCCOMB_X41_Y40_N26
\inst|sdram_controller|Selector114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector114~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & ((\inst|sdram_controller|m_addr[7]~1_combout\ & ((\inst|sdram_controller|active_addr\(13)))) # (!\inst|sdram_controller|m_addr[7]~1_combout\ & 
-- (!\inst|sdram_controller|i_addr\(12))))) # (!\inst|sdram_controller|WideOr9~0_combout\ & (((\inst|sdram_controller|m_addr[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|i_addr\(12),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(13),
	combout => \inst|sdram_controller|Selector114~0_combout\);

-- Location: FF_X41_Y38_N31
\inst|sdram_controller|active_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(1));

-- Location: LCCOMB_X41_Y40_N4
\inst|sdram_controller|Selector115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector115~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (((!\inst|sdram_controller|m_addr[7]~1_combout\ & !\inst|sdram_controller|i_addr\(12))))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- ((\inst|sdram_controller|active_addr\(1)) # ((\inst|sdram_controller|m_addr[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|active_addr\(1),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|i_addr\(12),
	combout => \inst|sdram_controller|Selector115~0_combout\);

-- Location: LCCOMB_X41_Y40_N6
\inst|sdram_controller|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector116~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & ((\inst|sdram_controller|m_addr[7]~1_combout\ & ((\inst|sdram_controller|active_addr\(11)))) # (!\inst|sdram_controller|m_addr[7]~1_combout\ & 
-- (!\inst|sdram_controller|i_addr\(12))))) # (!\inst|sdram_controller|WideOr9~0_combout\ & (((\inst|sdram_controller|m_addr[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|i_addr\(12),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(11),
	combout => \inst|sdram_controller|Selector116~0_combout\);

-- Location: FF_X41_Y38_N3
\inst|sdram_controller|active_dqm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_dqm\(3));

-- Location: FF_X42_Y38_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(34));

-- Location: FF_X42_Y38_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_controller|comb~2_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(33));

-- Location: LCCOMB_X45_Y37_N28
\inst|addr_router_001|src_channel[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[1]~0_combout\ = ((!\inst|addr_router_001|Equal1~5_combout\ & ((\inst|addr_router_001|Equal0~1_combout\) # (!\inst|addr_router_001|Equal0~0_combout\)))) # (!\inst|addr_router_001|Equal1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~4_combout\,
	datab => \inst|addr_router_001|Equal1~5_combout\,
	datac => \inst|addr_router_001|Equal0~1_combout\,
	datad => \inst|addr_router_001|Equal0~0_combout\,
	combout => \inst|addr_router_001|src_channel[1]~0_combout\);

-- Location: LCCOMB_X46_Y37_N4
\inst|addr_router_001|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal4~0_combout\ = (!\inst|cpu|M_alu_result\(3) & (!\inst|cpu|M_alu_result\(4) & \inst|cpu|M_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_alu_result\(3),
	datac => \inst|cpu|M_alu_result\(4),
	datad => \inst|cpu|M_alu_result\(5),
	combout => \inst|addr_router_001|Equal4~0_combout\);

-- Location: LCCOMB_X45_Y36_N12
\inst|addr_router_001|src_channel[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|src_channel[1]~1_combout\ = (!\inst|addr_router_001|Equal4~1_combout\ & (!\inst|addr_router_001|Equal2~2_combout\ & \inst|addr_router_001|src_channel[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal4~1_combout\,
	datac => \inst|addr_router_001|Equal2~2_combout\,
	datad => \inst|addr_router_001|src_channel[1]~0_combout\,
	combout => \inst|addr_router_001|src_channel[1]~1_combout\);

-- Location: LCCOMB_X49_Y36_N12
\inst|addr_router|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal0~3_combout\ = (!\inst|cpu|ic_fill_tag\(1) & (!\inst|cpu|ic_fill_tag\(2) & (!\inst|cpu|ic_fill_tag\(3) & !\inst|cpu|ic_fill_tag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(1),
	datab => \inst|cpu|ic_fill_tag\(2),
	datac => \inst|cpu|ic_fill_tag\(3),
	datad => \inst|cpu|ic_fill_tag\(0),
	combout => \inst|addr_router|Equal0~3_combout\);

-- Location: LCCOMB_X39_Y40_N18
\inst|sdram_controller|active_rnw~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|active_rnw~2_combout\ = (\inst|sdram_controller|pending~combout\) # ((\inst|sdram_controller|refresh_request~q\) # ((!\inst|sdram_controller|m_state.000010000~q\ & !\inst|sdram_controller|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|m_state.000001000~q\,
	combout => \inst|sdram_controller|active_rnw~2_combout\);

-- Location: FF_X36_Y40_N17
\inst|sdram_controller|m_next.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector34~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|Selector34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_next.000001000~q\);

-- Location: LCCOMB_X40_Y39_N22
\inst|sdram_controller|Selector27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~5_combout\ = (\inst|sdram_controller|Selector31~0_combout\) # ((\inst|sdram_controller|m_state.100000000~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\) # 
-- (\inst|sdram_controller|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst|sdram_controller|Selector31~0_combout\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector27~5_combout\);

-- Location: FF_X36_Y40_N11
\inst|sdram_controller|m_next.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector35~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|Selector34~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_next.000010000~q\);

-- Location: LCCOMB_X39_Y39_N26
\inst|sdram_controller|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector24~0_combout\ = ((!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1) & (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0) & 
-- !\inst|sdram_controller|refresh_request~q\))) # (!\inst|sdram_controller|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector24~0_combout\);

-- Location: FF_X39_Y50_N11
\inst|sdram_controller|refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter[10]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(10));

-- Location: FF_X39_Y50_N15
\inst|sdram_controller|refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(2));

-- Location: FF_X39_Y50_N17
\inst|sdram_controller|refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(0));

-- Location: LCCOMB_X39_Y50_N26
\inst|sdram_controller|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Equal0~3_combout\ = (!\inst|sdram_controller|refresh_counter\(1) & !\inst|sdram_controller|refresh_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(1),
	datad => \inst|sdram_controller|refresh_counter\(0),
	combout => \inst|sdram_controller|Equal0~3_combout\);

-- Location: FF_X40_Y38_N9
\inst|sdram_controller|ack_refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector23~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|ack_refresh_request~q\);

-- Location: LCCOMB_X39_Y39_N22
\inst|cmd_xbar_demux_001|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCCOMB_X45_Y36_N26
\inst|cmd_xbar_demux_001|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~1_combout\ = (\inst|jtag_uart|av_waitrequest~q\ & (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|addr_router_001|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|av_waitrequest~q\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|addr_router_001|Equal4~1_combout\,
	combout => \inst|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X45_Y36_N4
\inst|cmd_xbar_demux_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~0_combout\ = (!\inst|cmd_xbar_demux_001|sink_ready~1_combout\ & (!\inst|crosser|clock_xer|take_in_data~2_combout\ & ((!\inst|addr_router_001|src_channel[1]~1_combout\) # (!\inst|cmd_xbar_demux_001|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|sink_ready~1_combout\,
	datab => \inst|crosser|clock_xer|take_in_data~2_combout\,
	datac => \inst|cmd_xbar_demux_001|sink_ready~0_combout\,
	datad => \inst|addr_router_001|src_channel[1]~1_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X45_Y37_N18
\inst|addr_router_001|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~6_combout\ = (\inst|cpu|M_alu_result\(11) & (\inst|addr_router_001|Equal1~4_combout\ & (\inst|cpu|M_alu_result\(24) & !\inst|cpu|M_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(11),
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|cpu|M_alu_result\(24),
	datad => \inst|cpu|M_alu_result\(12),
	combout => \inst|addr_router_001|Equal1~6_combout\);

-- Location: LCCOMB_X48_Y37_N22
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & (\inst|cpu|d_write~q\ & !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|d_write~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: FF_X48_Y37_N11
\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|wait_latency_counter~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X47_Y35_N4
\inst|cmd_xbar_demux_001|sink_ready~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|addr_router_001|Equal1~6_combout\ & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & \inst|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|addr_router_001|Equal1~6_combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X46_Y37_N16
\inst|led_out_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|read_latency_shift_reg~0_combout\ = (!\inst|led_out_s1_translator|wait_latency_counter\(1) & (\inst|cpu|M_alu_result\(4) & (\inst|led_out_s1_translator|wait_latency_counter\(0) $ (\inst|led_out|always0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator|wait_latency_counter\(0),
	datab => \inst|led_out_s1_translator|wait_latency_counter\(1),
	datac => \inst|cpu|M_alu_result\(4),
	datad => \inst|led_out|always0~0_combout\,
	combout => \inst|led_out_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X46_Y37_N26
\inst|led_out_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|read_latency_shift_reg~1_combout\ = (\inst|cpu|clr_break_line~q\ & (\inst|addr_router_001|Equal2~2_combout\ & (!\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|led_out_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|clr_break_line~q\,
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|led_out_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \inst|led_out_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X47_Y35_N14
\inst|cmd_xbar_demux_001|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|WideOr0~1_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\ & (!\inst|led_out_s1_translator|read_latency_shift_reg~1_combout\ & (!\inst|cmd_xbar_demux_001|sink_ready~2_combout\ & 
-- \inst|cmd_xbar_demux_001|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\,
	datab => \inst|led_out_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \inst|cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \inst|cmd_xbar_demux_001|WideOr0~0_combout\,
	combout => \inst|cmd_xbar_demux_001|WideOr0~1_combout\);

-- Location: LCCOMB_X43_Y39_N16
\inst|cpu|M_wr_data_unfiltered[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_alu_result\(4),
	datad => \inst|cpu|av_ld_data_aligned_or_div\(4),
	combout => \inst|cpu|M_wr_data_unfiltered[4]~4_combout\);

-- Location: LCCOMB_X54_Y44_N24
\inst|cpu|Add8|auto_generated|_~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	datad => \inst|cpu|E_src2_prelim\(4),
	combout => \inst|cpu|Add8|auto_generated|_~0_combout\);

-- Location: LCCOMB_X54_Y43_N22
\inst|cpu|Add8|auto_generated|_~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	datad => \inst|cpu|E_src2_prelim\(3),
	combout => \inst|cpu|Add8|auto_generated|_~2_combout\);

-- Location: LCCOMB_X54_Y43_N0
\inst|cpu|Add8|auto_generated|_~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|Add8|auto_generated|_~2_combout\,
	datad => \inst|cpu|E_src2_imm\(3),
	combout => \inst|cpu|Add8|auto_generated|_~3_combout\);

-- Location: FF_X53_Y43_N29
\inst|cpu|E_src2_imm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[2]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(2));

-- Location: LCCOMB_X46_Y39_N10
\inst|cpu|M_wr_data_unfiltered[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_alu_result\(2),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(2),
	combout => \inst|cpu|M_wr_data_unfiltered[2]~8_combout\);

-- Location: LCCOMB_X55_Y43_N16
\inst|cpu|Add8|auto_generated|_~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(2),
	combout => \inst|cpu|Add8|auto_generated|_~4_combout\);

-- Location: LCCOMB_X55_Y43_N18
\inst|cpu|Add8|auto_generated|_~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(2),
	datad => \inst|cpu|Add8|auto_generated|_~4_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~5_combout\);

-- Location: FF_X53_Y43_N31
\inst|cpu|E_src2_imm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[1]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(1));

-- Location: FF_X48_Y39_N23
\inst|cpu|M_ci_multi_result_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(1));

-- Location: LCCOMB_X47_Y42_N16
\inst|cpu|Add8|auto_generated|_~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(1),
	datad => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~6_combout\);

-- Location: LCCOMB_X47_Y42_N26
\inst|cpu|Add8|auto_generated|_~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(1),
	datad => \inst|cpu|Add8|auto_generated|_~6_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~7_combout\);

-- Location: LCCOMB_X53_Y44_N22
\inst|cpu|Add8|auto_generated|_~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(0),
	combout => \inst|cpu|Add8|auto_generated|_~8_combout\);

-- Location: LCCOMB_X53_Y44_N0
\inst|cpu|Add8|auto_generated|_~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|Add8|auto_generated|_~8_combout\,
	datad => \inst|cpu|E_src2_imm\(0),
	combout => \inst|cpu|Add8|auto_generated|_~9_combout\);

-- Location: FF_X48_Y39_N13
\inst|cpu|M_ci_multi_result_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(27),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(27));

-- Location: LCCOMB_X48_Y39_N14
\inst|cpu|M_wr_data_unfiltered[27]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(27),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_alu_result\(27),
	combout => \inst|cpu|M_wr_data_unfiltered[27]~14_combout\);

-- Location: FF_X52_Y43_N17
\inst|cpu|E_src2_imm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[26]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(26));

-- Location: FF_X47_Y41_N19
\inst|cpu|av_ld_data_aligned_or_div[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[2]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(26));

-- Location: LCCOMB_X47_Y41_N4
\inst|cpu|M_wr_data_unfiltered[26]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_alu_result\(26),
	datad => \inst|cpu|av_ld_data_aligned_or_div\(26),
	combout => \inst|cpu|M_wr_data_unfiltered[26]~16_combout\);

-- Location: FF_X47_Y41_N31
\inst|cpu|av_ld_data_aligned_or_div[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[0]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(24));

-- Location: LCCOMB_X52_Y40_N0
\inst|cpu|M_wr_data_unfiltered[24]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(24),
	datab => \inst|cpu|av_ld_data_aligned_or_div\(24),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[24]~20_combout\);

-- Location: LCCOMB_X52_Y40_N4
\inst|cpu|Add8|auto_generated|_~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(24),
	combout => \inst|cpu|Add8|auto_generated|_~13_combout\);

-- Location: LCCOMB_X53_Y40_N26
\inst|cpu|Add8|auto_generated|_~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|Add8|auto_generated|_~13_combout\,
	datad => \inst|cpu|E_src2_imm\(24),
	combout => \inst|cpu|Add8|auto_generated|_~14_combout\);

-- Location: FF_X50_Y39_N7
\inst|cpu|E_src2_imm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[23]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(23));

-- Location: FF_X55_Y41_N11
\inst|cpu|M_ci_multi_result_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(23),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(23));

-- Location: LCCOMB_X50_Y39_N8
\inst|cpu|Add8|auto_generated|_~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(23),
	datad => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~15_combout\);

-- Location: LCCOMB_X50_Y39_N26
\inst|cpu|Add8|auto_generated|_~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(23),
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|Add8|auto_generated|_~15_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~16_combout\);

-- Location: FF_X47_Y41_N11
\inst|cpu|av_ld_data_aligned_or_div[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[6]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(22));

-- Location: FF_X52_Y43_N25
\inst|cpu|E_src2_imm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[21]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(21));

-- Location: FF_X55_Y44_N19
\inst|cpu|M_ci_multi_result_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(21),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(21));

-- Location: LCCOMB_X43_Y40_N26
\inst|cpu|M_wr_data_unfiltered[21]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_ci_multi_result_d1\(21),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_alu_result\(21),
	combout => \inst|cpu|M_wr_data_unfiltered[21]~26_combout\);

-- Location: LCCOMB_X48_Y42_N28
\inst|cpu|Add8|auto_generated|_~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(21),
	combout => \inst|cpu|Add8|auto_generated|_~19_combout\);

-- Location: LCCOMB_X48_Y42_N22
\inst|cpu|Add8|auto_generated|_~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|Add8|auto_generated|_~19_combout\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(21),
	combout => \inst|cpu|Add8|auto_generated|_~20_combout\);

-- Location: FF_X52_Y43_N3
\inst|cpu|E_src2_imm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[20]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(20));

-- Location: FF_X48_Y41_N31
\inst|cpu|M_ci_multi_result_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(20),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(20));

-- Location: LCCOMB_X48_Y43_N6
\inst|cpu|Add8|auto_generated|_~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(20),
	combout => \inst|cpu|Add8|auto_generated|_~21_combout\);

-- Location: LCCOMB_X48_Y43_N16
\inst|cpu|Add8|auto_generated|_~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~21_combout\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_imm\(20),
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~22_combout\);

-- Location: FF_X47_Y41_N15
\inst|cpu|av_ld_data_aligned_or_div[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[3]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(19));

-- Location: FF_X55_Y44_N5
\inst|cpu|M_ci_multi_result_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(19),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(19));

-- Location: LCCOMB_X49_Y42_N8
\inst|cpu|Add8|auto_generated|_~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	datad => \inst|cpu|E_src2_prelim\(19),
	combout => \inst|cpu|Add8|auto_generated|_~23_combout\);

-- Location: LCCOMB_X49_Y42_N26
\inst|cpu|Add8|auto_generated|_~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|E_src2_imm\(19),
	datac => \inst|cpu|Add8|auto_generated|_~23_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~24_combout\);

-- Location: FF_X49_Y41_N15
\inst|cpu|E_src2_imm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[18]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(18));

-- Location: FF_X46_Y39_N13
\inst|cpu|av_ld_data_aligned_or_div[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[2]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(18));

-- Location: LCCOMB_X46_Y39_N14
\inst|cpu|M_wr_data_unfiltered[18]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(18),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(18),
	combout => \inst|cpu|M_wr_data_unfiltered[18]~32_combout\);

-- Location: LCCOMB_X49_Y41_N2
\inst|cpu|Add8|auto_generated|_~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(18),
	combout => \inst|cpu|Add8|auto_generated|_~25_combout\);

-- Location: LCCOMB_X49_Y41_N12
\inst|cpu|Add8|auto_generated|_~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(18),
	datad => \inst|cpu|Add8|auto_generated|_~25_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~26_combout\);

-- Location: FF_X49_Y41_N17
\inst|cpu|E_src2_imm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[16]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(16));

-- Location: LCCOMB_X49_Y41_N26
\inst|cpu|Add8|auto_generated|_~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(16),
	combout => \inst|cpu|Add8|auto_generated|_~29_combout\);

-- Location: LCCOMB_X49_Y41_N4
\inst|cpu|Add8|auto_generated|_~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~29_combout\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(16),
	combout => \inst|cpu|Add8|auto_generated|_~30_combout\);

-- Location: FF_X56_Y43_N11
\inst|cpu|M_ci_multi_result_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(15),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(15));

-- Location: LCCOMB_X56_Y43_N28
\inst|cpu|M_wr_data_unfiltered[15]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_alu_result\(15),
	datad => \inst|cpu|M_ci_multi_result_d1\(15),
	combout => \inst|cpu|M_wr_data_unfiltered[15]~38_combout\);

-- Location: LCCOMB_X50_Y40_N4
\inst|cpu|Add8|auto_generated|_~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(15),
	combout => \inst|cpu|Add8|auto_generated|_~31_combout\);

-- Location: LCCOMB_X50_Y40_N14
\inst|cpu|Add8|auto_generated|_~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|E_src2_imm\(15),
	datac => \inst|cpu|Add8|auto_generated|_~31_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~32_combout\);

-- Location: LCCOMB_X43_Y40_N20
\inst|cpu|M_wr_data_unfiltered[14]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|av_ld_data_aligned_or_div\(14),
	datac => \inst|cpu|M_alu_result\(14),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[14]~40_combout\);

-- Location: LCCOMB_X50_Y42_N2
\inst|cpu|Add8|auto_generated|_~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(14),
	combout => \inst|cpu|Add8|auto_generated|_~33_combout\);

-- Location: LCCOMB_X50_Y42_N4
\inst|cpu|Add8|auto_generated|_~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(14),
	datad => \inst|cpu|Add8|auto_generated|_~33_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~34_combout\);

-- Location: FF_X53_Y43_N3
\inst|cpu|E_src2_imm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[13]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(13));

-- Location: FF_X56_Y44_N19
\inst|cpu|M_ci_multi_result_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(13));

-- Location: LCCOMB_X47_Y40_N26
\inst|cpu|M_wr_data_unfiltered[13]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_alu_result\(13),
	datac => \inst|cpu|M_ci_multi_result_d1\(13),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[13]~42_combout\);

-- Location: LCCOMB_X49_Y43_N22
\inst|cpu|Add8|auto_generated|_~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	datad => \inst|cpu|E_src2_prelim\(13),
	combout => \inst|cpu|Add8|auto_generated|_~35_combout\);

-- Location: LCCOMB_X49_Y43_N16
\inst|cpu|Add8|auto_generated|_~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~35_combout\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(13),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~36_combout\);

-- Location: FF_X54_Y44_N23
\inst|cpu|E_src2_imm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[12]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(12));

-- Location: FF_X54_Y40_N11
\inst|cpu|M_ci_multi_result_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(12),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(12));

-- Location: LCCOMB_X54_Y43_N26
\inst|cpu|Add8|auto_generated|_~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	datad => \inst|cpu|E_src2_prelim\(11),
	combout => \inst|cpu|Add8|auto_generated|_~39_combout\);

-- Location: LCCOMB_X54_Y43_N20
\inst|cpu|Add8|auto_generated|_~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|Add8|auto_generated|_~39_combout\,
	datad => \inst|cpu|E_src2_imm\(11),
	combout => \inst|cpu|Add8|auto_generated|_~40_combout\);

-- Location: FF_X53_Y43_N7
\inst|cpu|E_src2_imm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[10]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(10));

-- Location: LCCOMB_X55_Y43_N20
\inst|cpu|Add8|auto_generated|_~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(10),
	combout => \inst|cpu|Add8|auto_generated|_~41_combout\);

-- Location: LCCOMB_X55_Y43_N30
\inst|cpu|Add8|auto_generated|_~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(10),
	datab => \inst|cpu|Add8|auto_generated|_~41_combout\,
	datac => \inst|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~42_combout\);

-- Location: FF_X53_Y43_N17
\inst|cpu|E_src2_imm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[9]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(9));

-- Location: LCCOMB_X47_Y42_N20
\inst|cpu|Add8|auto_generated|_~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	datad => \inst|cpu|E_src2_prelim\(9),
	combout => \inst|cpu|Add8|auto_generated|_~43_combout\);

-- Location: LCCOMB_X47_Y42_N30
\inst|cpu|Add8|auto_generated|_~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(9),
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|Add8|auto_generated|_~43_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~44_combout\);

-- Location: FF_X56_Y44_N5
\inst|cpu|M_ci_multi_result_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(8),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(8));

-- Location: LCCOMB_X50_Y40_N2
\inst|cpu|Add8|auto_generated|_~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(7),
	combout => \inst|cpu|Add8|auto_generated|_~47_combout\);

-- Location: LCCOMB_X53_Y42_N10
\inst|cpu|Add8|auto_generated|_~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~47_combout\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(7),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~48_combout\);

-- Location: LCCOMB_X50_Y42_N8
\inst|cpu|Add8|auto_generated|_~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	datad => \inst|cpu|E_src2_prelim\(6),
	combout => \inst|cpu|Add8|auto_generated|_~49_combout\);

-- Location: LCCOMB_X53_Y42_N12
\inst|cpu|Add8|auto_generated|_~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|E_src2_imm\(6),
	datac => \inst|cpu|Add8|auto_generated|_~49_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~50_combout\);

-- Location: FF_X56_Y43_N17
\inst|cpu|M_ci_multi_result_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(5));

-- Location: LCCOMB_X56_Y43_N2
\inst|cpu|M_wr_data_unfiltered[5]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_alu_result\(5),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|M_ci_multi_result_d1\(5),
	combout => \inst|cpu|M_wr_data_unfiltered[5]~56_combout\);

-- Location: LCCOMB_X49_Y43_N12
\inst|cpu|Add8|auto_generated|_~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(5),
	combout => \inst|cpu|Add8|auto_generated|_~51_combout\);

-- Location: LCCOMB_X49_Y43_N30
\inst|cpu|Add8|auto_generated|_~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~51_combout\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(5),
	combout => \inst|cpu|Add8|auto_generated|_~52_combout\);

-- Location: FF_X54_Y36_N27
\inst|cpu|E_extra_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[25]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(25));

-- Location: LCCOMB_X48_Y40_N22
\inst|cpu|E_alu_result[27]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(0),
	datab => \inst|cpu|E_src2[27]~5_combout\,
	datac => \inst|cpu|E_compare_op\(1),
	datad => \inst|cpu|E_src1[27]~5_combout\,
	combout => \inst|cpu|E_alu_result[27]~4_combout\);

-- Location: LCCOMB_X54_Y38_N14
\inst|cpu|E_alu_result[27]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(25),
	datab => \inst|cpu|E_ctrl_retaddr~q\,
	datac => \inst|cpu|E_alu_result[27]~4_combout\,
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[27]~5_combout\);

-- Location: LCCOMB_X54_Y38_N0
\inst|cpu|E_alu_result[27]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[28]~56_combout\,
	datab => \inst|cpu|E_alu_result[27]~5_combout\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[27]~6_combout\);

-- Location: FF_X54_Y36_N31
\inst|cpu|E_extra_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[23]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(23));

-- Location: LCCOMB_X49_Y39_N10
\inst|cpu|E_src2[21]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_imm\(21),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[21]~12_combout\);

-- Location: LCCOMB_X49_Y39_N28
\inst|cpu|E_src2[21]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_prelim\(21),
	datad => \inst|cpu|E_src2[21]~12_combout\,
	combout => \inst|cpu|E_src2[21]~13_combout\);

-- Location: LCCOMB_X49_Y39_N22
\inst|cpu|E_alu_result[21]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src2[21]~13_combout\,
	datac => \inst|cpu|E_src1[21]~11_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[21]~19_combout\);

-- Location: LCCOMB_X48_Y43_N22
\inst|cpu|E_src2[20]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(20),
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[20]~14_combout\);

-- Location: LCCOMB_X48_Y43_N0
\inst|cpu|E_src2[20]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	datab => \inst|cpu|E_src2_prelim\(20),
	datac => \inst|cpu|E_src2[20]~14_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[20]~15_combout\);

-- Location: LCCOMB_X49_Y39_N26
\inst|cpu|E_alu_result[20]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[20]~12_combout\,
	datac => \inst|cpu|E_src2[20]~15_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[20]~22_combout\);

-- Location: FF_X56_Y36_N11
\inst|cpu|E_extra_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[16]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(16));

-- Location: LCCOMB_X49_Y41_N6
\inst|cpu|E_src2[18]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_imm\(18),
	combout => \inst|cpu|E_src2[18]~18_combout\);

-- Location: LCCOMB_X48_Y42_N0
\inst|cpu|E_src2[17]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_imm\(17),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[17]~20_combout\);

-- Location: LCCOMB_X48_Y42_N10
\inst|cpu|E_src2[17]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	datab => \inst|cpu|E_src2_prelim\(17),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[17]~20_combout\,
	combout => \inst|cpu|E_src2[17]~21_combout\);

-- Location: LCCOMB_X49_Y41_N10
\inst|cpu|E_src2[16]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_imm\(16),
	combout => \inst|cpu|E_src2[16]~22_combout\);

-- Location: LCCOMB_X49_Y40_N16
\inst|cpu|E_wrctl_data_ienable_reg_irq16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[16]~16_combout\,
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src2[16]~23_combout\,
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq16~0_combout\);

-- Location: LCCOMB_X49_Y40_N2
\inst|cpu|E_wrctl_data_ienable_reg_irq16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_wrctl_data_ienable_reg_irq16~0_combout\,
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq16~1_combout\);

-- Location: FF_X56_Y39_N27
\inst|cpu|E_control_reg_rddata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_control_reg_rddata_muxed[16]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_control_reg_rddata\(16));

-- Location: FF_X54_Y37_N1
\inst|cpu|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[11]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(11));

-- Location: LCCOMB_X49_Y43_N8
\inst|cpu|E_src2[13]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_imm\(13),
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[13]~28_combout\);

-- Location: LCCOMB_X49_Y43_N10
\inst|cpu|E_src2[13]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2[13]~28_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	datad => \inst|cpu|E_src2_prelim\(13),
	combout => \inst|cpu|E_src2[13]~29_combout\);

-- Location: LCCOMB_X54_Y37_N2
\inst|cpu|E_alu_result[13]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[13]~19_combout\,
	datab => \inst|cpu|E_compare_op\(0),
	datac => \inst|cpu|E_src2[13]~29_combout\,
	datad => \inst|cpu|E_compare_op\(1),
	combout => \inst|cpu|E_alu_result[13]~40_combout\);

-- Location: LCCOMB_X54_Y37_N4
\inst|cpu|E_alu_result[13]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_alu_result[13]~40_combout\,
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_extra_pc\(11),
	combout => \inst|cpu|E_alu_result[13]~41_combout\);

-- Location: FF_X54_Y37_N7
\inst|cpu|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[9]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(9));

-- Location: FF_X53_Y39_N25
\inst|cpu|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[8]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(8));

-- Location: LCCOMB_X55_Y43_N8
\inst|cpu|E_src2[10]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_imm\(10),
	combout => \inst|cpu|E_src2[10]~32_combout\);

-- Location: LCCOMB_X55_Y43_N26
\inst|cpu|E_src2[10]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	datac => \inst|cpu|E_src2[10]~32_combout\,
	datad => \inst|cpu|E_src2_prelim\(10),
	combout => \inst|cpu|E_src2[10]~33_combout\);

-- Location: LCCOMB_X50_Y39_N28
\inst|cpu|E_alu_result[10]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(0),
	datab => \inst|cpu|E_src2[10]~33_combout\,
	datac => \inst|cpu|E_src1[10]~22_combout\,
	datad => \inst|cpu|E_compare_op\(1),
	combout => \inst|cpu|E_alu_result[10]~46_combout\);

-- Location: LCCOMB_X50_Y39_N30
\inst|cpu|E_alu_result[10]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_extra_pc\(8),
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_result[10]~46_combout\,
	combout => \inst|cpu|E_alu_result[10]~47_combout\);

-- Location: FF_X52_Y37_N3
\inst|cpu|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[6]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(6));

-- Location: LCCOMB_X53_Y44_N30
\inst|cpu|E_src2[8]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_imm\(8),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_prelim\(8),
	combout => \inst|cpu|E_src2[8]~40_combout\);

-- Location: FF_X50_Y38_N11
\inst|cpu|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(0));

-- Location: FF_X46_Y37_N13
\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X47_Y48_N17
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: FF_X46_Y47_N9
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X46_Y47_N8
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(1),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: FF_X46_Y48_N31
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X46_Y48_N26
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X46_Y48_N12
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X46_Y48_N16
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X41_Y43_N5
\inst|sdram_controller|m_data[30]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector120~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[30]~_Duplicate_1_q\);

-- Location: FF_X41_Y43_N31
\inst|sdram_controller|m_data[29]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector121~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[29]~_Duplicate_1_q\);

-- Location: FF_X41_Y37_N19
\inst|sdram_controller|m_data[28]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector122~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[28]~_Duplicate_1_q\);

-- Location: FF_X41_Y39_N27
\inst|sdram_controller|m_data[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector125~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[25]~_Duplicate_1_q\);

-- Location: FF_X42_Y43_N25
\inst|sdram_controller|m_data[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector126~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[24]~_Duplicate_1_q\);

-- Location: FF_X41_Y37_N13
\inst|sdram_controller|m_data[12]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector138~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[12]~_Duplicate_1_q\);

-- Location: FF_X41_Y37_N23
\inst|sdram_controller|m_data[11]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector139~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[11]~_Duplicate_1_q\);

-- Location: FF_X41_Y37_N11
\inst|sdram_controller|m_data[9]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector141~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[9]~_Duplicate_1_q\);

-- Location: FF_X41_Y39_N31
\inst|sdram_controller|m_data[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector144~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[6]~_Duplicate_1_q\);

-- Location: FF_X41_Y39_N19
\inst|sdram_controller|m_data[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector146~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[4]~_Duplicate_1_q\);

-- Location: FF_X46_Y35_N3
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X39_Y39_N28
\inst|cmd_xbar_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|WideOr0~0_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: FF_X49_Y38_N7
\inst|cpu|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_prevent_refill_nxt~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_prevent_refill~q\);

-- Location: FF_X39_Y38_N3
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\);

-- Location: LCCOMB_X39_Y37_N30
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst|sdram_controller|za_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\);

-- Location: LCCOMB_X36_Y40_N16
\inst|sdram_controller|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector34~0_combout\ = (!\inst|sdram_controller|Selector33~0_combout\ & (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_rnw~q\ & !\inst|sdram_controller|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector33~0_combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_rnw~q\,
	datad => \inst|sdram_controller|m_state.010000000~q\,
	combout => \inst|sdram_controller|Selector34~0_combout\);

-- Location: LCCOMB_X36_Y39_N20
\inst|sdram_controller|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector34~1_combout\ = (\inst|sdram_controller|m_state.000000010~q\) # ((!\inst|sdram_controller|m_state.000000001~q\ & ((\inst|sdram_controller|refresh_request~q\) # (!\inst|sdram_controller|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_request~q\,
	datab => \inst|sdram_controller|init_done~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|m_state.000000010~q\,
	combout => \inst|sdram_controller|Selector34~1_combout\);

-- Location: LCCOMB_X36_Y39_N0
\inst|sdram_controller|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector34~3_combout\ = (\inst|sdram_controller|Selector34~1_combout\) # (!\inst|sdram_controller|Selector34~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Selector34~2_combout\,
	datad => \inst|sdram_controller|Selector34~1_combout\,
	combout => \inst|sdram_controller|Selector34~3_combout\);

-- Location: LCCOMB_X36_Y40_N10
\inst|sdram_controller|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector35~0_combout\ = (!\inst|sdram_controller|Selector33~0_combout\ & (\inst|sdram_controller|m_state.000000010~q\ & (!\inst|sdram_controller|active_rnw~q\ & !\inst|sdram_controller|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector33~0_combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_rnw~q\,
	datad => \inst|sdram_controller|m_state.010000000~q\,
	combout => \inst|sdram_controller|Selector35~0_combout\);

-- Location: LCCOMB_X36_Y39_N26
\inst|sdram_controller|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector33~2_combout\ = (!\inst|sdram_controller|m_state.000000001~q\ & !\inst|sdram_controller|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|init_done~q\,
	combout => \inst|sdram_controller|Selector33~2_combout\);

-- Location: LCCOMB_X35_Y38_N2
\inst|sdram_controller|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector12~0_combout\ = (!\inst|sdram_controller|i_count\(1) & (!\inst|sdram_controller|i_count\(2) & \inst|sdram_controller|i_state.011~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|i_count\(1),
	datac => \inst|sdram_controller|i_count\(2),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector12~0_combout\);

-- Location: LCCOMB_X39_Y50_N14
\inst|sdram_controller|refresh_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~7_combout\ = (!\inst|sdram_controller|Equal0~4_combout\ & \inst|sdram_controller|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Equal0~4_combout\,
	datad => \inst|sdram_controller|Add0~4_combout\,
	combout => \inst|sdram_controller|refresh_counter~7_combout\);

-- Location: LCCOMB_X39_Y50_N16
\inst|sdram_controller|refresh_counter~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~8_combout\ = (!\inst|sdram_controller|Equal0~4_combout\ & \inst|sdram_controller|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Equal0~4_combout\,
	datad => \inst|sdram_controller|Add0~0_combout\,
	combout => \inst|sdram_controller|refresh_counter~8_combout\);

-- Location: LCCOMB_X40_Y38_N8
\inst|sdram_controller|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector23~0_combout\ = (\inst|sdram_controller|m_state.000000001~q\ & ((\inst|sdram_controller|m_state.010000000~q\) # ((\inst|sdram_controller|ack_refresh_request~q\)))) # (!\inst|sdram_controller|m_state.000000001~q\ & 
-- (((\inst|sdram_controller|ack_refresh_request~q\ & !\inst|sdram_controller|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.010000000~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|ack_refresh_request~q\,
	datad => \inst|sdram_controller|init_done~q\,
	combout => \inst|sdram_controller|Selector23~0_combout\);

-- Location: FF_X42_Y36_N27
\inst|pll_pll_slave_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X41_Y36_N30
\inst|crosser_001|clock_xer|in_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser_001|clock_xer|in_ready~0_combout\ = \inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0) $ (\inst|crosser_001|clock_xer|in_data_toggle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \inst|crosser_001|clock_xer|in_data_toggle~q\,
	combout => \inst|crosser_001|clock_xer|in_ready~0_combout\);

-- Location: LCCOMB_X53_Y35_N0
\inst|cpu|D_src2_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_dst_regnum\(2),
	datab => \inst|cpu|D_iw\(25),
	datac => \inst|cpu|W_dst_regnum\(3),
	datad => \inst|cpu|D_iw\(24),
	combout => \inst|cpu|D_src2_hazard_W~1_combout\);

-- Location: LCCOMB_X52_Y38_N16
\inst|cpu|D_src2_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(23),
	datab => \inst|cpu|M_dst_regnum\(0),
	datac => \inst|cpu|M_dst_regnum\(1),
	datad => \inst|cpu|D_iw\(22),
	combout => \inst|cpu|D_src2_hazard_M~0_combout\);

-- Location: FF_X56_Y44_N23
\inst|crc_custom|wrapper_wiring|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[7]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(7));

-- Location: FF_X47_Y38_N15
\inst|cpu|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(7));

-- Location: FF_X47_Y39_N7
\inst|cpu|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(31));

-- Location: LCCOMB_X47_Y37_N8
\inst|cpu_jtag_debug_module_translator|av_begintransfer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\ = (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\) # 
-- ((\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & \inst|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\);

-- Location: FF_X57_Y36_N27
\inst|cpu|M_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Add9~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_cnt\(0));

-- Location: FF_X57_Y36_N23
\inst|cpu|M_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Add9~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_cnt\(1));

-- Location: LCCOMB_X47_Y42_N28
\inst|cpu|E_src2[1]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_imm\(1),
	combout => \inst|cpu|E_src2[1]~54_combout\);

-- Location: LCCOMB_X47_Y42_N14
\inst|cpu|E_src2[1]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_prelim\(1),
	datac => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	datad => \inst|cpu|E_src2[1]~54_combout\,
	combout => \inst|cpu|E_src2[1]~55_combout\);

-- Location: LCCOMB_X57_Y36_N22
\inst|cpu|Add9~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[1]~55_combout\,
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datad => \inst|cpu|Add9~2_combout\,
	combout => \inst|cpu|Add9~4_combout\);

-- Location: LCCOMB_X58_Y38_N18
\inst|cpu|E_ctrl_br_cond_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(4),
	combout => \inst|cpu|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X57_Y37_N2
\inst|cpu|Equal107~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|Equal107~0_combout\);

-- Location: LCCOMB_X57_Y38_N16
\inst|cpu|D_dst_regnum[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datab => \inst|cpu|D_ctrl_implicit_dst_retaddr~1_combout\,
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|Equal4~5_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~1_combout\);

-- Location: LCCOMB_X55_Y38_N6
\inst|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(11),
	datac => \inst|cpu|D_iw\(12),
	datad => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X58_Y38_N20
\inst|cpu|Equal4~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~9_combout\);

-- Location: FF_X45_Y38_N23
\inst|cpu|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(4));

-- Location: FF_X46_Y38_N9
\inst|cpu|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(20));

-- Location: FF_X45_Y39_N19
\inst|cpu|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~34_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(12));

-- Location: FF_X47_Y41_N27
\inst|cpu|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~35_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(28));

-- Location: LCCOMB_X53_Y35_N12
\inst|cpu|D_src1_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(29),
	datab => \inst|cpu|D_iw\(30),
	datac => \inst|cpu|M_dst_regnum\(2),
	datad => \inst|cpu|M_dst_regnum\(3),
	combout => \inst|cpu|D_src1_hazard_M~1_combout\);

-- Location: FF_X45_Y41_N29
\inst|cpu|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~38_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(3));

-- Location: FF_X45_Y39_N29
\inst|cpu|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~83_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(19));

-- Location: LCCOMB_X53_Y43_N28
\inst|cpu|D_src2_imm[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(8),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[2]~2_combout\);

-- Location: FF_X55_Y43_N23
\inst|cpu|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(2));

-- Location: FF_X56_Y44_N27
\inst|crc_custom|wrapper_wiring|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[2]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(2));

-- Location: FF_X46_Y39_N25
\inst|cpu|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~44_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(2));

-- Location: FF_X45_Y39_N15
\inst|cpu|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~47_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(18));

-- Location: LCCOMB_X53_Y43_N30
\inst|cpu|D_src2_imm[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(7),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[1]~3_combout\);

-- Location: FF_X46_Y38_N13
\inst|cpu|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_data\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(1));

-- Location: FF_X46_Y41_N9
\inst|cpu|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~54_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(17));

-- Location: FF_X57_Y43_N25
\inst|crc_custom|wrapper_wiring|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[1]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(1));

-- Location: LCCOMB_X48_Y39_N22
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(1) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datab => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(1),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(1));

-- Location: LCCOMB_X56_Y42_N10
\inst|cpu|E_wrctl_data_ienable_reg_irq1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[1]~3_combout\,
	datac => \inst|cpu|E_src2[1]~55_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq1~1_combout\);

-- Location: FF_X57_Y41_N17
\inst|cpu|M_ci_multi_result_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(31),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(31));

-- Location: FF_X50_Y39_N1
\inst|cpu|E_src2_imm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[27]~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(31));

-- Location: FF_X52_Y44_N13
\inst|cpu|M_ci_multi_result_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(30),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(30));

-- Location: FF_X53_Y40_N21
\inst|cpu|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[30]~79_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(30));

-- Location: LCCOMB_X52_Y44_N22
\inst|cpu|M_wr_data_unfiltered[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(30),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_alu_result\(30),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[30]~60_combout\);

-- Location: FF_X47_Y40_N23
\inst|cpu|av_ld_data_aligned_or_div[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[5]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(29));

-- Location: FF_X47_Y41_N17
\inst|cpu|av_ld_data_aligned_or_div[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[4]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(28));

-- Location: LCCOMB_X52_Y44_N6
\inst|cpu|E_src2[28]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_src2_prelim\(28),
	datac => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[28]~62_combout\);

-- Location: FF_X52_Y43_N1
\inst|cpu|E_src2_imm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[28]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(28));

-- Location: LCCOMB_X52_Y44_N8
\inst|cpu|E_src2[28]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_imm\(28),
	datad => \inst|cpu|E_src2[28]~62_combout\,
	combout => \inst|cpu|E_src2[28]~63_combout\);

-- Location: LCCOMB_X56_Y40_N18
\inst|cpu|E_src2[31]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(31),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[31]~64_combout\);

-- Location: LCCOMB_X56_Y40_N20
\inst|cpu|Add8|auto_generated|_~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[31]~56_combout\,
	datab => \inst|cpu|E_ctrl_alu_signed_comparison~q\,
	datac => \inst|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst|cpu|E_src2[31]~64_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~53_combout\);

-- Location: LCCOMB_X48_Y40_N14
\inst|cpu|Add8|auto_generated|_~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(29),
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2[29]~60_combout\,
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~55_combout\);

-- Location: LCCOMB_X52_Y44_N4
\inst|cpu|Add8|auto_generated|_~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[28]~62_combout\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(28),
	combout => \inst|cpu|Add8|auto_generated|_~56_combout\);

-- Location: LCCOMB_X57_Y37_N14
\inst|cpu|D_ctrl_alu_subtract~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_iw\(12),
	combout => \inst|cpu|D_ctrl_alu_subtract~12_combout\);

-- Location: FF_X57_Y42_N1
\inst|crc_custom|wrapper_wiring|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[27]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(27));

-- Location: LCCOMB_X48_Y39_N12
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(27) = (\inst|crc_custom|wrapper_wiring|readdata\(27) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(27),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(27));

-- Location: LCCOMB_X52_Y43_N16
\inst|cpu|D_src2_imm[26]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_src2_imm[15]~5_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_iw\(16),
	combout => \inst|cpu|D_src2_imm[26]~7_combout\);

-- Location: LCCOMB_X47_Y41_N18
\inst|cpu|av_ld_byte3_data[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|d_readdata_d1\(26),
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte3_data[2]~1_combout\);

-- Location: LCCOMB_X47_Y41_N30
\inst|cpu|av_ld_byte3_data[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|d_readdata_d1\(24),
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte3_data[0]~3_combout\);

-- Location: LCCOMB_X50_Y39_N6
\inst|cpu|D_src2_imm[23]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \inst|cpu|D_src2_imm[15]~5_combout\,
	datad => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \inst|cpu|D_src2_imm[23]~10_combout\);

-- Location: FF_X57_Y42_N19
\inst|crc_custom|wrapper_wiring|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[23]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(23));

-- Location: LCCOMB_X55_Y41_N10
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(23) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(23),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(23));

-- Location: LCCOMB_X47_Y41_N10
\inst|cpu|av_ld_byte2_data[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|d_readdata_d1\(22),
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte2_data[6]~1_combout\);

-- Location: LCCOMB_X52_Y43_N24
\inst|cpu|D_src2_imm[21]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|D_src2_imm[15]~5_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst|cpu|D_src2_imm[21]~12_combout\);

-- Location: FF_X55_Y44_N11
\inst|crc_custom|wrapper_wiring|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[21]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(21));

-- Location: LCCOMB_X55_Y44_N18
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(21) = (\inst|crc_custom|wrapper_wiring|readdata\(21) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(21),
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(21));

-- Location: LCCOMB_X52_Y43_N2
\inst|cpu|D_src2_imm[20]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_src2_imm[15]~5_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_iw\(10),
	combout => \inst|cpu|D_src2_imm[20]~13_combout\);

-- Location: FF_X48_Y41_N27
\inst|cpu|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(20));

-- Location: FF_X59_Y40_N9
\inst|crc_custom|wrapper_wiring|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[20]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(20));

-- Location: LCCOMB_X48_Y41_N30
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(20) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (\inst|crc_custom|wrapper_wiring|readdata\(20) & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|readdata\(20),
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(20));

-- Location: LCCOMB_X47_Y41_N14
\inst|cpu|av_ld_byte2_data[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|d_readdata_d1\(19),
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte2_data[3]~4_combout\);

-- Location: FF_X55_Y44_N29
\inst|crc_custom|wrapper_wiring|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[19]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(19));

-- Location: LCCOMB_X55_Y44_N4
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(19) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(19),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(19));

-- Location: LCCOMB_X49_Y41_N14
\inst|cpu|D_src2_imm[18]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_imm[15]~5_combout\,
	datab => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datac => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|D_src2_imm[18]~15_combout\);

-- Location: FF_X55_Y44_N31
\inst|crc_custom|wrapper_wiring|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[18]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(18));

-- Location: LCCOMB_X46_Y39_N12
\inst|cpu|av_ld_byte2_data[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(18),
	datab => \inst|cpu|M_iw\(4),
	datac => \inst|cpu|M_ctrl_ld_signed~q\,
	datad => \inst|cpu|av_sign_bit~2_combout\,
	combout => \inst|cpu|av_ld_byte2_data[2]~5_combout\);

-- Location: LCCOMB_X49_Y41_N16
\inst|cpu|D_src2_imm[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_iw\(6),
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_src2_imm[15]~5_combout\,
	combout => \inst|cpu|D_src2_imm[16]~17_combout\);

-- Location: FF_X56_Y43_N25
\inst|crc_custom|wrapper_wiring|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[15]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(15));

-- Location: LCCOMB_X56_Y43_N10
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(15) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(15),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(15));

-- Location: FF_X56_Y43_N27
\inst|crc_custom|wrapper_wiring|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[14]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(14));

-- Location: FF_X46_Y41_N31
\inst|cpu|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~70_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(14));

-- Location: LCCOMB_X53_Y43_N2
\inst|cpu|D_src2_imm[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(19),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[13]~19_combout\);

-- Location: FF_X47_Y40_N21
\inst|cpu|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(13));

-- Location: FF_X47_Y40_N7
\inst|cpu|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~90_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(29));

-- Location: FF_X56_Y44_N3
\inst|crc_custom|wrapper_wiring|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[13]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(13));

-- Location: LCCOMB_X56_Y44_N18
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(13) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(13),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(13));

-- Location: LCCOMB_X54_Y44_N22
\inst|cpu|D_src2_imm[12]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(18),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[12]~20_combout\);

-- Location: FF_X60_Y44_N25
\inst|crc_custom|wrapper_wiring|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[12]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(12));

-- Location: LCCOMB_X54_Y40_N10
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(12) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datab => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(12),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(12));

-- Location: FF_X54_Y40_N27
\inst|cpu|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(11));

-- Location: LCCOMB_X53_Y43_N6
\inst|cpu|D_src2_imm[10]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[10]~22_combout\);

-- Location: LCCOMB_X53_Y43_N16
\inst|cpu|D_src2_imm[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[9]~23_combout\);

-- Location: FF_X54_Y41_N11
\inst|cpu|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(9));

-- Location: FF_X55_Y44_N13
\inst|crc_custom|wrapper_wiring|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[9]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(9));

-- Location: FF_X56_Y44_N13
\inst|crc_custom|wrapper_wiring|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[8]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(8));

-- Location: LCCOMB_X56_Y44_N4
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(8) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(8),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(8));

-- Location: FF_X45_Y41_N31
\inst|cpu|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~81_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(5));

-- Location: FF_X56_Y43_N5
\inst|crc_custom|wrapper_wiring|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[5]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(5));

-- Location: LCCOMB_X56_Y43_N16
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(5) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(5),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(5));

-- Location: FF_X53_Y36_N15
\inst|cpu|D_pc_plus_one[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[20]~40_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(20));

-- Location: FF_X53_Y36_N11
\inst|cpu|D_pc_plus_one[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[18]~36_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(18));

-- Location: FF_X53_Y36_N9
\inst|cpu|D_pc_plus_one[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[17]~34_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(17));

-- Location: FF_X53_Y36_N3
\inst|cpu|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(14));

-- Location: LCCOMB_X54_Y36_N26
\inst|cpu|D_extra_pc[25]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(25),
	datac => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|cpu|Add1~32_combout\,
	combout => \inst|cpu|D_extra_pc[25]~1_combout\);

-- Location: LCCOMB_X54_Y36_N30
\inst|cpu|D_extra_pc[23]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~28_combout\,
	datab => \inst|cpu|D_pc_plus_one\(23),
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[23]~3_combout\);

-- Location: LCCOMB_X56_Y36_N10
\inst|cpu|D_extra_pc[16]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~14_combout\,
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|D_pc_plus_one\(16),
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[16]~9_combout\);

-- Location: LCCOMB_X56_Y39_N30
\inst|cpu|D_control_reg_rddata_muxed[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(7),
	datab => \inst|cpu|D_iw\(6),
	datac => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|D_control_reg_rddata_muxed[16]~0_combout\);

-- Location: FF_X56_Y35_N25
\inst|cpu|M_ipending_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ipending_reg_irq16_nxt~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ipending_reg_irq16~q\);

-- Location: FF_X56_Y39_N17
\inst|cpu|M_ienable_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ienable_reg_irq16~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|M_ienable_reg_irq16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ienable_reg_irq16~q\);

-- Location: LCCOMB_X56_Y39_N26
\inst|cpu|D_control_reg_rddata_muxed[16]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_control_reg_rddata_muxed[16]~0_combout\,
	datab => \inst|cpu|M_ipending_reg_irq16~q\,
	datac => \inst|cpu|D_iw\(8),
	datad => \inst|cpu|M_ienable_reg_irq16~q\,
	combout => \inst|cpu|D_control_reg_rddata_muxed[16]~1_combout\);

-- Location: LCCOMB_X54_Y37_N0
\inst|cpu|D_extra_pc[11]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|Add1~4_combout\,
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|D_pc_plus_one\(11),
	combout => \inst|cpu|D_extra_pc[11]~14_combout\);

-- Location: FF_X53_Y37_N25
\inst|cpu|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(9));

-- Location: LCCOMB_X54_Y37_N6
\inst|cpu|D_extra_pc[9]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|D_pc_plus_one\(9),
	datac => \inst|cpu|D_br_taken_waddr_partial\(9),
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[9]~15_combout\);

-- Location: FF_X53_Y37_N23
\inst|cpu|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(8));

-- Location: LCCOMB_X53_Y39_N24
\inst|cpu|D_extra_pc[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|D_pc_plus_one\(8),
	datac => \inst|cpu|D_br_taken_waddr_partial\(8),
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[8]~16_combout\);

-- Location: FF_X53_Y37_N19
\inst|cpu|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(6));

-- Location: LCCOMB_X52_Y37_N2
\inst|cpu|D_extra_pc[6]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_br_taken_waddr_partial\(6),
	datab => \inst|cpu|D_pc_plus_one\(6),
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[6]~20_combout\);

-- Location: FF_X53_Y37_N17
\inst|cpu|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(5));

-- Location: FF_X53_Y37_N13
\inst|cpu|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(3));

-- Location: FF_X53_Y38_N11
\inst|cpu|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_flush_pipe_always~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_flush_pipe_always~q\);

-- Location: FF_X49_Y48_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: FF_X49_Y48_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\);

-- Location: LCCOMB_X49_Y48_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X54_Y39_N19
\inst|cpu|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_iw[15]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(15));

-- Location: FF_X50_Y38_N19
\inst|cpu|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(1));

-- Location: FF_X50_Y38_N29
\inst|cpu|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(2));

-- Location: FF_X50_Y38_N17
\inst|cpu|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_iw[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(0));

-- Location: LCCOMB_X50_Y38_N18
\inst|cpu|hbreak_enabled~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(3),
	datab => \inst|cpu|M_iw\(0),
	datac => \inst|cpu|M_iw\(1),
	datad => \inst|cpu|M_iw\(2),
	combout => \inst|cpu|hbreak_enabled~2_combout\);

-- Location: LCCOMB_X46_Y37_N12
\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|led_out_s1_translator|read_latency_shift_reg~2_combout\) # ((\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|led_out_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator|read_latency_shift_reg~2_combout\,
	datab => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X53_Y37_N7
\inst|cpu|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(0));

-- Location: FF_X35_Y38_N11
\inst|sdram_controller|i_next.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector18~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_next.111~q\);

-- Location: FF_X47_Y48_N27
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X47_Y48_N6
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(2),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X46_Y48_N14
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: LCCOMB_X47_Y48_N16
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: LCCOMB_X46_Y48_N22
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: LCCOMB_X46_Y48_N30
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1_combout\);

-- Location: LCCOMB_X45_Y48_N24
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(7),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X41_Y43_N1
\inst|sdram_controller|active_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(30));

-- Location: LCCOMB_X41_Y43_N26
\inst|sdram_controller|Selector120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector120~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(30))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(30)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[30]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[30]~_Duplicate_1_q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|active_data\(30),
	combout => \inst|sdram_controller|Selector120~0_combout\);

-- Location: FF_X48_Y40_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~2_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(29));

-- Location: FF_X41_Y43_N29
\inst|sdram_controller|active_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(29));

-- Location: LCCOMB_X41_Y43_N6
\inst|sdram_controller|Selector121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector121~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(29))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(29)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[29]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|m_data[29]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|active_data\(29),
	combout => \inst|sdram_controller|Selector121~0_combout\);

-- Location: FF_X41_Y37_N21
\inst|sdram_controller|active_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(28));

-- Location: LCCOMB_X41_Y37_N30
\inst|sdram_controller|Selector122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector122~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(28))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(28))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[28]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|active_data\(28),
	datad => \inst|sdram_controller|m_data[28]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector122~0_combout\);

-- Location: FF_X43_Y43_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~4_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(27));

-- Location: FF_X41_Y43_N9
\inst|sdram_controller|active_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(27));

-- Location: FF_X45_Y43_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~5_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(26));

-- Location: FF_X41_Y43_N21
\inst|sdram_controller|active_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(26));

-- Location: FF_X45_Y43_N13
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~7_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(24));

-- Location: FF_X42_Y43_N3
\inst|sdram_controller|active_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(24));

-- Location: LCCOMB_X42_Y43_N12
\inst|sdram_controller|Selector126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector126~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(24))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(24))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[24]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|active_data\(24),
	datad => \inst|sdram_controller|m_data[24]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector126~0_combout\);

-- Location: FF_X46_Y43_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(23));

-- Location: FF_X46_Y43_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[21]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(21));

-- Location: FF_X41_Y39_N25
\inst|sdram_controller|active_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(20));

-- Location: FF_X41_Y37_N1
\inst|sdram_controller|active_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(12));

-- Location: LCCOMB_X41_Y37_N26
\inst|sdram_controller|Selector138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector138~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(12))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(12)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[12]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|m_data[12]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|active_data\(12),
	combout => \inst|sdram_controller|Selector138~0_combout\);

-- Location: FF_X48_Y44_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~24_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(7));

-- Location: FF_X48_Y44_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~25_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(6));

-- Location: FF_X41_Y39_N9
\inst|sdram_controller|active_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(5));

-- Location: FF_X41_Y39_N13
\inst|sdram_controller|active_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(4));

-- Location: LCCOMB_X41_Y39_N22
\inst|sdram_controller|Selector146~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector146~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(4))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(4))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[4]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_data\(4),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[4]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector146~0_combout\);

-- Location: FF_X43_Y37_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[3]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(3));

-- Location: FF_X42_Y41_N31
\inst|sdram_controller|active_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(3));

-- Location: FF_X47_Y36_N7
\inst|cpu|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X55_Y36_N20
\inst|cpu|F_inst_ram_hit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst|cpu|F_pc\(14),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	datad => \inst|cpu|F_pc\(13),
	combout => \inst|cpu|F_inst_ram_hit~2_combout\);

-- Location: LCCOMB_X53_Y36_N26
\inst|cpu|F_inst_ram_hit~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|cpu|F_pc\(18),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|cpu|F_pc\(17),
	combout => \inst|cpu|F_inst_ram_hit~5_combout\);

-- Location: LCCOMB_X53_Y36_N28
\inst|cpu|F_inst_ram_hit~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(19),
	datab => \inst|cpu|F_pc\(20),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(17),
	datad => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|cpu|F_inst_ram_hit~6_combout\);

-- Location: LCCOMB_X52_Y36_N6
\inst|cpu|F_inst_ram_hit~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(21),
	datab => \inst|cpu|F_pc\(22),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|cpu|F_inst_ram_hit~7_combout\);

-- Location: LCCOMB_X52_Y36_N18
\inst|cpu|F_inst_ram_hit~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(23),
	datab => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(22),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst|cpu|F_pc\(24),
	combout => \inst|cpu|F_inst_ram_hit~8_combout\);

-- Location: LCCOMB_X53_Y36_N30
\inst|cpu|F_inst_ram_hit~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_inst_ram_hit~7_combout\,
	datab => \inst|cpu|F_inst_ram_hit~6_combout\,
	datac => \inst|cpu|F_inst_ram_hit~5_combout\,
	datad => \inst|cpu|F_inst_ram_hit~8_combout\,
	combout => \inst|cpu|F_inst_ram_hit~9_combout\);

-- Location: LCCOMB_X52_Y35_N16
\inst|cpu|F_ic_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(1),
	datab => \inst|cpu|F_pc\(0),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|cpu|F_ic_valid~0_combout\);

-- Location: LCCOMB_X52_Y35_N10
\inst|cpu|F_ic_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst|cpu|F_pc\(0),
	datac => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	datad => \inst|cpu|F_ic_valid~0_combout\,
	combout => \inst|cpu|F_ic_valid~1_combout\);

-- Location: LCCOMB_X49_Y36_N0
\inst|cpu|F_ic_fill_same_tag_line~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(11),
	datab => \inst|cpu|F_pc\(10),
	datac => \inst|cpu|ic_fill_tag\(1),
	datad => \inst|cpu|ic_fill_tag\(0),
	combout => \inst|cpu|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X49_Y36_N14
\inst|cpu|F_ic_fill_same_tag_line~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(12),
	datab => \inst|cpu|ic_fill_tag\(3),
	datac => \inst|cpu|ic_fill_tag\(2),
	datad => \inst|cpu|F_pc\(13),
	combout => \inst|cpu|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCCOMB_X53_Y38_N24
\inst|cpu|F_ic_fill_same_tag_line~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(15),
	datab => \inst|cpu|F_pc\(14),
	datac => \inst|cpu|ic_fill_tag\(5),
	datad => \inst|cpu|ic_fill_tag\(4),
	combout => \inst|cpu|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X49_Y36_N26
\inst|cpu|F_ic_fill_same_tag_line~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(7),
	datab => \inst|cpu|F_pc\(17),
	datac => \inst|cpu|ic_fill_tag\(6),
	datad => \inst|cpu|F_pc\(16),
	combout => \inst|cpu|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X49_Y36_N16
\inst|cpu|F_ic_fill_same_tag_line~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_ic_fill_same_tag_line~4_combout\,
	datab => \inst|cpu|F_ic_fill_same_tag_line~1_combout\,
	datac => \inst|cpu|F_ic_fill_same_tag_line~2_combout\,
	datad => \inst|cpu|F_ic_fill_same_tag_line~3_combout\,
	combout => \inst|cpu|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X52_Y36_N20
\inst|cpu|F_ic_fill_same_tag_line~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(15),
	datab => \inst|cpu|F_pc\(25),
	datac => \inst|cpu|ic_fill_tag\(14),
	datad => \inst|cpu|F_pc\(24),
	combout => \inst|cpu|F_ic_fill_same_tag_line~9_combout\);

-- Location: FF_X39_Y38_N25
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\);

-- Location: LCCOMB_X39_Y38_N2
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X36_Y38_N31
\inst|sdram_controller|i_refs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector6~0_combout\,
	ena => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_refs\(0));

-- Location: FF_X36_Y38_N1
\inst|sdram_controller|i_refs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector4~1_combout\,
	ena => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_refs\(2));

-- Location: FF_X36_Y38_N11
\inst|sdram_controller|i_refs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector5~0_combout\,
	ena => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_refs\(1));

-- Location: LCCOMB_X36_Y38_N4
\inst|sdram_controller|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector18~0_combout\ = (!\inst|sdram_controller|i_refs\(1) & (\inst|sdram_controller|i_refs\(0) & !\inst|sdram_controller|i_refs\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_refs\(1),
	datac => \inst|sdram_controller|i_refs\(0),
	datad => \inst|sdram_controller|i_refs\(2),
	combout => \inst|sdram_controller|Selector18~0_combout\);

-- Location: LCCOMB_X42_Y36_N10
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|pll_pll_slave_translator|waitrequest_reset_override~q\ & (\inst|pll|wire_pfdena_reg_ena~0_combout\ & ((\inst|crosser|clock_xer|out_data_buffer\(67)) # 
-- (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|pll|wire_pfdena_reg_ena~0_combout\,
	datac => \inst|crosser|clock_xer|out_data_buffer\(67),
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X41_Y36_N11
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1));

-- Location: FF_X45_Y42_N5
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[7]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: FF_X45_Y40_N1
\inst|led_out_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X45_Y42_N14
\inst|rsp_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~18_combout\ = (\inst|led_out_s1_translator|av_readdata_pre\(7) & ((\inst|led_out_s1_translator|read_latency_shift_reg\(0)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|led_out_s1_translator|av_readdata_pre\(7) & (((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator|av_readdata_pre\(7),
	datab => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X47_Y38_N12
\inst|rsp_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~19_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(7)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(7) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(7) & \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(7),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(7),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: FF_X47_Y38_N23
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X47_Y38_N14
\inst|rsp_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~20_combout\ = (\inst|rsp_xbar_mux_001|src_payload~18_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~19_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~18_combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \inst|rsp_xbar_mux_001|src_payload~19_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCCOMB_X47_Y38_N0
\inst|rsp_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~21_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(23)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(23))))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|sdram_controller|za_data\(23),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(23),
	combout => \inst|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: FF_X0_Y24_N24
\inst|sdram_controller|za_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[15]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(15));

-- Location: FF_X0_Y30_N10
\inst|sdram_controller|za_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[31]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(31));

-- Location: LCCOMB_X47_Y39_N6
\inst|rsp_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~25_combout\ = (\inst|sdram_controller|za_data\(31) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31))))) # 
-- (!\inst|sdram_controller|za_data\(31) & (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(31),
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \inst|rsp_xbar_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X57_Y36_N26
\inst|cpu|Add9~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[0]~53_combout\,
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datac => \inst|cpu|Add9~0_combout\,
	combout => \inst|cpu|Add9~14_combout\);

-- Location: FF_X45_Y38_N27
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[4]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: FF_X45_Y40_N11
\inst|led_out_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X45_Y38_N4
\inst|rsp_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~26_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|led_out_s1_translator|av_readdata_pre\(4))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & (\inst|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst|led_out_s1_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datab => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|led_out_s1_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~26_combout\);

-- Location: LCCOMB_X45_Y38_N14
\inst|rsp_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~27_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(4)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|sdram_controller|za_data\(4))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|sdram_controller|za_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(4),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~27_combout\);

-- Location: LCCOMB_X45_Y38_N22
\inst|rsp_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~28_combout\ = (\inst|rsp_xbar_mux_001|src_payload~27_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~26_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~27_combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~26_combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X46_Y38_N24
\inst|rsp_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~29_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|rsp_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X46_Y38_N26
\inst|rsp_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~30_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(20) 
-- & \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(20) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(20),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X46_Y38_N8
\inst|rsp_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~31_combout\ = (\inst|rsp_xbar_mux_001|src_payload~30_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~29_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(20),
	datac => \inst|rsp_xbar_mux_001|src_payload~30_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~29_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X45_Y39_N6
\inst|rsp_xbar_mux_001|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~32_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~32_combout\);

-- Location: FF_X45_Y35_N25
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X45_Y35_N24
\inst|rsp_xbar_mux_001|src_payload~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~33_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(12))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(12),
	combout => \inst|rsp_xbar_mux_001|src_payload~33_combout\);

-- Location: LCCOMB_X45_Y39_N18
\inst|rsp_xbar_mux_001|src_payload~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~34_combout\ = (\inst|rsp_xbar_mux_001|src_payload~32_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~33_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~32_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(12),
	datad => \inst|rsp_xbar_mux_001|src_payload~33_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~34_combout\);

-- Location: LCCOMB_X47_Y41_N26
\inst|rsp_xbar_mux_001|src_payload~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~35_combout\ = (\inst|sdram_controller|za_data\(28) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28))))) # 
-- (!\inst|sdram_controller|za_data\(28) & (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(28),
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \inst|rsp_xbar_mux_001|src_payload~35_combout\);

-- Location: FF_X45_Y41_N1
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[3]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: FF_X45_Y41_N3
\inst|led_out_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X45_Y41_N4
\inst|rsp_xbar_mux_001|src_payload~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~36_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)) # ((\inst|led_out_s1_translator|av_readdata_pre\(3) & 
-- \inst|led_out_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|led_out_s1_translator|av_readdata_pre\(3) & (\inst|led_out_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|led_out_s1_translator|av_readdata_pre\(3),
	datac => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_001|src_payload~36_combout\);

-- Location: LCCOMB_X45_Y41_N6
\inst|rsp_xbar_mux_001|src_payload~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~37_combout\ = (\inst|sdram_controller|za_data\(3) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(3) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|sdram_controller|za_data\(3) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(3) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(3),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(3),
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~37_combout\);

-- Location: LCCOMB_X45_Y41_N28
\inst|rsp_xbar_mux_001|src_payload~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~38_combout\ = (\inst|rsp_xbar_mux_001|src_payload~36_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~37_combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & 
-- \inst|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~36_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~37_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~38_combout\);

-- Location: LCCOMB_X45_Y39_N0
\inst|rsp_xbar_mux_001|src_payload~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~39_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|sdram_controller|za_data\(19))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|sdram_controller|za_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(19),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \inst|rsp_xbar_mux_001|src_payload~39_combout\);

-- Location: FF_X47_Y43_N29
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[11]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: FF_X45_Y42_N17
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[2]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: FF_X45_Y40_N13
\inst|led_out_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X45_Y42_N26
\inst|rsp_xbar_mux_001|src_payload~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~42_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)) # ((\inst|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|led_out_s1_translator|av_readdata_pre\(2))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst|led_out_s1_translator|read_latency_shift_reg\(0) & \inst|led_out_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datac => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|led_out_s1_translator|av_readdata_pre\(2),
	combout => \inst|rsp_xbar_mux_001|src_payload~42_combout\);

-- Location: LCCOMB_X46_Y39_N2
\inst|rsp_xbar_mux_001|src_payload~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~43_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(2)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(2))))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(2),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(2),
	combout => \inst|rsp_xbar_mux_001|src_payload~43_combout\);

-- Location: LCCOMB_X46_Y39_N24
\inst|rsp_xbar_mux_001|src_payload~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~44_combout\ = (\inst|rsp_xbar_mux_001|src_payload~42_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~43_combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & 
-- \inst|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~42_combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~43_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~44_combout\);

-- Location: LCCOMB_X45_Y39_N2
\inst|rsp_xbar_mux_001|src_payload~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~45_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~45_combout\);

-- Location: LCCOMB_X45_Y38_N18
\inst|rsp_xbar_mux_001|src_payload~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~46_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(18)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) & 
-- (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(18),
	combout => \inst|rsp_xbar_mux_001|src_payload~46_combout\);

-- Location: LCCOMB_X45_Y39_N14
\inst|rsp_xbar_mux_001|src_payload~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~47_combout\ = (\inst|rsp_xbar_mux_001|src_payload~46_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~45_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~46_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(18),
	datad => \inst|rsp_xbar_mux_001|src_payload~45_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~47_combout\);

-- Location: FF_X46_Y42_N11
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|ac~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X46_Y42_N10
\inst|rsp_xbar_mux_001|src_payload~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~49_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(10))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(10),
	combout => \inst|rsp_xbar_mux_001|src_payload~49_combout\);

-- Location: FF_X45_Y42_N29
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[1]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: FF_X45_Y40_N23
\inst|led_out_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X45_Y42_N30
\inst|rsp_xbar_mux_001|src_data[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~4_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1)) # ((\inst|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|led_out_s1_translator|av_readdata_pre\(1))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst|led_out_s1_translator|read_latency_shift_reg\(0) & \inst|led_out_s1_translator|av_readdata_pre\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|led_out_s1_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_001|src_data[1]~4_combout\);

-- Location: FF_X46_Y38_N31
\inst|crosser_001|clock_xer|out_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|in_data_buffer\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|out_data_buffer\(1));

-- Location: LCCOMB_X46_Y38_N30
\inst|rsp_xbar_mux_001|src_data[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~5_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(1)) # ((\inst|crosser_001|clock_xer|out_data_buffer\(1) & \inst|crosser_001|clock_xer|out_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|crosser_001|clock_xer|out_data_buffer\(1) & \inst|crosser_001|clock_xer|out_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(1),
	datac => \inst|crosser_001|clock_xer|out_data_buffer\(1),
	datad => \inst|crosser_001|clock_xer|out_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[1]~5_combout\);

-- Location: LCCOMB_X46_Y38_N12
\inst|rsp_xbar_mux_001|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data\(1) = (\inst|rsp_xbar_mux_001|src_data[1]~8_combout\) # ((\inst|rsp_xbar_mux_001|src_data[1]~5_combout\) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|rsp_xbar_mux_001|src_data[1]~8_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[1]~5_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(1),
	combout => \inst|rsp_xbar_mux_001|src_data\(1));

-- Location: LCCOMB_X46_Y41_N0
\inst|rsp_xbar_mux_001|src_payload~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~52_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~52_combout\);

-- Location: LCCOMB_X46_Y41_N10
\inst|rsp_xbar_mux_001|src_payload~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~53_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(17))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(17),
	combout => \inst|rsp_xbar_mux_001|src_payload~53_combout\);

-- Location: LCCOMB_X46_Y41_N8
\inst|rsp_xbar_mux_001|src_payload~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~54_combout\ = (\inst|rsp_xbar_mux_001|src_payload~52_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~53_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~52_combout\,
	datac => \inst|sdram_controller|za_data\(17),
	datad => \inst|rsp_xbar_mux_001|src_payload~53_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~54_combout\);

-- Location: FF_X45_Y42_N3
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[0]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: FF_X45_Y40_N25
\inst|led_out_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X45_Y42_N20
\inst|rsp_xbar_mux_001|src_data[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~6_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # ((\inst|led_out_s1_translator|av_readdata_pre\(0) & 
-- \inst|led_out_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|led_out_s1_translator|av_readdata_pre\(0) & (\inst|led_out_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|led_out_s1_translator|av_readdata_pre\(0),
	datac => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~6_combout\);

-- Location: FF_X45_Y42_N7
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[8]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X46_Y41_N6
\inst|rsp_xbar_mux_001|src_payload~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~61_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(8) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(8) & 
-- (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(8),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux_001|src_payload~61_combout\);

-- Location: FF_X57_Y39_N21
\inst|cpu|M_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_estatus_reg_pie_inst_nxt~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_estatus_reg_pie~q\);

-- Location: FF_X57_Y39_N31
\inst|cpu|M_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_bstatus_reg_pie~q\);

-- Location: FF_X57_Y41_N3
\inst|crc_custom|wrapper_wiring|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[31]~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(31));

-- Location: LCCOMB_X57_Y41_N16
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(31) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(31),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(31));

-- Location: LCCOMB_X50_Y39_N0
\inst|cpu|D_src2_imm[27]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_src2_imm[27]~28_combout\);

-- Location: FF_X60_Y43_N1
\inst|crc_custom|wrapper_wiring|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[30]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(30));

-- Location: LCCOMB_X52_Y44_N12
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(30) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(30),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(30));

-- Location: LCCOMB_X53_Y40_N18
\inst|cpu|E_alu_result[30]~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[30]~29_combout\,
	datab => \inst|cpu|E_compare_op\(0),
	datac => \inst|cpu|E_src2[30]~59_combout\,
	datad => \inst|cpu|E_compare_op\(1),
	combout => \inst|cpu|E_alu_result[30]~78_combout\);

-- Location: LCCOMB_X53_Y40_N20
\inst|cpu|E_alu_result[30]~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datab => \inst|cpu|E_alu_result[30]~78_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|Add8|auto_generated|result_int[31]~62_combout\,
	combout => \inst|cpu|E_alu_result[30]~79_combout\);

-- Location: LCCOMB_X47_Y40_N22
\inst|cpu|av_ld_byte3_data[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|M_ctrl_ld_signed~q\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|d_readdata_d1\(29),
	combout => \inst|cpu|av_ld_byte3_data[5]~6_combout\);

-- Location: LCCOMB_X47_Y41_N16
\inst|cpu|av_ld_byte3_data[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|M_iw\(4),
	datac => \inst|cpu|d_readdata_d1\(28),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte3_data[4]~7_combout\);

-- Location: FF_X55_Y44_N7
\inst|crc_custom|wrapper_wiring|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[28]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(28));

-- Location: LCCOMB_X53_Y40_N30
\inst|cpu|E_alu_result[28]~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_compare_op\(0),
	datac => \inst|cpu|E_src1[28]~31_combout\,
	datad => \inst|cpu|E_src2[28]~63_combout\,
	combout => \inst|cpu|E_alu_result[28]~82_combout\);

-- Location: LCCOMB_X52_Y43_N0
\inst|cpu|D_src2_imm[28]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(18),
	datab => \inst|cpu|D_src2_imm[15]~5_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst|cpu|D_src2_imm[28]~31_combout\);

-- Location: LCCOMB_X57_Y37_N18
\inst|cpu|D_ctrl_alu_signed_comparison~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LCCOMB_X57_Y37_N4
\inst|cpu|D_ctrl_alu_signed_comparison~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|D_ctrl_alu_subtract~12_combout\,
	datac => \inst|cpu|Equal4~4_combout\,
	datad => \inst|cpu|D_ctrl_alu_signed_comparison~0_combout\,
	combout => \inst|cpu|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: FF_X0_Y45_N24
\inst|sdram_controller|za_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[22]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(22));

-- Location: FF_X0_Y52_N24
\inst|sdram_controller|za_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[21]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(21));

-- Location: LCCOMB_X46_Y41_N4
\inst|rsp_xbar_mux_001|src_payload~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~68_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~68_combout\);

-- Location: FF_X46_Y41_N23
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|woverflow~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X46_Y41_N22
\inst|rsp_xbar_mux_001|src_payload~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~69_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(14))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(14),
	combout => \inst|rsp_xbar_mux_001|src_payload~69_combout\);

-- Location: LCCOMB_X46_Y41_N30
\inst|rsp_xbar_mux_001|src_payload~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~70_combout\ = (\inst|rsp_xbar_mux_001|src_payload~69_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~68_combout\) # ((\inst|sdram_controller|za_data\(14) & \inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~69_combout\,
	datab => \inst|sdram_controller|za_data\(14),
	datac => \inst|rsp_xbar_mux_001|src_payload~68_combout\,
	datad => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~70_combout\);

-- Location: FF_X47_Y40_N13
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X47_Y40_N30
\inst|rsp_xbar_mux_001|src_payload~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~73_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(13)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & (((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(13),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13),
	combout => \inst|rsp_xbar_mux_001|src_payload~73_combout\);

-- Location: FF_X0_Y32_N17
\inst|sdram_controller|za_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[29]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(29));

-- Location: LCCOMB_X47_Y40_N0
\inst|rsp_xbar_mux_001|src_payload~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~75_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(29) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|sdram_controller|za_data\(29))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(29) & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|sdram_controller|za_data\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(29),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(29),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~75_combout\);

-- Location: FF_X45_Y38_N13
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[6]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: FF_X45_Y41_N25
\inst|led_out_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X45_Y38_N6
\inst|rsp_xbar_mux_001|src_payload~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~76_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # ((\inst|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|led_out_s1_translator|av_readdata_pre\(6))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & (\inst|led_out_s1_translator|read_latency_shift_reg\(0) & ((\inst|led_out_s1_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6),
	datab => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|led_out_s1_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~76_combout\);

-- Location: FF_X45_Y41_N19
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata[5]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: FF_X45_Y41_N13
\inst|led_out_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|readdata\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X45_Y41_N22
\inst|rsp_xbar_mux_001|src_payload~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~79_combout\ = (\inst|led_out_s1_translator|av_readdata_pre\(5) & ((\inst|led_out_s1_translator|read_latency_shift_reg\(0)) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\inst|led_out_s1_translator|av_readdata_pre\(5) & (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator|av_readdata_pre\(5),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~79_combout\);

-- Location: LCCOMB_X45_Y41_N8
\inst|rsp_xbar_mux_001|src_payload~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~80_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(5)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(5) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(5) & \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(5),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(5),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~80_combout\);

-- Location: LCCOMB_X45_Y41_N30
\inst|rsp_xbar_mux_001|src_payload~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~81_combout\ = (\inst|rsp_xbar_mux_001|src_payload~79_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~80_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~79_combout\,
	datab => \inst|rsp_xbar_demux|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~80_combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux_001|src_payload~81_combout\);

-- Location: FF_X56_Y35_N3
\inst|irq_synchronizer|sync|sync[0].u|dreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|irq_synchronizer|sync|sync[0].u|dreg\(1));

-- Location: LCCOMB_X56_Y35_N24
\inst|cpu|M_ipending_reg_irq16_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datab => \inst|cpu|M_ienable_reg_irq16~q\,
	datad => \inst|irq_synchronizer|sync|sync[0].u|dreg\(1),
	combout => \inst|cpu|M_ipending_reg_irq16_nxt~0_combout\);

-- Location: FF_X57_Y37_N31
\inst|cpu|E_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Equal107~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X52_Y43_N6
\inst|cpu|D_ctrl_flush_pipe_always~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(13),
	combout => \inst|cpu|D_ctrl_flush_pipe_always~11_combout\);

-- Location: LCCOMB_X52_Y43_N8
\inst|cpu|D_ctrl_flush_pipe_always~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(11),
	datad => \inst|cpu|D_ctrl_flush_pipe_always~11_combout\,
	combout => \inst|cpu|D_ctrl_flush_pipe_always~12_combout\);

-- Location: LCCOMB_X52_Y43_N18
\inst|cpu|D_ctrl_flush_pipe_always~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_ctrl_flush_pipe_always~13_combout\);

-- Location: LCCOMB_X52_Y43_N12
\inst|cpu|D_ctrl_flush_pipe_always~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|D_ctrl_flush_pipe_always~13_combout\,
	datac => \inst|cpu|D_iw\(13),
	datad => \inst|cpu|D_iw\(16),
	combout => \inst|cpu|D_ctrl_flush_pipe_always~14_combout\);

-- Location: LCCOMB_X52_Y43_N14
\inst|cpu|D_ctrl_flush_pipe_always~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_ctrl_flush_pipe_always~12_combout\,
	datad => \inst|cpu|D_ctrl_flush_pipe_always~14_combout\,
	combout => \inst|cpu|D_ctrl_flush_pipe_always~15_combout\);

-- Location: LCCOMB_X53_Y38_N10
\inst|cpu|D_ctrl_flush_pipe_always~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~12_combout\,
	datab => \inst|cpu|D_ctrl_flush_pipe_always~17_combout\,
	datac => \inst|cpu|D_ctrl_exception~3_combout\,
	datad => \inst|cpu|D_ctrl_flush_pipe_always~15_combout\,
	combout => \inst|cpu|D_ctrl_flush_pipe_always~16_combout\);

-- Location: LCCOMB_X49_Y48_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|probepresent~0_combout\);

-- Location: LCCOMB_X48_Y37_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\);

-- Location: LCCOMB_X35_Y38_N4
\inst|sdram_controller|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector18~1_combout\ = (\inst|sdram_controller|i_next.111~q\ & ((\inst|sdram_controller|i_state.101~q\) # ((\inst|sdram_controller|i_state.011~q\) # (!\inst|sdram_controller|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.101~q\,
	datab => \inst|sdram_controller|i_state.011~q\,
	datac => \inst|sdram_controller|i_next.111~q\,
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector18~1_combout\);

-- Location: LCCOMB_X35_Y38_N10
\inst|sdram_controller|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector18~2_combout\ = (\inst|sdram_controller|Selector18~1_combout\) # ((\inst|sdram_controller|i_state.010~q\ & \inst|sdram_controller|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datac => \inst|sdram_controller|Selector18~1_combout\,
	datad => \inst|sdram_controller|Selector18~0_combout\,
	combout => \inst|sdram_controller|Selector18~2_combout\);

-- Location: FF_X49_Y46_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4));

-- Location: FF_X48_Y46_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCCOMB_X48_Y37_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~1_combout\);

-- Location: LCCOMB_X47_Y44_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: FF_X47_Y48_N3
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X47_Y48_N20
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(3),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(0),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: LCCOMB_X47_Y48_N26
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X46_Y46_N1
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X46_Y46_N11
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: FF_X46_Y46_N5
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X46_Y46_N4
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~q\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read_req~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X46_Y47_N20
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|r_val~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X47_Y36_N6
\inst|cpu|ic_fill_ap_cnt_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datab => \inst|cpu|i_read~q\,
	datac => \inst|cpu|ic_fill_ap_cnt\(1),
	datad => \inst|cpu|ic_fill_ap_cnt\(0),
	combout => \inst|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X49_Y38_N17
\inst|cpu|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_clr_valid_bits~q\);

-- Location: LCCOMB_X49_Y38_N26
\inst|cpu|ic_tag_wren\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|i_readdatavalid_d1~q\,
	datad => \inst|cpu|ic_tag_clr_valid_bits~q\,
	combout => \inst|cpu|ic_tag_wren~combout\);

-- Location: FF_X56_Y37_N13
\inst|cpu|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[3]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(3));

-- Location: FF_X50_Y37_N11
\inst|cpu|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[7]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(7));

-- Location: FF_X53_Y39_N7
\inst|cpu|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[8]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X53_Y39_N30
\inst|cpu|F_ic_tag_rd_addr_nxt[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(8),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(8),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\);

-- Location: FF_X54_Y35_N31
\inst|cpu|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[9]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(9));

-- Location: FF_X55_Y36_N29
\inst|cpu|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[11]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(11));

-- Location: LCCOMB_X55_Y36_N26
\inst|cpu|F_pc_nxt[11]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(11),
	datad => \inst|cpu|M_pipe_flush_waddr\(11),
	combout => \inst|cpu|F_pc_nxt[11]~2_combout\);

-- Location: FF_X55_Y36_N23
\inst|cpu|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[12]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(12));

-- Location: FF_X50_Y37_N13
\inst|cpu|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[13]~32_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(13));

-- Location: LCCOMB_X53_Y38_N12
\inst|cpu|F_pc_nxt[14]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[14]~28_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(14),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[14]~8_combout\);

-- Location: FF_X53_Y38_N31
\inst|cpu|M_pipe_flush_waddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[15]~38_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(15));

-- Location: FF_X53_Y39_N13
\inst|cpu|M_pipe_flush_waddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[17]~44_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(17));

-- Location: FF_X50_Y35_N7
\inst|cpu|M_pipe_flush_waddr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[19]~50_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(19));

-- Location: FF_X52_Y35_N13
\inst|cpu|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[1]~71_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(1));

-- Location: FF_X54_Y39_N17
\inst|cpu|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[2]~74_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(2));

-- Location: LCCOMB_X55_Y38_N8
\inst|cpu|E_ctrl_invalidate_i~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(14),
	datab => \inst|cpu|E_iw\(15),
	datac => \inst|cpu|E_iw\(12),
	combout => \inst|cpu|E_ctrl_invalidate_i~0_combout\);

-- Location: FF_X40_Y37_N3
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][102]~q\);

-- Location: LCCOMB_X39_Y38_N24
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- (((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][102]~q\)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][102]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X50_Y46_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21));

-- Location: FF_X48_Y48_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X36_Y38_N30
\inst|sdram_controller|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector6~0_combout\ = (\inst|sdram_controller|i_state.010~q\ & (!\inst|sdram_controller|i_refs\(0))) # (!\inst|sdram_controller|i_state.010~q\ & (\inst|sdram_controller|i_refs\(0) & \inst|sdram_controller|i_state.000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datac => \inst|sdram_controller|i_refs\(0),
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector6~0_combout\);

-- Location: LCCOMB_X36_Y38_N14
\inst|sdram_controller|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector4~0_combout\ = (\inst|sdram_controller|i_state.010~q\ & (\inst|sdram_controller|i_refs\(2) $ (((\inst|sdram_controller|i_refs\(0) & \inst|sdram_controller|i_refs\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_refs\(0),
	datab => \inst|sdram_controller|i_refs\(2),
	datac => \inst|sdram_controller|i_state.010~q\,
	datad => \inst|sdram_controller|i_refs\(1),
	combout => \inst|sdram_controller|Selector4~0_combout\);

-- Location: LCCOMB_X36_Y38_N0
\inst|sdram_controller|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector4~1_combout\ = (\inst|sdram_controller|Selector4~0_combout\) # ((!\inst|sdram_controller|i_state.010~q\ & (\inst|sdram_controller|i_refs\(2) & \inst|sdram_controller|i_state.000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datab => \inst|sdram_controller|Selector4~0_combout\,
	datac => \inst|sdram_controller|i_refs\(2),
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector4~1_combout\);

-- Location: LCCOMB_X36_Y38_N10
\inst|sdram_controller|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector5~0_combout\ = (\inst|sdram_controller|i_state.010~q\ & (\inst|sdram_controller|i_refs\(0) $ ((\inst|sdram_controller|i_refs\(1))))) # (!\inst|sdram_controller|i_state.010~q\ & (((\inst|sdram_controller|i_refs\(1) & 
-- \inst|sdram_controller|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datab => \inst|sdram_controller|i_refs\(0),
	datac => \inst|sdram_controller|i_refs\(1),
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector5~0_combout\);

-- Location: LCCOMB_X41_Y36_N10
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\ = (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1)) # ((\inst|pll_pll_slave_translator|read_latency_shift_reg\(0) & \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]~1_combout\);

-- Location: FF_X45_Y42_N13
\inst|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|ien_AF~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ien_AF~q\);

-- Location: FF_X47_Y44_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X56_Y39_N8
\inst|cpu|E_wrctl_status\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(8),
	datab => \inst|cpu|E_iw\(7),
	datac => \inst|cpu|E_iw\(6),
	datad => \inst|cpu|E_ctrl_wrctl_inst~q\,
	combout => \inst|cpu|E_wrctl_status~combout\);

-- Location: LCCOMB_X55_Y38_N0
\inst|cpu|M_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(16),
	datab => \inst|cpu|E_iw\(15),
	datac => \inst|cpu|E_op_eret~0_combout\,
	datad => \inst|cpu|E_iw\(13),
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X57_Y39_N4
\inst|cpu|M_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_bstatus_reg_pie~q\,
	datac => \inst|cpu|E_iw\(14),
	datad => \inst|cpu|M_estatus_reg_pie~q\,
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X57_Y39_N26
\inst|cpu|M_status_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_wrctl_status~combout\,
	datab => \inst|cpu|M_status_reg_pie_inst_nxt~2_combout\,
	datac => \inst|cpu|M_status_reg_pie_inst_nxt~3_combout\,
	datad => \inst|cpu|M_status_reg_pie~q\,
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X58_Y41_N22
\inst|crc_custom|wrapper_wiring|crc_value~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~0_combout\ = (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(16) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~0_combout\);

-- Location: LCCOMB_X58_Y42_N20
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0) = \inst|cpu|M_ci_multi_src1\(9) $ (\inst|crc_custom|wrapper_wiring|crc_value\(22) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(9),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0));

-- Location: LCCOMB_X58_Y40_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(8) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(8));

-- Location: FF_X48_Y40_N21
\inst|cpu|M_ci_multi_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[29]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(29));

-- Location: LCCOMB_X59_Y42_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~1_combout\ = \inst|cpu|M_ci_multi_src1\(18) $ (\inst|crc_custom|wrapper_wiring|crc_value\(16) $ (\inst|cpu|M_ci_multi_src1\(15) $ (\inst|crc_custom|wrapper_wiring|crc_value\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(18),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	datac => \inst|cpu|M_ci_multi_src1\(15),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(13),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~1_combout\);

-- Location: LCCOMB_X59_Y42_N24
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\ = \inst|cpu|M_ci_multi_src1\(15) $ (\inst|crc_custom|wrapper_wiring|crc_value\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(15),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\);

-- Location: FF_X52_Y41_N9
\inst|cpu|M_ci_multi_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[30]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(30));

-- Location: LCCOMB_X57_Y41_N30
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~8_combout\ = \inst|cpu|M_ci_multi_src1\(30) $ (\inst|cpu|M_ci_multi_src1\(21) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(30),
	datab => \inst|cpu|M_ci_multi_src1\(21),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(10),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~8_combout\);

-- Location: LCCOMB_X59_Y41_N18
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0) = \inst|cpu|M_ci_multi_src1\(18) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_ci_multi_src1\(18),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0));

-- Location: LCCOMB_X58_Y42_N10
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~1_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~1_combout\);

-- Location: LCCOMB_X59_Y41_N4
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]~10_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]~10_combout\);

-- Location: LCCOMB_X58_Y41_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(23) = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]~10_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(8) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[23]~10_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(8),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(23));

-- Location: LCCOMB_X58_Y41_N20
\inst|crc_custom|wrapper_wiring|crc_value~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~1_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~0_combout\) # ((\inst|cpu|M_iw\(7) & \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~0_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(23),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~1_combout\);

-- Location: LCCOMB_X57_Y42_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(23) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|cpu|M_ci_multi_src1\(8) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(8),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\);

-- Location: LCCOMB_X45_Y42_N4
\inst|jtag_uart|av_readdata[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[7]~1_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	combout => \inst|jtag_uart|av_readdata[7]~1_combout\);

-- Location: LCCOMB_X45_Y40_N0
\inst|led_out|readdata[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(7) = (!\inst|cpu|M_alu_result\(3) & (!\inst|cpu|M_alu_result\(2) & \inst|led_out|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(3),
	datac => \inst|cpu|M_alu_result\(2),
	datad => \inst|led_out|data_out\(7),
	combout => \inst|led_out|readdata\(7));

-- Location: LCCOMB_X47_Y38_N22
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(7),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[7]~0_combout\);

-- Location: LCCOMB_X60_Y41_N26
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_4|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_4|stage_output\(0) = \inst|cpu|M_ci_multi_src1\(20) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_ci_multi_src1\(20),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_4|stage_output\(0));

-- Location: LCCOMB_X58_Y43_N0
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\ $ (\inst|cpu|M_ci_multi_src1\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(16),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0));

-- Location: LCCOMB_X60_Y41_N22
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~1_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(5) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\ $ (\inst|cpu|M_ci_multi_src1\(26) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(5),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(26),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~1_combout\);

-- Location: LCCOMB_X45_Y38_N26
\inst|jtag_uart|av_readdata[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[4]~2_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	datad => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[4]~2_combout\);

-- Location: LCCOMB_X45_Y40_N10
\inst|led_out|readdata[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(4) = (!\inst|cpu|M_alu_result\(3) & (!\inst|cpu|M_alu_result\(2) & \inst|led_out|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(3),
	datac => \inst|cpu|M_alu_result\(2),
	datad => \inst|led_out|data_out\(4),
	combout => \inst|led_out|readdata\(4));

-- Location: LCCOMB_X45_Y41_N0
\inst|jtag_uart|av_readdata[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[3]~3_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	datad => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[3]~3_combout\);

-- Location: LCCOMB_X45_Y41_N2
\inst|led_out|readdata[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(3) = (!\inst|cpu|M_alu_result\(2) & (\inst|led_out|data_out\(3) & !\inst|cpu|M_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(2),
	datab => \inst|led_out|data_out\(3),
	datac => \inst|cpu|M_alu_result\(3),
	combout => \inst|led_out|readdata\(3));

-- Location: LCCOMB_X47_Y43_N28
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[11]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(11),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[11]~9_combout\);

-- Location: LCCOMB_X61_Y43_N6
\inst|crc_custom|wrapper_wiring|crc_value~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~6_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(12),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~6_combout\);

-- Location: FF_X55_Y42_N1
\inst|cpu|M_ci_multi_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[25]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(25));

-- Location: LCCOMB_X55_Y42_N30
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\ = \inst|cpu|M_ci_multi_src1\(25) $ (\inst|crc_custom|wrapper_wiring|crc_value\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(25),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(6),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\);

-- Location: LCCOMB_X58_Y40_N6
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\);

-- Location: FF_X55_Y41_N31
\inst|cpu|M_ci_multi_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[28]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(28));

-- Location: FF_X59_Y43_N15
\inst|crc_custom|wrapper_wiring|crc_value[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~86_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(3));

-- Location: LCCOMB_X59_Y42_N2
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~2_combout\ = \inst|cpu|M_ci_multi_src1\(0) $ (\inst|cpu|M_ci_multi_src1\(28) $ (\inst|crc_custom|wrapper_wiring|crc_value\(31) $ (\inst|crc_custom|wrapper_wiring|crc_value\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(0),
	datab => \inst|cpu|M_ci_multi_src1\(28),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(3),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~2_combout\);

-- Location: LCCOMB_X45_Y42_N16
\inst|jtag_uart|av_readdata[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[2]~4_combout\ = (\inst|jtag_uart|read_0~q\ & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	combout => \inst|jtag_uart|av_readdata[2]~4_combout\);

-- Location: LCCOMB_X45_Y40_N12
\inst|led_out|readdata[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(2) = (!\inst|cpu|M_alu_result\(3) & (\inst|led_out|data_out\(2) & !\inst|cpu|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(3),
	datab => \inst|led_out|data_out\(2),
	datac => \inst|cpu|M_alu_result\(2),
	combout => \inst|led_out|readdata\(2));

-- Location: FF_X49_Y47_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: FF_X45_Y46_N11
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: FF_X46_Y42_N27
\inst|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|ac~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ac~q\);

-- Location: LCCOMB_X45_Y42_N28
\inst|jtag_uart|av_readdata[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[1]~5_combout\ = (\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1))) # (!\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|ien_AE~q\,
	combout => \inst|jtag_uart|av_readdata[1]~5_combout\);

-- Location: LCCOMB_X45_Y40_N22
\inst|led_out|readdata[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(1) = (!\inst|cpu|M_alu_result\(3) & (!\inst|cpu|M_alu_result\(2) & \inst|led_out|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(3),
	datac => \inst|cpu|M_alu_result\(2),
	datad => \inst|led_out|data_out\(1),
	combout => \inst|led_out|readdata\(1));

-- Location: LCCOMB_X47_Y44_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: FF_X41_Y36_N17
\inst|crosser_001|clock_xer|in_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser_001|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|in_data_buffer\(1));

-- Location: LCCOMB_X59_Y40_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~4_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~4_combout\);

-- Location: LCCOMB_X61_Y42_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~3_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(30) $ (\inst|cpu|M_ci_multi_src1\(26) $ (\inst|cpu|M_ci_multi_src1\(1) $ (\inst|crc_custom|wrapper_wiring|crc_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	datab => \inst|cpu|M_ci_multi_src1\(26),
	datac => \inst|cpu|M_ci_multi_src1\(1),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(5),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~3_combout\);

-- Location: LCCOMB_X58_Y42_N28
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\);

-- Location: LCCOMB_X58_Y42_N22
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~4_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(23) $ (\inst|cpu|M_ci_multi_src1\(8) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datac => \inst|cpu|M_ci_multi_src1\(8),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~4_combout\);

-- Location: LCCOMB_X61_Y42_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~5_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~5_combout\);

-- Location: LCCOMB_X60_Y44_N22
\inst|crc_custom|wrapper_wiring|crc_value~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~14_combout\ = (\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~5_combout\)))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ ((\inst|crc_custom|wrapper_wiring|crc_value\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[26]~5_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~14_combout\);

-- Location: LCCOMB_X45_Y42_N2
\inst|jtag_uart|av_readdata[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[0]~6_combout\ = (\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0))) # (!\inst|jtag_uart|read_0~q\ & ((\inst|jtag_uart|ien_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	datac => \inst|jtag_uart|read_0~q\,
	datad => \inst|jtag_uart|ien_AF~q\,
	combout => \inst|jtag_uart|av_readdata[0]~6_combout\);

-- Location: LCCOMB_X45_Y40_N24
\inst|led_out|readdata[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(0) = (!\inst|cpu|M_alu_result\(3) & (\inst|led_out|data_out\(0) & !\inst|cpu|M_alu_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(3),
	datab => \inst|led_out|data_out\(0),
	datac => \inst|cpu|M_alu_result\(2),
	combout => \inst|led_out|readdata\(0));

-- Location: LCCOMB_X47_Y44_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X56_Y39_N2
\inst|cpu|M_estatus_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(8),
	datab => \inst|cpu|E_iw\(6),
	datac => \inst|cpu|E_iw\(7),
	datad => \inst|cpu|E_ctrl_wrctl_inst~q\,
	combout => \inst|cpu|M_estatus_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X57_Y39_N22
\inst|cpu|M_estatus_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_estatus_reg_pie_inst_nxt~2_combout\,
	datab => \inst|cpu|M_estatus_reg_pie~q\,
	datac => \inst|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datad => \inst|cpu|M_estatus_reg_pie_inst_nxt~5_combout\,
	combout => \inst|cpu|M_estatus_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X57_Y39_N20
\inst|cpu|M_estatus_reg_pie_inst_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_crst~q\,
	datac => \inst|cpu|M_estatus_reg_pie_inst_nxt~3_combout\,
	datad => \inst|cpu|M_status_reg_pie~q\,
	combout => \inst|cpu|M_estatus_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X56_Y39_N22
\inst|cpu|E_wrctl_bstatus\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_wrctl_inst~q\,
	datab => \inst|cpu|E_iw\(6),
	datac => \inst|cpu|E_iw\(8),
	datad => \inst|cpu|E_iw\(7),
	combout => \inst|cpu|E_wrctl_bstatus~combout\);

-- Location: LCCOMB_X57_Y39_N16
\inst|cpu|M_bstatus_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_bstatus_reg_pie~q\,
	datab => \inst|cpu|E_wrctl_bstatus~combout\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|M_status_reg_pie~q\,
	combout => \inst|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X57_Y39_N30
\inst|cpu|M_bstatus_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_wrctl_bstatus~combout\,
	datab => \inst|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	combout => \inst|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X57_Y41_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~12_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(18) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26) $ (\inst|cpu|M_ci_multi_src1\(13) $ (\inst|cpu|M_ci_multi_src1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(18),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	datac => \inst|cpu|M_ci_multi_src1\(13),
	datad => \inst|cpu|M_ci_multi_src1\(5),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~12_combout\);

-- Location: LCCOMB_X60_Y42_N30
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\);

-- Location: LCCOMB_X59_Y40_N16
\inst|crc_custom|wrapper_wiring|crc_value~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~16_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~16_combout\);

-- Location: LCCOMB_X61_Y43_N22
\inst|crc_custom|wrapper_wiring|crc_value~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~17_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~16_combout\) # ((!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value~16_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~17_combout\);

-- Location: LCCOMB_X59_Y43_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~20_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~20_combout\);

-- Location: LCCOMB_X59_Y41_N26
\inst|crc_custom|wrapper_wiring|crc_value~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~28_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~28_combout\);

-- Location: LCCOMB_X57_Y43_N20
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~14_combout\ = \inst|cpu|M_ci_multi_src1\(5) $ (\inst|cpu|M_ci_multi_src1\(3) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26) $ (\inst|crc_custom|wrapper_wiring|crc_value\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(5),
	datab => \inst|cpu|M_ci_multi_src1\(3),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(28),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~14_combout\);

-- Location: LCCOMB_X59_Y41_N20
\inst|crc_custom|wrapper_wiring|crc_value~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~29_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~28_combout\) # ((!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~14_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~28_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~14_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~29_combout\);

-- Location: LCCOMB_X57_Y41_N12
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~15_combout\ = \inst|cpu|M_ci_multi_src1\(5) $ (\inst|crc_custom|wrapper_wiring|crc_value\(20) $ (\inst|cpu|M_ci_multi_src1\(11) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(5),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	datac => \inst|cpu|M_ci_multi_src1\(11),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~15_combout\);

-- Location: LCCOMB_X59_Y40_N20
\inst|crc_custom|wrapper_wiring|crc_value~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~34_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~34_combout\);

-- Location: LCCOMB_X60_Y43_N16
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[11]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[11]~13_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(3) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(3),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[11]~13_combout\);

-- Location: LCCOMB_X59_Y40_N6
\inst|crc_custom|wrapper_wiring|crc_value~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~35_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~34_combout\) # ((!\inst|cpu|M_iw\(7) & \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[11]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|crc_value~34_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[11]~13_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~35_combout\);

-- Location: LCCOMB_X60_Y43_N28
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[12]~22_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[12]~22_combout\);

-- Location: LCCOMB_X60_Y43_N6
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~14_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~14_combout\);

-- Location: LCCOMB_X60_Y43_N8
\inst|crc_custom|wrapper_wiring|crc_value~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~37_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[12]~22_combout\)) # (!\inst|cpu|M_iw\(7) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[12]~22_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~14_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~37_combout\);

-- Location: LCCOMB_X60_Y42_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\);

-- Location: LCCOMB_X60_Y42_N6
\inst|crc_custom|wrapper_wiring|crc_value~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~40_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~40_combout\);

-- Location: LCCOMB_X59_Y42_N28
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~2_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(6) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~2_combout\);

-- Location: LCCOMB_X59_Y40_N24
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~11_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~15_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~14_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~11_combout\);

-- Location: LCCOMB_X59_Y40_N26
\inst|crc_custom|wrapper_wiring|crc_value~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~43_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\ $ (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~11_combout\))))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~2_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~11_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~43_combout\);

-- Location: LCCOMB_X59_Y43_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[12]~5_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[12]~5_combout\);

-- Location: LCCOMB_X57_Y41_N10
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~17_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~7_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~17_combout\);

-- Location: LCCOMB_X59_Y43_N8
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~24_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~24_combout\);

-- Location: LCCOMB_X60_Y42_N18
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~25_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~24_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~24_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~25_combout\);

-- Location: LCCOMB_X60_Y42_N28
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~26_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~25_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~25_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~23_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~26_combout\);

-- Location: FF_X46_Y45_N29
\inst|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|woverflow~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|woverflow~q\);

-- Location: LCCOMB_X57_Y42_N10
\inst|crc_custom|wrapper_wiring|crc_value~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~54_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~19_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~19_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~54_combout\);

-- Location: LCCOMB_X60_Y43_N4
\inst|crc_custom|wrapper_wiring|crc_value~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~58_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value\(3) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(3),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\,
	datad => \inst|cpu|M_iw\(6),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~58_combout\);

-- Location: LCCOMB_X60_Y43_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~3_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~3_combout\);

-- Location: LCCOMB_X58_Y44_N10
\inst|crc_custom|wrapper_wiring|crc_value~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~64_combout\ = (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|crc_value\(29) $ (\inst|cpu|M_ci_multi_src1\(2) $ (\inst|crc_custom|wrapper_wiring|crc_value\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	datac => \inst|cpu|M_ci_multi_src1\(2),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(13),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~64_combout\);

-- Location: LCCOMB_X60_Y41_N2
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~7_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_4|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_4|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~7_combout\);

-- Location: LCCOMB_X59_Y44_N10
\inst|crc_custom|wrapper_wiring|crc_value~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~65_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~64_combout\) # ((\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(5) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~64_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(5),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~7_combout\,
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~65_combout\);

-- Location: LCCOMB_X59_Y42_N0
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~18_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(6) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~18_combout\);

-- Location: LCCOMB_X59_Y42_N10
\inst|crc_custom|wrapper_wiring|crc_value~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~67_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~18_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~67_combout\);

-- Location: LCCOMB_X58_Y40_N16
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~27_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~27_combout\);

-- Location: LCCOMB_X58_Y41_N30
\inst|crc_custom|wrapper_wiring|crc_value~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~71_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~27_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~27_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~71_combout\);

-- Location: LCCOMB_X58_Y43_N24
\inst|crc_custom|wrapper_wiring|crc_value~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~72_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~71_combout\) # ((!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~71_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~72_combout\);

-- Location: LCCOMB_X59_Y41_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0) $ 
-- (\inst|cpu|M_ci_multi_src1\(17) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0),
	datac => \inst|cpu|M_ci_multi_src1\(17),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\);

-- Location: LCCOMB_X59_Y41_N30
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[23]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[23]~13_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_2|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(8),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[23]~13_combout\);

-- Location: LCCOMB_X59_Y41_N0
\inst|crc_custom|wrapper_wiring|crc_value~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~75_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[23]~13_combout\ $ (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\))))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[23]~13_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\(23),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~75_combout\);

-- Location: LCCOMB_X45_Y38_N12
\inst|jtag_uart|av_readdata[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[6]~7_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	datad => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[6]~7_combout\);

-- Location: LCCOMB_X45_Y41_N24
\inst|led_out|readdata[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(6) = (!\inst|cpu|M_alu_result\(2) & (!\inst|cpu|M_alu_result\(3) & \inst|led_out|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(2),
	datac => \inst|cpu|M_alu_result\(3),
	datad => \inst|led_out|data_out\(6),
	combout => \inst|led_out|readdata\(6));

-- Location: LCCOMB_X45_Y41_N18
\inst|jtag_uart|av_readdata[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[5]~8_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) & \inst|jtag_uart|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	datad => \inst|jtag_uart|read_0~q\,
	combout => \inst|jtag_uart|av_readdata[5]~8_combout\);

-- Location: LCCOMB_X45_Y41_N12
\inst|led_out|readdata[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|readdata\(5) = (!\inst|cpu|M_alu_result\(2) & (!\inst|cpu|M_alu_result\(3) & \inst|led_out|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(2),
	datac => \inst|cpu|M_alu_result\(3),
	datad => \inst|led_out|data_out\(5),
	combout => \inst|led_out|readdata\(5));

-- Location: LCCOMB_X59_Y41_N2
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~29_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~28_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~29_combout\);

-- Location: LCCOMB_X59_Y41_N28
\inst|crc_custom|wrapper_wiring|crc_value~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~77_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~29_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[26]~29_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(10),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~77_combout\);

-- Location: LCCOMB_X59_Y41_N14
\inst|crc_custom|wrapper_wiring|crc_value~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~78_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~77_combout\) # ((!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|crc_value\(18) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(18),
	datab => \inst|crc_custom|wrapper_wiring|crc_value~77_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\,
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~78_combout\);

-- Location: FF_X56_Y35_N13
\inst|irq_synchronizer|sync|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|irq_synchronizer|sync|sync[0].u|dreg\(0));

-- Location: LCCOMB_X57_Y37_N30
\inst|cpu|Equal107~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|D_ctrl_crst~0_combout\,
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|Equal107~0_combout\,
	combout => \inst|cpu|Equal107~3_combout\);

-- Location: FF_X50_Y44_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X50_Y44_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(20),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: FF_X50_Y46_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X49_Y46_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(3),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X49_Y46_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~30_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~31_combout\);

-- Location: LCCOMB_X45_Y46_N20
\inst|jtag_uart|rvalid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|rvalid~0_combout\ = (\inst|jtag_uart|fifo_rd~1_combout\ & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_rd~1_combout\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|rvalid~0_combout\);

-- Location: FF_X47_Y48_N15
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X47_Y48_N0
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(4),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(1),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X47_Y48_N2
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X46_Y46_N9
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: FF_X52_Y48_N7
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: FF_X52_Y48_N9
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: FF_X52_Y48_N11
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: FF_X52_Y48_N13
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: FF_X52_Y48_N15
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: FF_X52_Y48_N17
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: FF_X52_Y48_N19
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: FF_X52_Y48_N21
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: FF_X52_Y48_N23
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: FF_X52_Y48_N25
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: FF_X52_Y48_N27
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: FF_X52_Y48_N29
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y42_N0
\inst|cpu|E_st_data[30]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_src2_prelim\(14),
	datac => \inst|cpu|E_iw\(3),
	datad => \inst|cpu|E_src2_prelim\(6),
	combout => \inst|cpu|E_st_data[30]~19_combout\);

-- Location: LCCOMB_X50_Y42_N18
\inst|cpu|E_st_data[30]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_st_data[30]~19_combout\,
	datac => \inst|cpu|E_st_data[30]~41_combout\,
	datad => \inst|cpu|E_iw\(4),
	combout => \inst|cpu|E_st_data[30]~20_combout\);

-- Location: LCCOMB_X54_Y44_N16
\inst|cpu|E_st_data[28]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(3),
	datab => \inst|cpu|E_src2_prelim\(4),
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_src2_prelim\(12),
	combout => \inst|cpu|E_st_data[28]~25_combout\);

-- Location: LCCOMB_X54_Y44_N10
\inst|cpu|E_st_data[28]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[28]~43_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_st_data[28]~25_combout\,
	combout => \inst|cpu|E_st_data[28]~26_combout\);

-- Location: LCCOMB_X55_Y43_N0
\inst|cpu|E_st_data[26]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(10),
	datab => \inst|cpu|E_src2_prelim\(2),
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|E_st_data[26]~31_combout\);

-- Location: LCCOMB_X55_Y43_N10
\inst|cpu|E_st_data[26]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[26]~45_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_st_data[26]~31_combout\,
	combout => \inst|cpu|E_st_data[26]~32_combout\);

-- Location: LCCOMB_X47_Y42_N0
\inst|cpu|E_st_data[25]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_iw\(3),
	datac => \inst|cpu|E_src2_prelim\(1),
	datad => \inst|cpu|E_src2_prelim\(9),
	combout => \inst|cpu|E_st_data[25]~34_combout\);

-- Location: LCCOMB_X47_Y42_N18
\inst|cpu|E_st_data[25]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[25]~46_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_st_data[25]~34_combout\,
	combout => \inst|cpu|E_st_data[25]~35_combout\);

-- Location: FF_X56_Y38_N21
\inst|cpu|E_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_jmp_direct~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X55_Y39_N2
\inst|cpu|M_pipe_flush_waddr_nxt[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(3),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[3]~3_combout\);

-- Location: LCCOMB_X56_Y37_N8
\inst|cpu|M_pipe_flush_waddr_nxt[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|E_iw\(9),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[3]~3_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[3]~4_combout\);

-- Location: FF_X56_Y37_N11
\inst|cpu|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(3));

-- Location: LCCOMB_X56_Y37_N12
\inst|cpu|M_pipe_flush_waddr_nxt[3]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[3]~4_combout\,
	datab => \inst|cpu|E_src1[5]~27_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|E_pc\(3),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[3]~5_combout\);

-- Location: FF_X55_Y37_N11
\inst|cpu|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[4]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(4));

-- Location: FF_X55_Y37_N7
\inst|cpu|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(5));

-- Location: LCCOMB_X55_Y39_N24
\inst|cpu|M_pipe_flush_waddr_nxt[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(6),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[6]~12_combout\);

-- Location: LCCOMB_X54_Y39_N6
\inst|cpu|M_pipe_flush_waddr_nxt[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|E_src1[8]~24_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[6]~12_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[6]~13_combout\);

-- Location: LCCOMB_X50_Y37_N14
\inst|cpu|M_pipe_flush_waddr_nxt[7]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_break~q\,
	datab => \inst|cpu|E_extra_pc\(7),
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_ctrl_exception~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[7]~15_combout\);

-- Location: LCCOMB_X50_Y37_N0
\inst|cpu|M_pipe_flush_waddr_nxt[7]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[7]~15_combout\,
	datac => \inst|cpu|E_iw\(13),
	datad => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[7]~16_combout\);

-- Location: FF_X50_Y37_N27
\inst|cpu|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(7));

-- Location: LCCOMB_X50_Y37_N10
\inst|cpu|M_pipe_flush_waddr_nxt[7]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(7),
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|E_src1[9]~23_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[7]~16_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[7]~17_combout\);

-- Location: LCCOMB_X57_Y39_N10
\inst|cpu|M_pipe_flush_waddr_nxt[8]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(8),
	datab => \inst|cpu|E_ctrl_exception~q\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_ctrl_crst~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[8]~18_combout\);

-- Location: LCCOMB_X53_Y39_N28
\inst|cpu|M_pipe_flush_waddr_nxt[8]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|E_src1[10]~22_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[8]~18_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[8]~19_combout\);

-- Location: FF_X53_Y39_N17
\inst|cpu|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[8]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(8));

-- Location: LCCOMB_X53_Y39_N6
\inst|cpu|M_pipe_flush_waddr_nxt[8]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(8),
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[8]~19_combout\,
	datac => \inst|cpu|E_iw\(14),
	datad => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[8]~20_combout\);

-- Location: LCCOMB_X55_Y39_N18
\inst|cpu|M_pipe_flush_waddr_nxt[9]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(9),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[9]~21_combout\);

-- Location: LCCOMB_X54_Y35_N28
\inst|cpu|M_pipe_flush_waddr_nxt[9]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(15),
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[9]~21_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[9]~22_combout\);

-- Location: FF_X54_Y35_N3
\inst|cpu|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[9]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(9));

-- Location: LCCOMB_X54_Y35_N30
\inst|cpu|M_pipe_flush_waddr_nxt[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[11]~21_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[9]~22_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|E_pc\(9),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[9]~23_combout\);

-- Location: FF_X49_Y42_N5
\inst|cpu|E_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[17]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(17));

-- Location: LCCOMB_X50_Y37_N20
\inst|cpu|M_pipe_flush_waddr_nxt[11]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_break~q\,
	datab => \inst|cpu|E_ctrl_crst~q\,
	datac => \inst|cpu|E_extra_pc\(11),
	datad => \inst|cpu|E_ctrl_exception~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[11]~24_combout\);

-- Location: LCCOMB_X50_Y37_N22
\inst|cpu|M_pipe_flush_waddr_nxt[11]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|E_src1[13]~19_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[11]~24_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[11]~25_combout\);

-- Location: FF_X55_Y36_N13
\inst|cpu|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[11]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(11));

-- Location: LCCOMB_X55_Y36_N28
\inst|cpu|M_pipe_flush_waddr_nxt[11]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(11),
	datab => \inst|cpu|E_iw\(17),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[11]~25_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[11]~26_combout\);

-- Location: FF_X55_Y36_N17
\inst|cpu|E_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(18),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(18));

-- Location: LCCOMB_X55_Y39_N28
\inst|cpu|M_pipe_flush_waddr_nxt[12]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(12),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[12]~27_combout\);

-- Location: LCCOMB_X55_Y36_N16
\inst|cpu|M_pipe_flush_waddr_nxt[12]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(18),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[12]~27_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[12]~28_combout\);

-- Location: FF_X55_Y36_N25
\inst|cpu|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[12]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(12));

-- Location: LCCOMB_X55_Y36_N22
\inst|cpu|M_pipe_flush_waddr_nxt[12]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[14]~18_combout\,
	datab => \inst|cpu|E_pc\(12),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[12]~28_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[12]~29_combout\);

-- Location: FF_X50_Y37_N25
\inst|cpu|E_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(19),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(19));

-- Location: LCCOMB_X55_Y39_N14
\inst|cpu|M_pipe_flush_waddr_nxt[13]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(13),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[13]~30_combout\);

-- Location: LCCOMB_X50_Y37_N2
\inst|cpu|M_pipe_flush_waddr_nxt[13]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|E_src1[15]~17_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr_nxt[13]~30_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[13]~31_combout\);

-- Location: FF_X50_Y37_N5
\inst|cpu|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(13));

-- Location: LCCOMB_X50_Y37_N12
\inst|cpu|M_pipe_flush_waddr_nxt[13]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[13]~31_combout\,
	datac => \inst|cpu|E_pc\(13),
	datad => \inst|cpu|E_iw\(19),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[13]~32_combout\);

-- Location: FF_X55_Y36_N11
\inst|cpu|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(14));

-- Location: LCCOMB_X53_Y38_N6
\inst|cpu|M_pipe_flush_waddr_nxt[15]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_extra_pc\(15),
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_ctrl_break~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[15]~36_combout\);

-- Location: LCCOMB_X53_Y38_N2
\inst|cpu|M_pipe_flush_waddr_nxt[15]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|E_src1[17]~15_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[15]~36_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[15]~37_combout\);

-- Location: FF_X53_Y38_N17
\inst|cpu|E_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(15),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(15));

-- Location: LCCOMB_X53_Y38_N30
\inst|cpu|M_pipe_flush_waddr_nxt[15]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[15]~37_combout\,
	datac => \inst|cpu|E_iw\(21),
	datad => \inst|cpu|E_pc\(15),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[15]~38_combout\);

-- Location: FF_X52_Y38_N7
\inst|cpu|E_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(22),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(22));

-- Location: LCCOMB_X55_Y39_N16
\inst|cpu|M_pipe_flush_waddr_nxt[16]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(16),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[16]~39_combout\);

-- Location: LCCOMB_X52_Y38_N6
\inst|cpu|M_pipe_flush_waddr_nxt[16]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(22),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[16]~39_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[16]~40_combout\);

-- Location: FF_X53_Y39_N5
\inst|cpu|E_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[23]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(23));

-- Location: LCCOMB_X55_Y39_N10
\inst|cpu|M_pipe_flush_waddr_nxt[17]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(17),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[17]~42_combout\);

-- Location: LCCOMB_X53_Y39_N10
\inst|cpu|M_pipe_flush_waddr_nxt[17]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[17]~42_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|E_src1[19]~13_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[17]~43_combout\);

-- Location: FF_X53_Y39_N19
\inst|cpu|E_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(17),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(17));

-- Location: LCCOMB_X53_Y39_N12
\inst|cpu|M_pipe_flush_waddr_nxt[17]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(17),
	datab => \inst|cpu|E_iw\(23),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[17]~43_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[17]~44_combout\);

-- Location: FF_X50_Y35_N3
\inst|cpu|E_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[25]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(25));

-- Location: LCCOMB_X49_Y39_N18
\inst|cpu|M_pipe_flush_waddr_nxt[19]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_crst~q\,
	datab => \inst|cpu|E_ctrl_exception~q\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_extra_pc\(19),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[19]~48_combout\);

-- Location: LCCOMB_X50_Y35_N10
\inst|cpu|M_pipe_flush_waddr_nxt[19]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[21]~11_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[19]~48_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[19]~49_combout\);

-- Location: FF_X50_Y35_N19
\inst|cpu|E_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(19),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(19));

-- Location: LCCOMB_X50_Y35_N6
\inst|cpu|M_pipe_flush_waddr_nxt[19]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[19]~49_combout\,
	datab => \inst|cpu|E_pc\(19),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|E_iw\(25),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[19]~50_combout\);

-- Location: LCCOMB_X55_Y39_N20
\inst|cpu|M_pipe_flush_waddr_nxt[20]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(20),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[20]~51_combout\);

-- Location: LCCOMB_X50_Y39_N10
\inst|cpu|M_pipe_flush_waddr_nxt[21]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(21),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[21]~54_combout\);

-- Location: LCCOMB_X50_Y39_N20
\inst|cpu|M_pipe_flush_waddr_nxt[21]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[21]~54_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_src1[23]~9_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[21]~55_combout\);

-- Location: LCCOMB_X54_Y38_N12
\inst|cpu|M_pipe_flush_waddr_nxt[23]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_crst~q\,
	datac => \inst|cpu|E_extra_pc\(23),
	datad => \inst|cpu|E_ctrl_break~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[23]~60_combout\);

-- Location: FF_X54_Y35_N13
\inst|cpu|E_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[23]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(23));

-- Location: FF_X52_Y36_N11
\inst|cpu|E_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(24),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(24));

-- Location: LCCOMB_X55_Y39_N26
\inst|cpu|M_pipe_flush_waddr_nxt[0]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(0),
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_ctrl_exception~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[0]~66_combout\);

-- Location: LCCOMB_X52_Y35_N6
\inst|cpu|M_pipe_flush_waddr_nxt[0]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[0]~66_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|E_src1[2]~2_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[0]~67_combout\);

-- Location: LCCOMB_X55_Y39_N4
\inst|cpu|M_pipe_flush_waddr_nxt[1]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(1),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[1]~69_combout\);

-- Location: LCCOMB_X52_Y35_N26
\inst|cpu|M_pipe_flush_waddr_nxt[1]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(7),
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[1]~69_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[1]~70_combout\);

-- Location: FF_X52_Y35_N29
\inst|cpu|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(1));

-- Location: LCCOMB_X52_Y35_N12
\inst|cpu|M_pipe_flush_waddr_nxt[1]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[1]~70_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|E_src1[3]~1_combout\,
	datad => \inst|cpu|E_pc\(1),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[1]~71_combout\);

-- Location: LCCOMB_X55_Y39_N30
\inst|cpu|M_pipe_flush_waddr_nxt[2]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(2),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[2]~72_combout\);

-- Location: LCCOMB_X54_Y39_N26
\inst|cpu|M_pipe_flush_waddr_nxt[2]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|E_src1[4]~0_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr_nxt[2]~72_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[2]~73_combout\);

-- Location: FF_X54_Y39_N29
\inst|cpu|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(2));

-- Location: LCCOMB_X54_Y39_N16
\inst|cpu|M_pipe_flush_waddr_nxt[2]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|E_iw\(8),
	datac => \inst|cpu|M_pipe_flush_waddr_nxt[2]~73_combout\,
	datad => \inst|cpu|E_pc\(2),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[2]~74_combout\);

-- Location: LCCOMB_X54_Y38_N6
\inst|cpu|M_pipe_flush_waddr_nxt[25]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_break~q\,
	datab => \inst|cpu|E_ctrl_crst~q\,
	datac => \inst|cpu|E_ctrl_exception~q\,
	datad => \inst|cpu|E_extra_pc\(25),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[25]~75_combout\);

-- Location: FF_X54_Y35_N11
\inst|cpu|E_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(25),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(25));

-- Location: FF_X40_Y37_N7
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][102]~q\);

-- Location: LCCOMB_X40_Y37_N2
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- (((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][102]~q\)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][102]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~5_combout\);

-- Location: FF_X49_Y44_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X49_Y44_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(22),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X50_Y46_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCCOMB_X46_Y46_N26
\inst|jtag_uart|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~0_combout\ = (\inst|jtag_uart|Add0~4_combout\ & ((\inst|jtag_uart|Add0~0_combout\) # ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\inst|jtag_uart|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|Add0~0_combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|Add0~2_combout\,
	datad => \inst|jtag_uart|Add0~4_combout\,
	combout => \inst|jtag_uart|LessThan1~0_combout\);

-- Location: LCCOMB_X58_Y41_N6
\inst|crc_custom|wrapper_wiring|crc_value~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~83_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\)) # (!\inst|cpu|M_iw\(7) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~83_combout\);

-- Location: FF_X45_Y48_N13
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: FF_X45_Y45_N19
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: FF_X45_Y45_N21
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: FF_X45_Y45_N23
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: FF_X45_Y45_N25
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: FF_X45_Y45_N27
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: FF_X45_Y45_N29
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: FF_X38_Y45_N3
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: FF_X38_Y45_N5
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: FF_X38_Y45_N7
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: FF_X38_Y45_N9
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: FF_X38_Y45_N11
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: FF_X38_Y45_N13
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|rvalid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X53_Y34_N25
\inst|mm_clock_crossing_bridge_0|rsp_fifo|full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~q\);

-- Location: FF_X46_Y36_N11
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: FF_X46_Y36_N13
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: FF_X45_Y48_N15
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: FF_X55_Y32_N11
\inst|high_resolution_timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X55_Y32_N10
\inst|rsp_xbar_mux_002|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~2_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(12),
	combout => \inst|rsp_xbar_mux_002|src_payload~2_combout\);

-- Location: FF_X45_Y48_N9
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: FF_X57_Y34_N11
\inst|high_resolution_timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X57_Y34_N10
\inst|rsp_xbar_mux_002|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~4_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(11),
	combout => \inst|rsp_xbar_mux_002|src_payload~4_combout\);

-- Location: LCCOMB_X59_Y43_N20
\inst|crc_custom|wrapper_wiring|crc_value~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~85_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\)))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[2]~11_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(2),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~85_combout\);

-- Location: LCCOMB_X59_Y43_N14
\inst|crc_custom|wrapper_wiring|crc_value~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~86_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~85_combout\))) # (!\inst|cpu|M_iw\(6) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~85_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~86_combout\);

-- Location: FF_X45_Y48_N19
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: FF_X55_Y33_N19
\inst|high_resolution_timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X55_Y33_N18
\inst|rsp_xbar_mux_002|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~5_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(2),
	combout => \inst|rsp_xbar_mux_002|src_payload~5_combout\);

-- Location: LCCOMB_X49_Y47_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X46_Y42_N12
\inst|jtag_uart|ac~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ac~0_combout\ = (\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) # (\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \inst|jtag_uart|ac~0_combout\);

-- Location: LCCOMB_X46_Y42_N26
\inst|jtag_uart|ac~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ac~1_combout\ = (\inst|jtag_uart|ac~0_combout\) # ((\inst|jtag_uart|ac~q\ & ((!\inst|cpu|M_st_data\(10)) # (!\inst|jtag_uart|ien_AF~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|ien_AF~0_combout\,
	datab => \inst|cpu|M_st_data\(10),
	datac => \inst|jtag_uart|ac~q\,
	datad => \inst|jtag_uart|ac~0_combout\,
	combout => \inst|jtag_uart|ac~1_combout\);

-- Location: FF_X45_Y48_N29
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: FF_X40_Y36_N9
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\);

-- Location: FF_X41_Y36_N13
\inst|pll_pll_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|readdata[1]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X41_Y36_N16
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & 
-- (((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\)))) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & ((\inst|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- (\inst|pll_pll_slave_translator|av_readdata_pre\(1))) # (!\inst|pll_pll_slave_translator|read_latency_shift_reg\(0) & ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|av_readdata_pre\(1),
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~q\,
	datad => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[1]~0_combout\);

-- Location: FF_X46_Y46_N29
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: FF_X40_Y36_N11
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\);

-- Location: FF_X59_Y33_N31
\inst|timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X59_Y43_N30
\inst|crc_custom|wrapper_wiring|crc_value~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~87_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|cpu|M_iw\(7) & ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~87_combout\);

-- Location: LCCOMB_X46_Y45_N2
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X45_Y40_N14
\inst|jtag_uart|woverflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|woverflow~0_combout\ = (\inst|cpu|d_write~q\ & (!\inst|cpu|M_alu_result\(2) & \inst|jtag_uart|always2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_write~q\,
	datac => \inst|cpu|M_alu_result\(2),
	datad => \inst|jtag_uart|always2~0_combout\,
	combout => \inst|jtag_uart|woverflow~0_combout\);

-- Location: LCCOMB_X46_Y45_N28
\inst|jtag_uart|woverflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|woverflow~1_combout\ = (\inst|jtag_uart|woverflow~0_combout\ & ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\))) # (!\inst|jtag_uart|woverflow~0_combout\ & (\inst|jtag_uart|woverflow~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|woverflow~0_combout\,
	datac => \inst|jtag_uart|woverflow~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|woverflow~1_combout\);

-- Location: FF_X55_Y32_N13
\inst|high_resolution_timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X55_Y32_N12
\inst|rsp_xbar_mux_002|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~7_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(14),
	combout => \inst|rsp_xbar_mux_002|src_payload~7_combout\);

-- Location: FF_X45_Y48_N31
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X45_Y48_N17
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: FF_X56_Y35_N7
\inst|irq_synchronizer|sync|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|timer|irq~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|irq_synchronizer|sync|sync[0].u|din_s1~q\);

-- Location: LCCOMB_X50_Y44_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X50_Y47_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X50_Y48_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(18),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: FF_X50_Y44_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17));

-- Location: FF_X50_Y46_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X50_Y46_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X50_Y46_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X50_Y48_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(16),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X46_Y47_N26
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: FF_X47_Y48_N11
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X47_Y48_N4
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(2),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X47_Y48_N14
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X38_Y37_N27
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][102]~q\);

-- Location: LCCOMB_X40_Y37_N6
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][102]~q\)) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & (((\inst|cmd_xbar_mux_001|saved_grant\(1)) # 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][102]~q\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~7_combout\);

-- Location: FF_X50_Y44_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X50_Y44_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(23),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X49_Y44_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCCOMB_X46_Y47_N10
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|always2~0_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst|jtag_uart|t_dav~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X53_Y34_N31
\inst|mm_clock_crossing_bridge_0|stop_cmd_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|LessThan0~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|stop_cmd_r~q\);

-- Location: FF_X54_Y33_N3
\inst|limiter_001|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|addr_router_002|Equal2~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(0));

-- Location: LCCOMB_X53_Y33_N22
\inst|timer_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\ & (\inst|limiter_001|cmd_src_valid[1]~0_combout\ & (\inst|addr_router_002|Equal1~0_combout\ & 
-- \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|limiter_001|cmd_src_valid[1]~0_combout\,
	datac => \inst|addr_router_002|Equal1~0_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	combout => \inst|timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X53_Y34_N9
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~q\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0));

-- Location: FF_X53_Y34_N3
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|din_s1~q\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg\(0));

-- Location: LCCOMB_X53_Y34_N8
\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg\(0) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg\(0),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\);

-- Location: FF_X53_Y34_N11
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~q\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X53_Y34_N10
\inst|mm_clock_crossing_bridge_0|rsp_fifo|full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~0_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\(0) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\)))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\ & 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\(0) $ (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]~0_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~0_combout\);

-- Location: LCCOMB_X53_Y34_N24
\inst|mm_clock_crossing_bridge_0|rsp_fifo|full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~1_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|full~0_combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\ $ 
-- (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~1_combout\);

-- Location: FF_X38_Y37_N13
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]~q\);

-- Location: LCCOMB_X46_Y36_N10
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: LCCOMB_X46_Y36_N12
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2)))) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: LCCOMB_X53_Y33_N10
\inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~0_combout\ = (\inst|mm_clock_crossing_bridge_0|old_read~q\) # ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(38)) # (!\inst|mm_clock_crossing_bridge_0|stop_cmd_r~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|old_read~q\,
	datac => \inst|mm_clock_crossing_bridge_0|stop_cmd_r~q\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(38),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~0_combout\);

-- Location: LCCOMB_X54_Y33_N12
\inst|cmd_xbar_demux_002|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_002|WideOr0~0_combout\ = (\inst|addr_router_002|Equal2~0_combout\ & (((\inst|sysid_control_slave_translator|wait_latency_counter\(1)) # (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))) # 
-- (!\inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	datac => \inst|addr_router_002|Equal2~0_combout\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cmd_xbar_demux_002|WideOr0~0_combout\);

-- Location: LCCOMB_X54_Y33_N22
\inst|limiter_001|nonposted_cmd_accepted~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|nonposted_cmd_accepted~4_combout\ = (!\inst|cmd_xbar_demux_002|WideOr0~0_combout\ & (\inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\ & ((!\inst|limiter_001|suppress~1_combout\) # 
-- (!\inst|limiter_001|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_002|WideOr0~0_combout\,
	datab => \inst|limiter_001|suppress~0_combout\,
	datac => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\,
	datad => \inst|limiter_001|suppress~1_combout\,
	combout => \inst|limiter_001|nonposted_cmd_accepted~4_combout\);

-- Location: FF_X55_Y32_N9
\inst|high_resolution_timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[12]~11_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(12));

-- Location: FF_X47_Y48_N31
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: FF_X57_Y34_N23
\inst|high_resolution_timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[11]~16_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(11));

-- Location: FF_X47_Y48_N25
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: FF_X55_Y33_N31
\inst|high_resolution_timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(2));

-- Location: LCCOMB_X50_Y45_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: FF_X41_Y36_N25
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\);

-- Location: LCCOMB_X41_Y36_N24
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\)) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & ((\inst|pll_pll_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]~q\,
	datad => \inst|pll_pll_slave_translator|av_readdata_pre\(1),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\);

-- Location: LCCOMB_X41_Y36_N2
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0_combout\);

-- Location: FF_X43_Y36_N9
\inst|pll|pfdena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|pfdena_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll|pfdena_reg~q\);

-- Location: LCCOMB_X41_Y36_N12
\inst|pll|readdata[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|readdata[1]~1_combout\ = (\inst|pll|readdata[1]~0_combout\ & ((!\inst|pll|pfdena_reg~q\) # (!\inst|crosser|clock_xer|out_data_buffer\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crosser|clock_xer|out_data_buffer\(38),
	datac => \inst|pll|pfdena_reg~q\,
	datad => \inst|pll|readdata[1]~0_combout\,
	combout => \inst|pll|readdata[1]~1_combout\);

-- Location: FF_X49_Y45_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X41_Y36_N5
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\);

-- Location: LCCOMB_X41_Y36_N4
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\))) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & (\inst|pll_pll_slave_translator|av_readdata_pre\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|av_readdata_pre\(0),
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\);

-- Location: FF_X59_Y33_N13
\inst|timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(0));

-- Location: FF_X55_Y32_N5
\inst|high_resolution_timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[14]~36_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(14));

-- Location: FF_X60_Y34_N9
\inst|timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|timeout_occurred~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|timeout_occurred~q\);

-- Location: FF_X59_Y33_N23
\inst|timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|control_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|control_register\(0));

-- Location: LCCOMB_X56_Y35_N6
\inst|timer|irq\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|irq~combout\ = (\inst|timer|control_register\(0) & \inst|timer|timeout_occurred~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|control_register\(0),
	datad => \inst|timer|timeout_occurred~q\,
	combout => \inst|timer|irq~combout\);

-- Location: LCCOMB_X50_Y47_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCCOMB_X50_Y44_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCCOMB_X50_Y46_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X50_Y47_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X48_Y47_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(27),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: FF_X50_Y44_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X49_Y49_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(30),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61_combout\);

-- Location: FF_X49_Y44_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X50_Y46_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X47_Y48_N18
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(3),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X47_Y48_N10
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~15_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X45_Y48_N7
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: FF_X38_Y37_N7
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][102]~q\);

-- Location: LCCOMB_X38_Y37_N26
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][102]~q\)) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & (((\inst|cmd_xbar_mux_001|saved_grant\(1)) # 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][102]~q\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~9_combout\);

-- Location: LCCOMB_X50_Y44_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X53_Y34_N7
\inst|mm_clock_crossing_bridge_0|pending_read_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|Add0~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|pending_read_count\(2));

-- Location: FF_X53_Y34_N1
\inst|mm_clock_crossing_bridge_0|pending_read_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|Add0~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|pending_read_count\(1));

-- Location: FF_X53_Y34_N27
\inst|mm_clock_crossing_bridge_0|pending_read_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|pending_read_count[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|pending_read_count\(0));

-- Location: LCCOMB_X53_Y34_N28
\inst|mm_clock_crossing_bridge_0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|LessThan0~0_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(1) & (!\inst|mm_clock_crossing_bridge_0|pending_read_count\(1) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(0)) # 
-- (!\inst|mm_clock_crossing_bridge_0|pending_read_count\(0))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(1) & (\inst|mm_clock_crossing_bridge_0|pending_read_count\(0) & (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(0) & 
-- \inst|mm_clock_crossing_bridge_0|pending_read_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|pending_read_count\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(1),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(0),
	datad => \inst|mm_clock_crossing_bridge_0|pending_read_count\(1),
	combout => \inst|mm_clock_crossing_bridge_0|LessThan0~0_combout\);

-- Location: LCCOMB_X53_Y34_N30
\inst|mm_clock_crossing_bridge_0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|LessThan0~1_combout\ = (\inst|mm_clock_crossing_bridge_0|LessThan0~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|pending_read_count\(1)) # ((\inst|mm_clock_crossing_bridge_0|pending_read_count\(2) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(2))))) # (!\inst|mm_clock_crossing_bridge_0|LessThan0~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|pending_read_count\(2)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|pending_read_count\(2),
	datab => \inst|mm_clock_crossing_bridge_0|LessThan0~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_space_avail\(2),
	datad => \inst|mm_clock_crossing_bridge_0|pending_read_count\(1),
	combout => \inst|mm_clock_crossing_bridge_0|LessThan0~1_combout\);

-- Location: FF_X54_Y34_N31
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\);

-- Location: LCCOMB_X52_Y33_N26
\inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\ = (\inst|high_resolution_timer_s1_translator|wait_latency_counter\(1)) # (\inst|high_resolution_timer_s1_translator|wait_latency_counter\(0) $ 
-- (((!\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\) # (!\inst|mm_clock_crossing_bridge_0|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0),
	datab => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\);

-- Location: FF_X57_Y44_N17
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X52_Y34_N31
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|din_s1~q\);

-- Location: FF_X52_Y34_N7
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~q\);

-- Location: FF_X58_Y34_N13
\inst|high_resolution_timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[23]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(23));

-- Location: LCCOMB_X59_Y32_N16
\inst|timer|read_mux_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[7]~0_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|timer|period_l_register\(7)) # ((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(7))))) # (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & 
-- ((\inst|timer|period_h_register\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_l_register\(7),
	datad => \inst|timer|period_h_register\(7),
	combout => \inst|timer|read_mux_out[7]~0_combout\);

-- Location: LCCOMB_X56_Y32_N20
\inst|high_resolution_timer|read_mux_out[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[15]~3_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(15)) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(15))))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(15),
	datad => \inst|high_resolution_timer|period_l_register\(15),
	combout => \inst|high_resolution_timer|read_mux_out[15]~3_combout\);

-- Location: LCCOMB_X59_Y32_N28
\inst|timer|read_mux_out[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[15]~3_combout\ = (\inst|timer|period_l_register\(15) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(15))))) # (!\inst|timer|period_l_register\(15) & 
-- (\inst|timer|Equal6~1_combout\ & (\inst|timer|period_h_register\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_register\(15),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_h_register\(15),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|timer|read_mux_out[15]~3_combout\);

-- Location: FF_X39_Y36_N1
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~q\);

-- Location: LCCOMB_X38_Y37_N12
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~q\))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~10_combout\);

-- Location: LCCOMB_X39_Y37_N26
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\ = ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst|sdram_controller|za_valid~q\)) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0_combout\);

-- Location: FF_X48_Y35_N13
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X45_Y48_N10
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(6),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: FF_X59_Y34_N13
\inst|timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[20]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(20));

-- Location: LCCOMB_X56_Y32_N12
\inst|high_resolution_timer|read_mux_out[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[12]~9_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(12)) # ((\inst|high_resolution_timer|period_h_register\(12) & \inst|timer|Equal6~1_combout\)))) # 
-- (!\inst|timer|Equal6~0_combout\ & (((\inst|high_resolution_timer|period_h_register\(12) & \inst|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|high_resolution_timer|period_l_register\(12),
	datac => \inst|high_resolution_timer|period_h_register\(12),
	datad => \inst|timer|Equal6~1_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[12]~9_combout\);

-- Location: FF_X58_Y33_N7
\inst|high_resolution_timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(12));

-- Location: LCCOMB_X58_Y33_N6
\inst|high_resolution_timer|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~10_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(12) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(12),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~10_combout\);

-- Location: FF_X55_Y32_N7
\inst|high_resolution_timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(28),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(28));

-- Location: LCCOMB_X55_Y32_N8
\inst|high_resolution_timer|read_mux_out[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[12]~11_combout\ = (\inst|high_resolution_timer|read_mux_out[12]~9_combout\) # ((\inst|high_resolution_timer|read_mux_out~10_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out[12]~9_combout\,
	datab => \inst|high_resolution_timer|read_mux_out~10_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(28),
	combout => \inst|high_resolution_timer|read_mux_out[12]~11_combout\);

-- Location: LCCOMB_X47_Y48_N12
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(5),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: LCCOMB_X47_Y48_N30
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~18_combout\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: FF_X56_Y33_N3
\inst|high_resolution_timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(19),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(19));

-- Location: FF_X56_Y33_N29
\inst|high_resolution_timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[3]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(3));

-- Location: LCCOMB_X56_Y33_N2
\inst|high_resolution_timer|read_mux_out[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[3]~13_combout\ = (\inst|high_resolution_timer|counter_snapshot\(3) & ((\inst|timer|Equal6~3_combout\) # ((\inst|high_resolution_timer|counter_snapshot\(19) & \inst|timer|Equal6~2_combout\)))) # 
-- (!\inst|high_resolution_timer|counter_snapshot\(3) & (((\inst|high_resolution_timer|counter_snapshot\(19) & \inst|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|counter_snapshot\(3),
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|high_resolution_timer|counter_snapshot\(19),
	datad => \inst|timer|Equal6~2_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[3]~13_combout\);

-- Location: FF_X60_Y34_N3
\inst|timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(19),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(19));

-- Location: FF_X60_Y34_N21
\inst|timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[3]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(3));

-- Location: LCCOMB_X60_Y34_N2
\inst|timer|read_mux_out[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[3]~13_combout\ = (\inst|timer|Equal6~2_combout\ & ((\inst|timer|counter_snapshot\(19)) # ((\inst|timer|Equal6~3_combout\ & \inst|timer|counter_snapshot\(3))))) # (!\inst|timer|Equal6~2_combout\ & (\inst|timer|Equal6~3_combout\ & 
-- ((\inst|timer|counter_snapshot\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|timer|counter_snapshot\(19),
	datad => \inst|timer|counter_snapshot\(3),
	combout => \inst|timer|read_mux_out[3]~13_combout\);

-- Location: LCCOMB_X56_Y32_N4
\inst|high_resolution_timer|read_mux_out[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[11]~14_combout\ = (\inst|high_resolution_timer|period_l_register\(11) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(11))))) # 
-- (!\inst|high_resolution_timer|period_l_register\(11) & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|period_l_register\(11),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(11),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[11]~14_combout\);

-- Location: FF_X58_Y33_N25
\inst|high_resolution_timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(11));

-- Location: LCCOMB_X58_Y33_N24
\inst|high_resolution_timer|read_mux_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~15_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(11) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(11),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~15_combout\);

-- Location: FF_X57_Y34_N29
\inst|high_resolution_timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(27),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(27));

-- Location: LCCOMB_X57_Y34_N22
\inst|high_resolution_timer|read_mux_out[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[11]~16_combout\ = (\inst|high_resolution_timer|read_mux_out[11]~14_combout\) # ((\inst|high_resolution_timer|read_mux_out~15_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[11]~14_combout\,
	datac => \inst|high_resolution_timer|read_mux_out~15_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(27),
	combout => \inst|high_resolution_timer|read_mux_out[11]~16_combout\);

-- Location: FF_X61_Y32_N31
\inst|timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(27),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(27));

-- Location: LCCOMB_X47_Y48_N22
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rdata\(4),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: LCCOMB_X47_Y48_N24
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~20_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: LCCOMB_X56_Y32_N8
\inst|high_resolution_timer|read_mux_out[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[2]~17_combout\ = (\inst|high_resolution_timer|period_l_register\(2) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(2))))) # 
-- (!\inst|high_resolution_timer|period_l_register\(2) & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|period_l_register\(2),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(2),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[2]~17_combout\);

-- Location: FF_X56_Y33_N23
\inst|high_resolution_timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(18),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(18));

-- Location: FF_X56_Y33_N1
\inst|high_resolution_timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[2]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(2));

-- Location: LCCOMB_X56_Y33_N22
\inst|high_resolution_timer|read_mux_out[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[2]~18_combout\ = (\inst|high_resolution_timer|counter_snapshot\(2) & ((\inst|timer|Equal6~3_combout\) # ((\inst|high_resolution_timer|counter_snapshot\(18) & \inst|timer|Equal6~2_combout\)))) # 
-- (!\inst|high_resolution_timer|counter_snapshot\(2) & (((\inst|high_resolution_timer|counter_snapshot\(18) & \inst|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|counter_snapshot\(2),
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|high_resolution_timer|counter_snapshot\(18),
	datad => \inst|timer|Equal6~2_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[2]~18_combout\);

-- Location: FF_X55_Y33_N11
\inst|high_resolution_timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|control_register\(2));

-- Location: LCCOMB_X55_Y33_N30
\inst|high_resolution_timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out\(2) = (\inst|high_resolution_timer|read_mux_out[2]~18_combout\) # ((\inst|high_resolution_timer|read_mux_out[2]~17_combout\) # ((\inst|high_resolution_timer|control_register\(2) & \inst|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|control_register\(2),
	datab => \inst|high_resolution_timer|read_mux_out[2]~18_combout\,
	datac => \inst|high_resolution_timer|read_mux_out[2]~17_combout\,
	datad => \inst|timer|Equal6~4_combout\,
	combout => \inst|high_resolution_timer|read_mux_out\(2));

-- Location: FF_X59_Y33_N3
\inst|timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|control_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|control_register\(2));

-- Location: FF_X58_Y33_N11
\inst|high_resolution_timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(10));

-- Location: LCCOMB_X58_Y33_N10
\inst|high_resolution_timer|read_mux_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~20_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(10) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(10),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~20_combout\);

-- Location: FF_X61_Y34_N23
\inst|timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[10]~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(10));

-- Location: LCCOMB_X61_Y34_N0
\inst|timer|read_mux_out~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~20_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & (\inst|timer|counter_snapshot\(10) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datac => \inst|timer|counter_snapshot\(10),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~20_combout\);

-- Location: FF_X43_Y36_N3
\inst|crosser|clock_xer|out_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser|clock_xer|out_data_buffer[1]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(1));

-- Location: LCCOMB_X43_Y36_N8
\inst|pll|pfdena_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|pfdena_reg~0_combout\ = (\inst|pll|wire_pfdena_reg_ena~1_combout\ & (!\inst|crosser|clock_xer|out_data_buffer\(1))) # (!\inst|pll|wire_pfdena_reg_ena~1_combout\ & ((\inst|pll|pfdena_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crosser|clock_xer|out_data_buffer\(1),
	datac => \inst|pll|pfdena_reg~q\,
	datad => \inst|pll|wire_pfdena_reg_ena~1_combout\,
	combout => \inst|pll|pfdena_reg~0_combout\);

-- Location: FF_X56_Y33_N19
\inst|high_resolution_timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(17),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(17));

-- Location: FF_X56_Y33_N13
\inst|high_resolution_timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[1]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(1));

-- Location: LCCOMB_X56_Y33_N18
\inst|high_resolution_timer|read_mux_out[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[1]~23_combout\ = (\inst|high_resolution_timer|counter_snapshot\(1) & ((\inst|timer|Equal6~3_combout\) # ((\inst|high_resolution_timer|counter_snapshot\(17) & \inst|timer|Equal6~2_combout\)))) # 
-- (!\inst|high_resolution_timer|counter_snapshot\(1) & (((\inst|high_resolution_timer|counter_snapshot\(17) & \inst|timer|Equal6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|counter_snapshot\(1),
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|high_resolution_timer|counter_snapshot\(17),
	datad => \inst|timer|Equal6~2_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[1]~23_combout\);

-- Location: FF_X60_Y34_N27
\inst|timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(17),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(17));

-- Location: FF_X60_Y34_N29
\inst|timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[1]~3_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(1));

-- Location: LCCOMB_X60_Y34_N26
\inst|timer|read_mux_out[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[1]~23_combout\ = (\inst|timer|Equal6~2_combout\ & ((\inst|timer|counter_snapshot\(17)) # ((\inst|timer|Equal6~3_combout\ & \inst|timer|counter_snapshot\(1))))) # (!\inst|timer|Equal6~2_combout\ & (\inst|timer|Equal6~3_combout\ & 
-- ((\inst|timer|counter_snapshot\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|timer|counter_snapshot\(17),
	datad => \inst|timer|counter_snapshot\(1),
	combout => \inst|timer|read_mux_out[1]~23_combout\);

-- Location: FF_X58_Y33_N13
\inst|high_resolution_timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(9));

-- Location: LCCOMB_X58_Y33_N12
\inst|high_resolution_timer|read_mux_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~26_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(9) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(9),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~26_combout\);

-- Location: FF_X61_Y34_N21
\inst|timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[9]~4_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(9));

-- Location: LCCOMB_X61_Y34_N6
\inst|timer|read_mux_out~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~26_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(9) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datab => \inst|timer|counter_snapshot\(9),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~26_combout\);

-- Location: LCCOMB_X56_Y32_N28
\inst|high_resolution_timer|read_mux_out[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[0]~28_combout\ = (\inst|high_resolution_timer|period_l_register\(0) & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(0)))) # (!\inst|high_resolution_timer|period_l_register\(0) & 
-- ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|period_l_register\(0),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(0),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[0]~28_combout\);

-- Location: LCCOMB_X60_Y35_N12
\inst|timer|read_mux_out[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[0]~28_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(0)) # ((\inst|timer|Equal6~0_combout\ & !\inst|timer|period_l_register\(0))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ & 
-- ((!\inst|timer|period_l_register\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(0),
	datad => \inst|timer|period_l_register\(0),
	combout => \inst|timer|read_mux_out[0]~28_combout\);

-- Location: FF_X60_Y34_N15
\inst|timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(16),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(16));

-- Location: FF_X60_Y34_N25
\inst|timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[0]~5_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(0));

-- Location: LCCOMB_X60_Y34_N14
\inst|timer|read_mux_out[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[0]~29_combout\ = (\inst|timer|Equal6~2_combout\ & ((\inst|timer|counter_snapshot\(16)) # ((\inst|timer|Equal6~3_combout\ & \inst|timer|counter_snapshot\(0))))) # (!\inst|timer|Equal6~2_combout\ & (\inst|timer|Equal6~3_combout\ & 
-- ((\inst|timer|counter_snapshot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|timer|counter_snapshot\(16),
	datad => \inst|timer|counter_snapshot\(0),
	combout => \inst|timer|read_mux_out[0]~29_combout\);

-- Location: LCCOMB_X59_Y33_N22
\inst|timer|read_mux_out[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[0]~30_combout\ = (\inst|timer|timeout_occurred~q\ & ((\inst|timer|Equal6~5_combout\) # ((\inst|timer|control_register\(0) & \inst|timer|Equal6~4_combout\)))) # (!\inst|timer|timeout_occurred~q\ & 
-- (((\inst|timer|control_register\(0) & \inst|timer|Equal6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|timeout_occurred~q\,
	datab => \inst|timer|Equal6~5_combout\,
	datac => \inst|timer|control_register\(0),
	datad => \inst|timer|Equal6~4_combout\,
	combout => \inst|timer|read_mux_out[0]~30_combout\);

-- Location: LCCOMB_X59_Y33_N12
\inst|timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out\(0) = (\inst|timer|read_mux_out[0]~30_combout\) # ((\inst|timer|read_mux_out[0]~29_combout\) # (\inst|timer|read_mux_out[0]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[0]~30_combout\,
	datab => \inst|timer|read_mux_out[0]~29_combout\,
	datac => \inst|timer|read_mux_out[0]~28_combout\,
	combout => \inst|timer|read_mux_out\(0));

-- Location: FF_X58_Y33_N23
\inst|high_resolution_timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(8));

-- Location: LCCOMB_X58_Y33_N22
\inst|high_resolution_timer|read_mux_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~32_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(8) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(8),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~32_combout\);

-- Location: LCCOMB_X60_Y35_N8
\inst|timer|read_mux_out[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[8]~31_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(8)) # ((\inst|timer|Equal6~0_combout\ & !\inst|timer|period_l_register\(8))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ & 
-- ((!\inst|timer|period_l_register\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(8),
	datad => \inst|timer|period_l_register\(8),
	combout => \inst|timer|read_mux_out[8]~31_combout\);

-- Location: LCCOMB_X57_Y35_N24
\inst|high_resolution_timer|read_mux_out[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[14]~34_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(14)) # ((\inst|high_resolution_timer|period_h_register\(14) & \inst|timer|Equal6~1_combout\)))) # 
-- (!\inst|timer|Equal6~0_combout\ & (((\inst|high_resolution_timer|period_h_register\(14) & \inst|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|high_resolution_timer|period_l_register\(14),
	datac => \inst|high_resolution_timer|period_h_register\(14),
	datad => \inst|timer|Equal6~1_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[14]~34_combout\);

-- Location: FF_X58_Y33_N9
\inst|high_resolution_timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(14));

-- Location: LCCOMB_X58_Y33_N8
\inst|high_resolution_timer|read_mux_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~35_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(14) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(14),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~35_combout\);

-- Location: FF_X55_Y32_N17
\inst|high_resolution_timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[30]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(30));

-- Location: LCCOMB_X55_Y32_N4
\inst|high_resolution_timer|read_mux_out[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[14]~36_combout\ = (\inst|high_resolution_timer|read_mux_out[14]~34_combout\) # ((\inst|high_resolution_timer|read_mux_out~35_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out[14]~34_combout\,
	datab => \inst|high_resolution_timer|read_mux_out~35_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(30),
	combout => \inst|high_resolution_timer|read_mux_out[14]~36_combout\);

-- Location: FF_X61_Y32_N27
\inst|timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[30]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(30));

-- Location: FF_X58_Y33_N19
\inst|high_resolution_timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(13));

-- Location: LCCOMB_X58_Y33_N18
\inst|high_resolution_timer|read_mux_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~38_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(13) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(13),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~38_combout\);

-- Location: LCCOMB_X59_Y32_N20
\inst|timer|read_mux_out[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[13]~37_combout\ = (\inst|timer|period_l_register\(13) & (\inst|timer|Equal6~1_combout\ & (\inst|timer|period_h_register\(13)))) # (!\inst|timer|period_l_register\(13) & ((\inst|timer|Equal6~0_combout\) # 
-- ((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_register\(13),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_h_register\(13),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|timer|read_mux_out[13]~37_combout\);

-- Location: FF_X58_Y33_N5
\inst|high_resolution_timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(6));

-- Location: LCCOMB_X58_Y33_N4
\inst|high_resolution_timer|read_mux_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~41_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(6) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(6),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~41_combout\);

-- Location: LCCOMB_X60_Y35_N16
\inst|timer|read_mux_out[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[6]~40_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(6)) # ((\inst|timer|Equal6~0_combout\ & \inst|timer|period_l_register\(6))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ & 
-- ((\inst|timer|period_l_register\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(6),
	datad => \inst|timer|period_l_register\(6),
	combout => \inst|timer|read_mux_out[6]~40_combout\);

-- Location: FF_X59_Y34_N31
\inst|timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(5));

-- Location: LCCOMB_X59_Y34_N30
\inst|timer|read_mux_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~44_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(5) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(5),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~44_combout\);

-- Location: LCCOMB_X60_Y34_N12
\inst|timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~0_combout\ = (\inst|timer|internal_counter\(1) & (\inst|timer|internal_counter\(2) & (!\inst|timer|internal_counter\(16) & \inst|timer|internal_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(1),
	datab => \inst|timer|internal_counter\(2),
	datac => \inst|timer|internal_counter\(16),
	datad => \inst|timer|internal_counter\(0),
	combout => \inst|timer|Equal0~0_combout\);

-- Location: LCCOMB_X60_Y34_N10
\inst|timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~5_combout\ = (!\inst|timer|internal_counter\(18) & (!\inst|timer|internal_counter\(17) & (!\inst|timer|internal_counter\(15) & !\inst|timer|internal_counter\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(18),
	datab => \inst|timer|internal_counter\(17),
	datac => \inst|timer|internal_counter\(15),
	datad => \inst|timer|internal_counter\(19),
	combout => \inst|timer|Equal0~5_combout\);

-- Location: FF_X60_Y34_N7
\inst|timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|Equal0~10_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LCCOMB_X54_Y34_N22
\inst|timer|period_l_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_wr_strobe~2_combout\ = (!\inst|timer_s1_translator|wait_latency_counter\(1) & !\inst|timer_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X54_Y34_N16
\inst|timer|period_l_wr_strobe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_wr_strobe~3_combout\ = (\inst|timer|period_l_wr_strobe~2_combout\ & (\inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ & (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \inst|addr_router_002|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~2_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\,
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|addr_router_002|Equal1~0_combout\,
	combout => \inst|timer|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X60_Y34_N8
\inst|timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|timeout_occurred~0_combout\ = (!\inst|timer|status_wr_strobe~2_combout\ & ((\inst|timer|timeout_occurred~q\) # ((!\inst|timer|delayed_unxcounter_is_zeroxx0~q\ & \inst|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \inst|timer|Equal0~10_combout\,
	datac => \inst|timer|timeout_occurred~q\,
	datad => \inst|timer|status_wr_strobe~2_combout\,
	combout => \inst|timer|timeout_occurred~0_combout\);

-- Location: LCCOMB_X50_Y47_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCCOMB_X50_Y44_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCCOMB_X49_Y44_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X46_Y48_N5
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X45_Y48_N6
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X39_Y36_N11
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~q\);

-- Location: LCCOMB_X38_Y37_N6
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~q\)) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & (((\inst|cmd_xbar_mux_001|saved_grant\(1)) # 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~q\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~11_combout\);

-- Location: LCCOMB_X54_Y34_N2
\inst|rsp_xbar_mux_002|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|WideOr1~0_combout\ = (\inst|timer_s1_translator|read_latency_shift_reg\(0)) # ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|WideOr1~0_combout\);

-- Location: LCCOMB_X53_Y34_N6
\inst|mm_clock_crossing_bridge_0|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|Add0~1_combout\ = \inst|mm_clock_crossing_bridge_0|pending_read_count\(2) $ (((\inst|mm_clock_crossing_bridge_0|pending_read_count\(0) & (\inst|mm_clock_crossing_bridge_0|pending_read_count\(1) & 
-- !\inst|rsp_xbar_mux_002|WideOr1~0_combout\)) # (!\inst|mm_clock_crossing_bridge_0|pending_read_count\(0) & (!\inst|mm_clock_crossing_bridge_0|pending_read_count\(1) & \inst|rsp_xbar_mux_002|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|pending_read_count\(0),
	datab => \inst|mm_clock_crossing_bridge_0|pending_read_count\(1),
	datac => \inst|mm_clock_crossing_bridge_0|pending_read_count\(2),
	datad => \inst|rsp_xbar_mux_002|WideOr1~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|Add0~1_combout\);

-- Location: LCCOMB_X53_Y34_N22
\inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0_combout\ = \inst|rsp_xbar_mux_002|WideOr1~0_combout\ $ (((\inst|mm_clock_crossing_bridge_0|m0_read~0_combout\ & \inst|limiter_001|nonposted_cmd_accepted~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	datac => \inst|limiter_001|nonposted_cmd_accepted~5_combout\,
	datad => \inst|rsp_xbar_mux_002|WideOr1~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|pending_read_count[2]~0_combout\);

-- Location: LCCOMB_X53_Y34_N2
\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\(0) = \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg\(0) $ 
-- (\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|dreg\(0),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[1].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|dreg\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_rd_ptr\(0));

-- Location: LCCOMB_X53_Y34_N0
\inst|mm_clock_crossing_bridge_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|Add0~2_combout\ = \inst|mm_clock_crossing_bridge_0|pending_read_count\(0) $ (\inst|mm_clock_crossing_bridge_0|pending_read_count\(1) $ (\inst|rsp_xbar_mux_002|WideOr1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|pending_read_count\(0),
	datac => \inst|mm_clock_crossing_bridge_0|pending_read_count\(1),
	datad => \inst|rsp_xbar_mux_002|WideOr1~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|Add0~2_combout\);

-- Location: FF_X54_Y34_N13
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\);

-- Location: LCCOMB_X54_Y34_N12
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\) # (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\,
	combout => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X54_Y34_N15
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\);

-- Location: LCCOMB_X54_Y34_N14
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\) # 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\,
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X54_Y34_N30
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\))))) # (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\);

-- Location: FF_X52_Y34_N11
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(2));

-- Location: FF_X52_Y34_N23
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(1));

-- Location: FF_X52_Y34_N3
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(0));

-- Location: FF_X49_Y44_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X49_Y44_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: FF_X39_Y36_N13
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]~q\);

-- Location: LCCOMB_X39_Y36_N12
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]~q\))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\);

-- Location: LCCOMB_X39_Y37_N20
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\ = ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst|sdram_controller|za_valid~q\)) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0_combout\);

-- Location: FF_X47_Y35_N3
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~q\);

-- Location: FF_X50_Y47_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X49_Y50_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(14),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: FF_X50_Y47_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X49_Y50_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(13),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: FF_X43_Y36_N13
\inst|crosser|clock_xer|in_data_buffer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crosser|clock_xer|in_data_buffer[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(1));

-- Location: LCCOMB_X56_Y33_N6
\inst|high_resolution_timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~2_combout\ = (!\inst|high_resolution_timer|internal_counter\(7) & (!\inst|high_resolution_timer|internal_counter\(8) & (!\inst|high_resolution_timer|internal_counter\(10) & 
-- !\inst|high_resolution_timer|internal_counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(7),
	datab => \inst|high_resolution_timer|internal_counter\(8),
	datac => \inst|high_resolution_timer|internal_counter\(10),
	datad => \inst|high_resolution_timer|internal_counter\(9),
	combout => \inst|high_resolution_timer|Equal0~2_combout\);

-- Location: LCCOMB_X56_Y33_N26
\inst|high_resolution_timer|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~5_combout\ = (!\inst|high_resolution_timer|internal_counter\(17) & (!\inst|high_resolution_timer|internal_counter\(18) & (!\inst|high_resolution_timer|internal_counter\(19) & 
-- !\inst|high_resolution_timer|internal_counter\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(17),
	datab => \inst|high_resolution_timer|internal_counter\(18),
	datac => \inst|high_resolution_timer|internal_counter\(19),
	datad => \inst|high_resolution_timer|internal_counter\(15),
	combout => \inst|high_resolution_timer|Equal0~5_combout\);

-- Location: LCCOMB_X55_Y32_N14
\inst|high_resolution_timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~9_combout\ = (!\inst|high_resolution_timer|internal_counter\(29) & (!\inst|high_resolution_timer|internal_counter\(30) & (!\inst|high_resolution_timer|internal_counter\(28) & 
-- !\inst|high_resolution_timer|internal_counter\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(29),
	datab => \inst|high_resolution_timer|internal_counter\(30),
	datac => \inst|high_resolution_timer|internal_counter\(28),
	datad => \inst|high_resolution_timer|internal_counter\(31),
	combout => \inst|high_resolution_timer|Equal0~9_combout\);

-- Location: FF_X56_Y33_N31
\inst|high_resolution_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|Equal0~10_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: FF_X50_Y46_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X49_Y45_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: FF_X50_Y47_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X49_Y45_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\);

-- Location: FF_X46_Y48_N7
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X46_Y48_N4
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X39_Y36_N7
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][102]~q\);

-- Location: LCCOMB_X39_Y36_N6
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & 
-- (((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][102]~q\)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][102]~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\);

-- Location: LCCOMB_X52_Y34_N22
\inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~1_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~1_combout\);

-- Location: LCCOMB_X52_Y34_N2
\inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~2_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~2_combout\);

-- Location: LCCOMB_X49_Y44_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X47_Y35_N21
\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add0~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(0));

-- Location: LCCOMB_X50_Y47_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X50_Y47_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X50_Y46_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X50_Y47_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCCOMB_X46_Y48_N6
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~10_combout\);

-- Location: LCCOMB_X47_Y35_N20
\inst|mm_clock_crossing_bridge_0|cmd_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add0~0_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0) $ (\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add0~0_combout\);

-- Location: LCCOMB_X38_Y39_N30
\inst|sdram_controller|Selector38~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector38~5_combout\ = (\inst|sdram_controller|Selector38~2_combout\) # ((!\inst|sdram_controller|m_count\(0) & (!\inst|sdram_controller|m_count\(1) & \inst|sdram_controller|m_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_count\(0),
	datab => \inst|sdram_controller|m_count\(1),
	datac => \inst|sdram_controller|Selector38~2_combout\,
	datad => \inst|sdram_controller|m_count\(2),
	combout => \inst|sdram_controller|Selector38~5_combout\);

-- Location: LCCOMB_X48_Y37_N10
\inst|cpu_jtag_debug_module_translator|wait_latency_counter~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|wait_latency_counter~7_combout\ = (\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ & ((\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ & !\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1))) # (!\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0) & 
-- ((\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|wait_latency_counter~7_combout\);

-- Location: LCCOMB_X49_Y38_N6
\inst|cpu|ic_fill_prevent_refill_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting~1_combout\,
	datab => \inst|cpu|M_ctrl_invalidate_i~q\,
	datac => \inst|cpu|ic_fill_prevent_refill~q\,
	datad => \inst|cpu|M_valid_from_E~q\,
	combout => \inst|cpu|ic_fill_prevent_refill_nxt~combout\);

-- Location: LCCOMB_X45_Y39_N28
\inst|rsp_xbar_mux_001|src_payload~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~83_combout\ = (\inst|rsp_xbar_mux_001|src_payload~39_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \inst|rsp_xbar_mux_001|src_payload~39_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~83_combout\);

-- Location: LCCOMB_X46_Y38_N2
\inst|rsp_xbar_mux_001|src_data[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[1]~8_combout\ = (\inst|rsp_xbar_mux_001|src_data[1]~4_combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ 
-- & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|rsp_xbar_mux_001|src_data[1]~4_combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[1]~8_combout\);

-- Location: LCCOMB_X47_Y40_N6
\inst|rsp_xbar_mux_001|src_payload~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~90_combout\ = (\inst|rsp_xbar_mux_001|src_payload~75_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & 
-- (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|rsp_xbar_mux_001|src_payload~75_combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	combout => \inst|rsp_xbar_mux_001|src_payload~90_combout\);

-- Location: LCCOMB_X57_Y43_N14
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(2) = \inst|cpu|M_ci_multi_src1\(5) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(5),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(2));

-- Location: LCCOMB_X57_Y39_N6
\inst|cpu|M_estatus_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datab => \inst|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\,
	datac => \inst|cpu|E_ctrl_cmp~q\,
	datad => \inst|cpu|E_br_result~0_combout\,
	combout => \inst|cpu|M_estatus_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X59_Y42_N30
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~14_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(16) $ (\inst|cpu|M_ci_multi_src1\(15) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	datac => \inst|cpu|M_ci_multi_src1\(15),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~14_combout\);

-- Location: LCCOMB_X58_Y43_N2
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~15_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\ $ (\inst|cpu|M_ci_multi_src1\(22) $ (\inst|crc_custom|wrapper_wiring|crc_value\(31) $ 
-- (\inst|cpu|M_ci_multi_src1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(22),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datad => \inst|cpu|M_ci_multi_src1\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[12]~15_combout\);

-- Location: LCCOMB_X58_Y42_N6
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~19_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(22) $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(2) $ (\inst|cpu|M_ci_multi_src1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(2),
	datad => \inst|cpu|M_ci_multi_src1\(9),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~19_combout\);

-- Location: LCCOMB_X50_Y42_N22
\inst|cpu|E_st_data[30]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	datac => \inst|cpu|E_iw\(3),
	datad => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	combout => \inst|cpu|E_st_data[30]~41_combout\);

-- Location: LCCOMB_X49_Y43_N6
\inst|cpu|E_st_data[29]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(3),
	datab => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	datad => \inst|cpu|E_iw\(4),
	combout => \inst|cpu|E_st_data[29]~42_combout\);

-- Location: LCCOMB_X54_Y44_N6
\inst|cpu|E_st_data[28]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|E_iw\(3),
	datad => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	combout => \inst|cpu|E_st_data[28]~43_combout\);

-- Location: LCCOMB_X55_Y43_N6
\inst|cpu|E_st_data[26]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	datab => \inst|cpu|E_iw\(3),
	datac => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	datad => \inst|cpu|E_iw\(4),
	combout => \inst|cpu|E_st_data[26]~45_combout\);

-- Location: LCCOMB_X47_Y42_N22
\inst|cpu|E_st_data[25]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	datab => \inst|cpu|E_iw\(3),
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	combout => \inst|cpu|E_st_data[25]~46_combout\);

-- Location: LCCOMB_X53_Y44_N6
\inst|cpu|E_st_data[24]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|E_st_data[24]~47_combout\);

-- Location: LCCOMB_X60_Y33_N0
\inst|timer|status_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|status_wr_strobe~2_combout\ = (\inst|timer|period_l_wr_strobe~3_combout\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|status_wr_strobe~2_combout\);

-- Location: LCCOMB_X53_Y33_N30
\inst|limiter_001|nonposted_cmd_accepted\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|nonposted_cmd_accepted~combout\ = (\inst|mm_clock_crossing_bridge_0|m0_read~0_combout\ & (\inst|limiter_001|nonposted_cmd_accepted~5_combout\ & ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\) # 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37),
	datab => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datad => \inst|limiter_001|nonposted_cmd_accepted~5_combout\,
	combout => \inst|limiter_001|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X56_Y38_N6
\inst|cpu|D_wr_dst_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_wr_dst_reg~7_combout\);

-- Location: LCCOMB_X58_Y38_N4
\inst|cpu|D_ctrl_flush_pipe_always~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(5),
	combout => \inst|cpu|D_ctrl_flush_pipe_always~6_combout\);

-- Location: LCCOMB_X58_Y38_N30
\inst|cpu|D_ctrl_flush_pipe_always~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(1),
	datab => \inst|cpu|D_ctrl_flush_pipe_always~6_combout\,
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(4),
	combout => \inst|cpu|D_ctrl_flush_pipe_always~17_combout\);

-- Location: LCCOMB_X39_Y50_N10
\inst|sdram_controller|refresh_counter[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter[10]~10_combout\ = !\inst|sdram_controller|Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller|Add0~20_combout\,
	combout => \inst|sdram_controller|refresh_counter[10]~10_combout\);

-- Location: LCCOMB_X46_Y35_N2
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X56_Y44_N22
\inst|crc_custom|wrapper_wiring|readdata[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[7]~0_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(24),
	combout => \inst|crc_custom|wrapper_wiring|readdata[7]~0_combout\);

-- Location: LCCOMB_X56_Y44_N26
\inst|crc_custom|wrapper_wiring|readdata[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[2]~3_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	combout => \inst|crc_custom|wrapper_wiring|readdata[2]~3_combout\);

-- Location: LCCOMB_X57_Y43_N24
\inst|crc_custom|wrapper_wiring|readdata[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[1]~4_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	combout => \inst|crc_custom|wrapper_wiring|readdata[1]~4_combout\);

-- Location: LCCOMB_X57_Y42_N0
\inst|crc_custom|wrapper_wiring|readdata[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[27]~6_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(4),
	combout => \inst|crc_custom|wrapper_wiring|readdata[27]~6_combout\);

-- Location: LCCOMB_X57_Y42_N18
\inst|crc_custom|wrapper_wiring|readdata[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[23]~10_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(8),
	combout => \inst|crc_custom|wrapper_wiring|readdata[23]~10_combout\);

-- Location: LCCOMB_X55_Y44_N10
\inst|crc_custom|wrapper_wiring|readdata[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[21]~12_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(10),
	combout => \inst|crc_custom|wrapper_wiring|readdata[21]~12_combout\);

-- Location: LCCOMB_X59_Y40_N8
\inst|crc_custom|wrapper_wiring|readdata[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[20]~13_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(11),
	combout => \inst|crc_custom|wrapper_wiring|readdata[20]~13_combout\);

-- Location: LCCOMB_X55_Y44_N28
\inst|crc_custom|wrapper_wiring|readdata[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[19]~14_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(12),
	combout => \inst|crc_custom|wrapper_wiring|readdata[19]~14_combout\);

-- Location: LCCOMB_X55_Y44_N30
\inst|crc_custom|wrapper_wiring|readdata[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[18]~15_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(13),
	combout => \inst|crc_custom|wrapper_wiring|readdata[18]~15_combout\);

-- Location: LCCOMB_X56_Y43_N24
\inst|crc_custom|wrapper_wiring|readdata[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[15]~18_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	combout => \inst|crc_custom|wrapper_wiring|readdata[15]~18_combout\);

-- Location: LCCOMB_X56_Y43_N26
\inst|crc_custom|wrapper_wiring|readdata[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[14]~19_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(17),
	combout => \inst|crc_custom|wrapper_wiring|readdata[14]~19_combout\);

-- Location: LCCOMB_X56_Y44_N2
\inst|crc_custom|wrapper_wiring|readdata[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[13]~20_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(18),
	combout => \inst|crc_custom|wrapper_wiring|readdata[13]~20_combout\);

-- Location: LCCOMB_X60_Y44_N24
\inst|crc_custom|wrapper_wiring|readdata[12]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[12]~21_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(19),
	combout => \inst|crc_custom|wrapper_wiring|readdata[12]~21_combout\);

-- Location: LCCOMB_X55_Y44_N12
\inst|crc_custom|wrapper_wiring|readdata[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[9]~24_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	combout => \inst|crc_custom|wrapper_wiring|readdata[9]~24_combout\);

-- Location: LCCOMB_X56_Y44_N12
\inst|crc_custom|wrapper_wiring|readdata[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[8]~25_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	combout => \inst|crc_custom|wrapper_wiring|readdata[8]~25_combout\);

-- Location: LCCOMB_X56_Y43_N4
\inst|crc_custom|wrapper_wiring|readdata[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[5]~27_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	combout => \inst|crc_custom|wrapper_wiring|readdata[5]~27_combout\);

-- Location: LCCOMB_X57_Y41_N2
\inst|crc_custom|wrapper_wiring|readdata[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[31]~28_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(0),
	combout => \inst|crc_custom|wrapper_wiring|readdata[31]~28_combout\);

-- Location: LCCOMB_X60_Y43_N0
\inst|crc_custom|wrapper_wiring|readdata[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[30]~29_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(1),
	combout => \inst|crc_custom|wrapper_wiring|readdata[30]~29_combout\);

-- Location: LCCOMB_X55_Y44_N6
\inst|crc_custom|wrapper_wiring|readdata[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[28]~31_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(3),
	combout => \inst|crc_custom|wrapper_wiring|readdata[28]~31_combout\);

-- Location: LCCOMB_X47_Y40_N12
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: LCCOMB_X47_Y44_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|src_payload~3_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]~1_combout\);

-- Location: LCCOMB_X46_Y46_N8
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X53_Y34_N26
\inst|mm_clock_crossing_bridge_0|pending_read_count[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|pending_read_count[0]~1_combout\ = !\inst|mm_clock_crossing_bridge_0|pending_read_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|pending_read_count\(0),
	combout => \inst|mm_clock_crossing_bridge_0|pending_read_count[0]~1_combout\);

-- Location: LCCOMB_X56_Y33_N28
\inst|high_resolution_timer|counter_snapshot[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[3]~0_combout\ = !\inst|high_resolution_timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|high_resolution_timer|internal_counter\(3),
	combout => \inst|high_resolution_timer|counter_snapshot[3]~0_combout\);

-- Location: LCCOMB_X60_Y34_N20
\inst|timer|counter_snapshot[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[3]~0_combout\ = !\inst|timer|internal_counter\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(3),
	combout => \inst|timer|counter_snapshot[3]~0_combout\);

-- Location: LCCOMB_X61_Y34_N22
\inst|timer|counter_snapshot[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[10]~2_combout\ = !\inst|timer|internal_counter\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer|internal_counter\(10),
	combout => \inst|timer|counter_snapshot[10]~2_combout\);

-- Location: LCCOMB_X60_Y34_N28
\inst|timer|counter_snapshot[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[1]~3_combout\ = !\inst|timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer|internal_counter\(1),
	combout => \inst|timer|counter_snapshot[1]~3_combout\);

-- Location: LCCOMB_X61_Y34_N20
\inst|timer|counter_snapshot[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[9]~4_combout\ = !\inst|timer|internal_counter\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(9),
	combout => \inst|timer|counter_snapshot[9]~4_combout\);

-- Location: LCCOMB_X60_Y34_N24
\inst|timer|counter_snapshot[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[0]~5_combout\ = !\inst|timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(0),
	combout => \inst|timer|counter_snapshot[0]~5_combout\);

-- Location: JTAG_X1_Y37_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X46_Y51_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: FF_X45_Y51_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: FF_X45_Y51_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: FF_X45_Y51_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: FF_X45_Y51_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: FF_X45_Y51_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	asdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCCOMB_X46_Y51_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: FF_X46_Y51_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: FF_X50_Y51_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X45_Y51_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X45_Y51_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\);

-- Location: LCCOMB_X45_Y51_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\);

-- Location: LCCOMB_X45_Y51_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: LCCOMB_X45_Y51_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCCOMB_X46_Y51_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: FF_X46_Y51_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCCOMB_X50_Y51_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\);

-- Location: LCCOMB_X50_Y51_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCCOMB_X46_Y51_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: FF_X46_Y51_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCCOMB_X46_Y51_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: FF_X47_Y52_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X47_Y52_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X47_Y52_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X48_Y51_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X48_Y51_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X48_Y51_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X48_Y51_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: LCCOMB_X47_Y50_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\);

-- Location: LCCOMB_X47_Y51_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: FF_X48_Y52_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X47_Y52_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X48_Y52_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X47_Y52_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X48_Y52_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X47_Y52_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: FF_X48_Y51_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X48_Y51_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X48_Y51_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X48_Y51_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X48_Y51_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X48_Y51_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: FF_X48_Y51_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X48_Y51_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout\);

-- Location: LCCOMB_X47_Y51_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X47_Y49_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y51_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\);

-- Location: LCCOMB_X45_Y51_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LCCOMB_X45_Y51_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: FF_X46_Y51_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X45_Y51_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7_combout\);

-- Location: LCCOMB_X46_Y51_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X46_Y51_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X47_Y52_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCCOMB_X48_Y52_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: FF_X50_Y51_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: FF_X49_Y51_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X49_Y51_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X48_Y51_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\);

-- Location: LCCOMB_X47_Y52_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X48_Y52_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LCCOMB_X48_Y52_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LCCOMB_X48_Y52_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X48_Y51_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X48_Y51_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X48_Y51_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout\);

-- Location: LCCOMB_X48_Y51_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X45_Y51_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LCCOMB_X47_Y50_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11_combout\);

-- Location: FF_X47_Y49_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X47_Y50_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X47_Y50_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCCOMB_X47_Y50_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCCOMB_X45_Y51_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LCCOMB_X45_Y51_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X45_Y51_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: FF_X46_Y51_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X47_Y52_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X47_Y52_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6_combout\);

-- Location: FF_X50_Y51_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X50_Y51_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCCOMB_X49_Y51_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X49_Y51_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X49_Y51_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X49_Y51_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X49_Y51_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\);

-- Location: FF_X47_Y49_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X47_Y50_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\);

-- Location: LCCOMB_X45_Y51_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X46_Y51_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: FF_X46_Y51_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: FF_X50_Y51_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X50_Y51_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCCOMB_X50_Y51_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X50_Y51_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X49_Y51_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\);

-- Location: FF_X49_Y51_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X49_Y51_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X47_Y49_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X45_Y51_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X45_Y51_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: FF_X46_Y51_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X50_Y51_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X49_Y51_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X49_Y51_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~18_combout\);

-- Location: FF_X47_Y49_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X47_Y51_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~18_combout\);

-- Location: IOIBUF_X0_Y30_N8
\SDRAM_DQ[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(31),
	o => \SDRAM_DQ[31]~input_o\);

-- Location: IOIBUF_X0_Y32_N15
\SDRAM_DQ[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(29),
	o => \SDRAM_DQ[29]~input_o\);

-- Location: IOIBUF_X0_Y45_N22
\SDRAM_DQ[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(22),
	o => \SDRAM_DQ[22]~input_o\);

-- Location: IOIBUF_X0_Y52_N22
\SDRAM_DQ[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(21),
	o => \SDRAM_DQ[21]~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\SDRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(15),
	o => \SDRAM_DQ[15]~input_o\);

-- Location: CLKCTRL_G3
\INPUT_CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \INPUT_CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \INPUT_CLOCK~inputclkctrl_outclk\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X45_Y48_N16
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(9),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: LCCOMB_X45_Y48_N14
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(8),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: LCCOMB_X59_Y34_N12
\inst|timer|counter_snapshot[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[20]~feeder_combout\ = \inst|timer|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(20),
	combout => \inst|timer|counter_snapshot[20]~feeder_combout\);

-- Location: LCCOMB_X61_Y32_N26
\inst|timer|counter_snapshot[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[30]~feeder_combout\ = \inst|timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(30),
	combout => \inst|timer|counter_snapshot[30]~feeder_combout\);

-- Location: LCCOMB_X58_Y34_N12
\inst|high_resolution_timer|counter_snapshot[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[23]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(23),
	combout => \inst|high_resolution_timer|counter_snapshot[23]~feeder_combout\);

-- Location: LCCOMB_X56_Y33_N0
\inst|high_resolution_timer|counter_snapshot[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[2]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(2),
	combout => \inst|high_resolution_timer|counter_snapshot[2]~feeder_combout\);

-- Location: LCCOMB_X56_Y33_N12
\inst|high_resolution_timer|counter_snapshot[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[1]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(1),
	combout => \inst|high_resolution_timer|counter_snapshot[1]~feeder_combout\);

-- Location: LCCOMB_X55_Y32_N16
\inst|high_resolution_timer|counter_snapshot[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[30]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(30),
	combout => \inst|high_resolution_timer|counter_snapshot[30]~feeder_combout\);

-- Location: LCCOMB_X43_Y36_N12
\inst|crosser|clock_xer|in_data_buffer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|in_data_buffer[1]~feeder_combout\ = \inst|cpu|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(1),
	combout => \inst|crosser|clock_xer|in_data_buffer[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y42_N12
\inst|jtag_uart|ien_AF~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ien_AF~feeder_combout\ = \inst|cpu|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(0),
	combout => \inst|jtag_uart|ien_AF~feeder_combout\);

-- Location: LCCOMB_X43_Y40_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[47]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(49)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(49),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout\);

-- Location: LCCOMB_X56_Y39_N16
\inst|cpu|M_ienable_reg_irq16~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\,
	combout => \inst|cpu|M_ienable_reg_irq16~feeder_combout\);

-- Location: LCCOMB_X50_Y38_N16
\inst|cpu|M_iw[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_iw\(0),
	combout => \inst|cpu|M_iw[0]~feeder_combout\);

-- Location: LCCOMB_X54_Y39_N18
\inst|cpu|M_iw[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_iw\(15),
	combout => \inst|cpu|M_iw[15]~feeder_combout\);

-- Location: LCCOMB_X42_Y39_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[45]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(47)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(47),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout\);

-- Location: LCCOMB_X42_Y38_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\ = \inst|sdram_controller|comb~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller|comb~1_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[34]~feeder_combout\);

-- Location: LCCOMB_X54_Y35_N2
\inst|cpu|E_pc[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(9),
	combout => \inst|cpu|E_pc[9]~feeder_combout\);

-- Location: LCCOMB_X54_Y35_N12
\inst|cpu|E_pc[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(23),
	combout => \inst|cpu|E_pc[23]~feeder_combout\);

-- Location: LCCOMB_X55_Y36_N24
\inst|cpu|E_pc[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(12),
	combout => \inst|cpu|E_pc[12]~feeder_combout\);

-- Location: LCCOMB_X55_Y36_N12
\inst|cpu|E_pc[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(11),
	combout => \inst|cpu|E_pc[11]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N4
\inst|cpu|E_iw[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_iw\(23),
	combout => \inst|cpu|E_iw[23]~feeder_combout\);

-- Location: LCCOMB_X50_Y35_N2
\inst|cpu|E_iw[25]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_iw\(25),
	combout => \inst|cpu|E_iw[25]~feeder_combout\);

-- Location: LCCOMB_X49_Y42_N4
\inst|cpu|E_iw[17]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_iw\(17),
	combout => \inst|cpu|E_iw[17]~feeder_combout\);

-- Location: LCCOMB_X53_Y39_N16
\inst|cpu|E_pc[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(8),
	combout => \inst|cpu|E_pc[8]~feeder_combout\);

-- Location: LCCOMB_X50_Y37_N26
\inst|cpu|E_pc[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(7),
	combout => \inst|cpu|E_pc[7]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N6
\inst|cpu|E_pc[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(5),
	combout => \inst|cpu|E_pc[5]~feeder_combout\);

-- Location: LCCOMB_X55_Y37_N10
\inst|cpu|E_pc[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(4),
	combout => \inst|cpu|E_pc[4]~feeder_combout\);

-- Location: LCCOMB_X56_Y37_N10
\inst|cpu|E_pc[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(3),
	combout => \inst|cpu|E_pc[3]~feeder_combout\);

-- Location: LCCOMB_X54_Y39_N28
\inst|cpu|E_pc[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(2),
	combout => \inst|cpu|E_pc[2]~feeder_combout\);

-- Location: LCCOMB_X52_Y35_N28
\inst|cpu|E_pc[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(1),
	combout => \inst|cpu|E_pc[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y48_N30
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: LCCOMB_X52_Y34_N10
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[2]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[2]~feeder_combout\);

-- Location: LCCOMB_X49_Y48_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]~feeder_combout\);

-- Location: LCCOMB_X48_Y46_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCCOMB_X46_Y46_N10
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read1~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|read2~feeder_combout\);

-- Location: LCCOMB_X46_Y43_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~8_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[23]~feeder_combout\);

-- Location: LCCOMB_X46_Y43_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[21]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~10_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[21]~feeder_combout\);

-- Location: LCCOMB_X43_Y37_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[3]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~28_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[3]~feeder_combout\);

-- Location: LCCOMB_X48_Y48_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCCOMB_X56_Y35_N2
\inst|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\ = \inst|irq_synchronizer|sync|sync[0].u|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|irq_synchronizer|sync|sync[0].u|dreg\(0),
	combout => \inst|irq_synchronizer|sync|sync[0].u|dreg[1]~feeder_combout\);

-- Location: LCCOMB_X56_Y35_N12
\inst|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\ = \inst|irq_synchronizer|sync|sync[0].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|irq_synchronizer|sync|sync[0].u|din_s1~q\,
	combout => \inst|irq_synchronizer|sync|sync[0].u|dreg[0]~feeder_combout\);

-- Location: LCCOMB_X45_Y48_N28
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(5),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y48_N8
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(7),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: LCCOMB_X45_Y48_N18
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(6),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: LCCOMB_X40_Y36_N8
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\ = \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]~feeder_combout\);

-- Location: LCCOMB_X40_Y36_N10
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\ = \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y33_N30
\inst|timer_s1_translator|av_readdata_pre[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_readdata_pre[0]~feeder_combout\ = \inst|timer|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|readdata\(0),
	combout => \inst|timer_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: LCCOMB_X57_Y44_N16
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(2),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: LCCOMB_X52_Y34_N6
\inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: LCCOMB_X39_Y36_N0
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~feeder_combout\ = \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12_combout\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][85]~feeder_combout\);

-- Location: LCCOMB_X48_Y35_N12
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~q\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg[0]~feeder_combout\);

-- Location: LCCOMB_X43_Y36_N2
\inst|crosser|clock_xer|out_data_buffer[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|out_data_buffer[1]~feeder_combout\ = \inst|crosser|clock_xer|in_data_buffer\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crosser|clock_xer|in_data_buffer\(1),
	combout => \inst|crosser|clock_xer|out_data_buffer[1]~feeder_combout\);

-- Location: LCCOMB_X39_Y36_N10
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~feeder_combout\ = \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13_combout\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][102]~feeder_combout\);

-- Location: LCCOMB_X47_Y35_N2
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(0),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: LCCOMB_X45_Y48_N12
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: LCCOMB_X46_Y51_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X47_Y49_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCCOMB_X46_Y51_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCCOMB_X47_Y49_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: LCCOMB_X46_Y51_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: LCCOMB_X46_Y51_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: LCCOMB_X42_Y36_N26
\inst|pll_pll_slave_translator|waitrequest_reset_override~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|pll_pll_slave_translator|waitrequest_reset_override~feeder_combout\);

-- Location: IOOBUF_X0_Y14_N2
\SDRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_cmd\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_CAS_N);

-- Location: IOOBUF_X0_Y10_N16
\SDRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_SDRAM_CKE);

-- Location: IOOBUF_X0_Y33_N23
\SDRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_cmd\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_CS_N);

-- Location: IOOBUF_X0_Y25_N23
\SDRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_cmd\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_RAS_N);

-- Location: IOOBUF_X0_Y16_N23
\SDRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_cmd\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_WE_N);

-- Location: IOOBUF_X5_Y0_N23
\SDRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_outclk\,
	devoe => ww_devoe,
	o => ww_SDRAM_CLK);

-- Location: IOOBUF_X74_Y73_N23
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(7),
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X72_Y73_N23
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(6),
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X74_Y73_N16
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(5),
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X72_Y73_N16
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(4),
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X85_Y73_N23
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(3),
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X83_Y73_N2
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(2),
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X111_Y73_N9
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(1),
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X107_Y73_N9
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|led_out|data_out\(0),
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOOBUF_X0_Y11_N23
\SDRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(12),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(12));

-- Location: IOOBUF_X0_Y10_N23
\SDRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(11),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(11));

-- Location: IOOBUF_X0_Y32_N23
\SDRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(10),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(10));

-- Location: IOOBUF_X0_Y13_N9
\SDRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(9),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(9));

-- Location: IOOBUF_X0_Y12_N16
\SDRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(8),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(8));

-- Location: IOOBUF_X0_Y9_N16
\SDRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(7),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(7));

-- Location: IOOBUF_X0_Y12_N23
\SDRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(6),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(6));

-- Location: IOOBUF_X0_Y11_N16
\SDRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(5),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(5));

-- Location: IOOBUF_X0_Y15_N16
\SDRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(4),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(4));

-- Location: IOOBUF_X0_Y42_N2
\SDRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(3));

-- Location: IOOBUF_X0_Y18_N23
\SDRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(2));

-- Location: IOOBUF_X0_Y15_N23
\SDRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(1));

-- Location: IOOBUF_X0_Y34_N2
\SDRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_addr\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_ADDR(0));

-- Location: IOOBUF_X0_Y33_N16
\SDRAM_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_bank\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_BA(1));

-- Location: IOOBUF_X0_Y18_N16
\SDRAM_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_bank\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_BA(0));

-- Location: IOOBUF_X0_Y42_N9
\SDRAM_DQM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_dqm\(3),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(3));

-- Location: IOOBUF_X0_Y48_N2
\SDRAM_DQM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_dqm\(2),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(2));

-- Location: IOOBUF_X0_Y14_N9
\SDRAM_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_dqm\(1),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(1));

-- Location: IOOBUF_X0_Y30_N2
\SDRAM_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_dqm\(0),
	devoe => ww_devoe,
	o => ww_SDRAM_DQM(0));

-- Location: IOOBUF_X0_Y30_N9
\SDRAM_DQ[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(31),
	oe => \inst|sdram_controller|ALT_INV_oe~q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(31));

-- Location: IOOBUF_X0_Y34_N16
\SDRAM_DQ[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(30),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(30));

-- Location: IOOBUF_X0_Y32_N16
\SDRAM_DQ[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(29),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(29));

-- Location: IOOBUF_X0_Y34_N23
\SDRAM_DQ[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(28),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(28));

-- Location: IOOBUF_X0_Y35_N2
\SDRAM_DQ[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(27),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_4_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(27));

-- Location: IOOBUF_X0_Y35_N9
\SDRAM_DQ[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(26),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_5_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(26));

-- Location: IOOBUF_X0_Y35_N16
\SDRAM_DQ[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(25),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_6_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(25));

-- Location: IOOBUF_X0_Y24_N2
\SDRAM_DQ[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(24),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_7_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(24));

-- Location: IOOBUF_X0_Y47_N16
\SDRAM_DQ[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(23),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_8_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(23));

-- Location: IOOBUF_X0_Y45_N23
\SDRAM_DQ[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(22),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_9_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(22));

-- Location: IOOBUF_X0_Y52_N23
\SDRAM_DQ[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(21),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_10_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(21));

-- Location: IOOBUF_X0_Y46_N16
\SDRAM_DQ[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(20),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_11_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(20));

-- Location: IOOBUF_X0_Y46_N23
\SDRAM_DQ[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(19),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_12_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(19));

-- Location: IOOBUF_X0_Y43_N16
\SDRAM_DQ[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(18),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_13_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(18));

-- Location: IOOBUF_X0_Y48_N9
\SDRAM_DQ[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(17),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_14_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(17));

-- Location: IOOBUF_X0_Y45_N16
\SDRAM_DQ[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(16),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_15_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(16));

-- Location: IOOBUF_X0_Y24_N23
\SDRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(15),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_16_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(15));

-- Location: IOOBUF_X0_Y21_N23
\SDRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(14),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_17_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(14));

-- Location: IOOBUF_X0_Y23_N16
\SDRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(13),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_18_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(13));

-- Location: IOOBUF_X0_Y27_N16
\SDRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(12),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_19_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(12));

-- Location: IOOBUF_X0_Y19_N9
\SDRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(11),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_20_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(11));

-- Location: IOOBUF_X0_Y27_N23
\SDRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(10),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_21_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(10));

-- Location: IOOBUF_X0_Y24_N9
\SDRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(9),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_22_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(9));

-- Location: IOOBUF_X0_Y24_N16
\SDRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(8),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_23_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(8));

-- Location: IOOBUF_X0_Y34_N9
\SDRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(7),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_24_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(7));

-- Location: IOOBUF_X0_Y28_N23
\SDRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(6),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_25_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(6));

-- Location: IOOBUF_X0_Y28_N16
\SDRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(5),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_26_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(5));

-- Location: IOOBUF_X0_Y29_N23
\SDRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(4),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_27_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(4));

-- Location: IOOBUF_X0_Y25_N16
\SDRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(3),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_28_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(3));

-- Location: IOOBUF_X0_Y29_N16
\SDRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(2),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_29_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(2));

-- Location: IOOBUF_X0_Y26_N16
\SDRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(1),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_30_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(1));

-- Location: IOOBUF_X0_Y13_N2
\SDRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|sdram_controller|m_data\(0),
	oe => \inst|sdram_controller|ALT_INV_oe~_Duplicate_31_q\,
	devoe => ww_devoe,
	o => SDRAM_DQ(0));

-- Location: IOOBUF_X0_Y37_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y36_N15
\INPUT_CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INPUT_CLOCK,
	o => \INPUT_CLOCK~input_o\);

-- Location: CLKCTRL_G2
\inst|pll|sd1|wire_pll7_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X40_Y50_N4
\inst|sdram_controller|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~2_combout\ = (\inst|sdram_controller|refresh_counter\(1) & (\inst|sdram_controller|Add0~1\ & VCC)) # (!\inst|sdram_controller|refresh_counter\(1) & (!\inst|sdram_controller|Add0~1\))
-- \inst|sdram_controller|Add0~3\ = CARRY((!\inst|sdram_controller|refresh_counter\(1) & !\inst|sdram_controller|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(1),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~1\,
	combout => \inst|sdram_controller|Add0~2_combout\,
	cout => \inst|sdram_controller|Add0~3\);

-- Location: LCCOMB_X39_Y42_N2
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y39_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y40_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X47_Y51_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X47_Y51_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X46_Y49_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X46_Y49_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X45_Y49_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X45_Y49_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X46_Y49_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X46_Y49_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X45_Y49_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X45_Y49_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X46_Y49_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X46_Y49_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X46_Y49_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X46_Y49_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X47_Y50_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X47_Y50_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X47_Y50_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X47_Y50_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X47_Y51_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X47_Y51_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X47_Y51_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X47_Y51_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X47_Y51_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X47_Y51_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X50_Y51_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X50_Y51_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X50_Y51_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X48_Y51_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X46_Y49_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X46_Y49_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X46_Y49_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X46_Y49_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X46_Y49_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X46_Y49_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X46_Y49_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X46_Y49_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: FF_X47_Y49_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCCOMB_X46_Y49_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X46_Y49_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X46_Y49_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X46_Y49_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCCOMB_X47_Y49_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X47_Y49_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X47_Y49_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCCOMB_X46_Y49_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X46_Y49_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCCOMB_X46_Y49_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X46_Y49_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X46_Y49_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X46_Y49_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X46_Y49_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X46_Y49_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X46_Y49_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X46_Y49_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X47_Y49_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X48_Y49_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X48_Y49_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X47_Y50_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X47_Y50_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: LCCOMB_X47_Y49_N24
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X48_Y52_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X48_Y52_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \~GND~combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\);

-- Location: LCCOMB_X48_Y52_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X48_Y52_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X47_Y52_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\);

-- Location: FF_X47_Y52_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LCCOMB_X47_Y51_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X47_Y52_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\);

-- Location: FF_X47_Y52_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LCCOMB_X47_Y50_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X48_Y52_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X47_Y52_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\);

-- Location: FF_X47_Y52_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X48_Y52_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\);

-- Location: FF_X48_Y52_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X48_Y52_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X48_Y38_N28
\inst|cpu|M_status_reg_pie~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_write_nxt~0_combout\,
	datab => \inst|cpu|E_valid~1_combout\,
	datac => \inst|cpu|M_shift_rot_stall~q\,
	datad => \inst|cpu|W_stall~0_combout\,
	combout => \inst|cpu|M_status_reg_pie~0_combout\);

-- Location: FF_X49_Y35_N1
\inst|cpu|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ic_fill_starting~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_ic_fill_starting_d1~q\);

-- Location: FF_X49_Y35_N17
\inst|cpu|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_inst_ram_hit~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw_valid~q\);

-- Location: FF_X48_Y38_N27
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\);

-- Location: LCCOMB_X48_Y38_N2
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_write_nxt~0_combout\,
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|rden_b_store~q\,
	datad => \inst|cpu|W_stall~0_combout\,
	combout => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\);

-- Location: IOIBUF_X0_Y13_N1
\SDRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(0),
	o => \SDRAM_DQ[0]~input_o\);

-- Location: FF_X0_Y13_N3
\inst|sdram_controller|za_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[0]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(0));

-- Location: LCCOMB_X50_Y50_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCCOMB_X47_Y50_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\);

-- Location: LCCOMB_X47_Y52_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\);

-- Location: FF_X47_Y52_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X48_Y52_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LCCOMB_X48_Y51_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X48_Y52_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X47_Y52_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LCCOMB_X48_Y50_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\);

-- Location: LCCOMB_X47_Y52_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X47_Y52_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X47_Y52_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\);

-- Location: FF_X47_Y52_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LCCOMB_X48_Y52_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: FF_X48_Y52_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X47_Y52_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X47_Y52_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: LCCOMB_X49_Y50_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\);

-- Location: FF_X50_Y50_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~32_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X50_Y50_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: FF_X50_Y50_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~34_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[36]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X48_Y50_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCCOMB_X47_Y51_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCCOMB_X47_Y51_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X48_Y49_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: FF_X48_Y49_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X47_Y51_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X47_Y51_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X47_Y51_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X48_Y48_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: FF_X48_Y50_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LCCOMB_X49_Y50_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.100~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X49_Y50_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X50_Y50_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCCOMB_X49_Y50_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~22_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~23_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: FF_X49_Y50_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~24_combout\,
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X48_Y48_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X48_Y48_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X48_Y48_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|din_s1~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X48_Y48_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X48_Y48_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_udr~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer2|dreg\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X48_Y48_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X48_Y46_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X50_Y48_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X50_Y48_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~47_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCCOMB_X49_Y50_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\);

-- Location: FF_X50_Y48_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~48_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X49_Y48_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: FF_X49_Y48_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X49_Y50_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(36),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X49_Y50_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: FF_X48_Y48_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X48_Y48_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X48_Y48_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X48_Y48_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|sync2_uir~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X48_Y48_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X48_Y48_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: FF_X48_Y48_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: LCCOMB_X48_Y48_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X50_Y47_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X50_Y47_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24));

-- Location: FF_X48_Y48_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X48_Y46_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X36_Y38_N28
\inst|sdram_controller|i_next.000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|i_next.000~0_combout\ = (\inst|sdram_controller|i_next.000~q\) # ((!\inst|sdram_controller|i_state.011~q\ & (!\inst|sdram_controller|i_state.101~q\ & \inst|sdram_controller|i_state.000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.011~q\,
	datab => \inst|sdram_controller|i_state.101~q\,
	datac => \inst|sdram_controller|i_next.000~q\,
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|i_next.000~0_combout\);

-- Location: FF_X36_Y38_N29
\inst|sdram_controller|i_next.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|i_next.000~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_next.000~q\);

-- Location: LCCOMB_X36_Y38_N6
\inst|sdram_controller|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector7~0_combout\ = (\inst|sdram_controller|Selector12~0_combout\ & (\inst|sdram_controller|i_next.000~q\ & ((\inst|sdram_controller|Equal0~4_combout\) # (\inst|sdram_controller|i_state.000~q\)))) # 
-- (!\inst|sdram_controller|Selector12~0_combout\ & ((\inst|sdram_controller|Equal0~4_combout\) # ((\inst|sdram_controller|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector12~0_combout\,
	datab => \inst|sdram_controller|Equal0~4_combout\,
	datac => \inst|sdram_controller|i_state.000~q\,
	datad => \inst|sdram_controller|i_next.000~q\,
	combout => \inst|sdram_controller|Selector7~0_combout\);

-- Location: FF_X36_Y38_N7
\inst|sdram_controller|i_state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector7~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_state.000~q\);

-- Location: LCCOMB_X36_Y38_N12
\inst|sdram_controller|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector8~0_combout\ = (\inst|sdram_controller|Equal0~4_combout\ & !\inst|sdram_controller|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Equal0~4_combout\,
	datac => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector8~0_combout\);

-- Location: FF_X36_Y38_N13
\inst|sdram_controller|i_state.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector8~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_state.001~q\);

-- Location: LCCOMB_X35_Y38_N18
\inst|sdram_controller|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector16~0_combout\ = (\inst|sdram_controller|i_next.010~q\ & ((\inst|sdram_controller|i_state.101~q\) # ((\inst|sdram_controller|i_state.011~q\) # (!\inst|sdram_controller|i_state.000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.101~q\,
	datab => \inst|sdram_controller|i_state.011~q\,
	datac => \inst|sdram_controller|i_next.010~q\,
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector16~0_combout\);

-- Location: LCCOMB_X35_Y38_N24
\inst|sdram_controller|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector16~1_combout\ = (\inst|sdram_controller|Selector16~0_combout\) # ((\inst|sdram_controller|i_state.001~q\) # ((!\inst|sdram_controller|Selector18~0_combout\ & \inst|sdram_controller|i_state.010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector18~0_combout\,
	datab => \inst|sdram_controller|Selector16~0_combout\,
	datac => \inst|sdram_controller|i_state.001~q\,
	datad => \inst|sdram_controller|i_state.010~q\,
	combout => \inst|sdram_controller|Selector16~1_combout\);

-- Location: FF_X35_Y38_N25
\inst|sdram_controller|i_next.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector16~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_next.010~q\);

-- Location: LCCOMB_X35_Y38_N26
\inst|sdram_controller|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector9~0_combout\ = (!\inst|sdram_controller|i_count\(2) & (\inst|sdram_controller|i_next.010~q\ & (!\inst|sdram_controller|i_count\(1) & \inst|sdram_controller|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_count\(2),
	datab => \inst|sdram_controller|i_next.010~q\,
	datac => \inst|sdram_controller|i_count\(1),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector9~0_combout\);

-- Location: FF_X35_Y38_N27
\inst|sdram_controller|i_state.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector9~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_state.010~q\);

-- Location: LCCOMB_X35_Y38_N14
\inst|sdram_controller|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector15~0_combout\ = (!\inst|sdram_controller|i_state.001~q\ & !\inst|sdram_controller|i_state.010~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|i_state.001~q\,
	datac => \inst|sdram_controller|i_state.010~q\,
	combout => \inst|sdram_controller|Selector15~0_combout\);

-- Location: LCCOMB_X35_Y38_N6
\inst|sdram_controller|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector15~1_combout\ = (\inst|sdram_controller|i_state.011~q\ & (\inst|sdram_controller|i_count\(0) $ (((\inst|sdram_controller|i_count\(2)) # (\inst|sdram_controller|i_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_count\(2),
	datab => \inst|sdram_controller|i_count\(0),
	datac => \inst|sdram_controller|i_count\(1),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector15~1_combout\);

-- Location: LCCOMB_X35_Y38_N28
\inst|sdram_controller|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector15~2_combout\ = ((\inst|sdram_controller|Selector15~1_combout\) # ((!\inst|sdram_controller|Selector13~0_combout\ & \inst|sdram_controller|i_count\(0)))) # (!\inst|sdram_controller|Selector15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector13~0_combout\,
	datab => \inst|sdram_controller|Selector15~0_combout\,
	datac => \inst|sdram_controller|i_count\(0),
	datad => \inst|sdram_controller|Selector15~1_combout\,
	combout => \inst|sdram_controller|Selector15~2_combout\);

-- Location: FF_X35_Y38_N29
\inst|sdram_controller|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector15~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_count\(0));

-- Location: LCCOMB_X35_Y38_N16
\inst|sdram_controller|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector14~0_combout\ = (\inst|sdram_controller|i_state.011~q\ & ((\inst|sdram_controller|i_count\(0) & ((\inst|sdram_controller|i_count\(1)))) # (!\inst|sdram_controller|i_count\(0) & (\inst|sdram_controller|i_count\(2) & 
-- !\inst|sdram_controller|i_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_count\(2),
	datab => \inst|sdram_controller|i_count\(0),
	datac => \inst|sdram_controller|i_count\(1),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector14~0_combout\);

-- Location: LCCOMB_X34_Y38_N8
\inst|sdram_controller|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector13~0_combout\ = (!\inst|sdram_controller|i_state.101~q\ & \inst|sdram_controller|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.101~q\,
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector13~0_combout\);

-- Location: LCCOMB_X35_Y38_N8
\inst|sdram_controller|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector14~1_combout\ = (\inst|sdram_controller|i_state.010~q\) # ((\inst|sdram_controller|Selector14~0_combout\) # ((\inst|sdram_controller|i_count\(1) & !\inst|sdram_controller|Selector13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datab => \inst|sdram_controller|Selector14~0_combout\,
	datac => \inst|sdram_controller|i_count\(1),
	datad => \inst|sdram_controller|Selector13~0_combout\,
	combout => \inst|sdram_controller|Selector14~1_combout\);

-- Location: FF_X35_Y38_N9
\inst|sdram_controller|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector14~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_count\(1));

-- Location: LCCOMB_X35_Y38_N22
\inst|sdram_controller|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector13~1_combout\ = ((\inst|sdram_controller|i_state.011~q\ & ((\inst|sdram_controller|i_count\(0)) # (\inst|sdram_controller|i_count\(1))))) # (!\inst|sdram_controller|Selector13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector13~0_combout\,
	datab => \inst|sdram_controller|i_count\(0),
	datac => \inst|sdram_controller|i_count\(1),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector13~1_combout\);

-- Location: LCCOMB_X35_Y38_N12
\inst|sdram_controller|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector12~1_combout\ = (\inst|sdram_controller|i_next.111~q\ & (!\inst|sdram_controller|i_count\(1) & (!\inst|sdram_controller|i_count\(2) & \inst|sdram_controller|i_state.011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_next.111~q\,
	datab => \inst|sdram_controller|i_count\(1),
	datac => \inst|sdram_controller|i_count\(2),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector12~1_combout\);

-- Location: FF_X35_Y38_N13
\inst|sdram_controller|i_state.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector12~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_state.111~q\);

-- Location: LCCOMB_X35_Y38_N30
\inst|sdram_controller|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector13~2_combout\ = (\inst|sdram_controller|i_state.010~q\) # ((\inst|sdram_controller|i_state.111~q\) # ((\inst|sdram_controller|Selector13~1_combout\ & \inst|sdram_controller|i_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datab => \inst|sdram_controller|Selector13~1_combout\,
	datac => \inst|sdram_controller|i_count\(2),
	datad => \inst|sdram_controller|i_state.111~q\,
	combout => \inst|sdram_controller|Selector13~2_combout\);

-- Location: FF_X35_Y38_N31
\inst|sdram_controller|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector13~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_count\(2));

-- Location: LCCOMB_X35_Y38_N20
\inst|sdram_controller|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector10~2_combout\ = (\inst|sdram_controller|i_state.111~q\) # ((\inst|sdram_controller|i_state.011~q\ & ((\inst|sdram_controller|i_count\(1)) # (\inst|sdram_controller|i_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.111~q\,
	datab => \inst|sdram_controller|i_count\(1),
	datac => \inst|sdram_controller|i_count\(2),
	datad => \inst|sdram_controller|i_state.011~q\,
	combout => \inst|sdram_controller|Selector10~2_combout\);

-- Location: LCCOMB_X35_Y38_N0
\inst|sdram_controller|Selector10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector10~3_combout\ = (\inst|sdram_controller|i_state.010~q\) # ((\inst|sdram_controller|Selector10~2_combout\) # (\inst|sdram_controller|i_state.001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datab => \inst|sdram_controller|Selector10~2_combout\,
	datac => \inst|sdram_controller|i_state.001~q\,
	combout => \inst|sdram_controller|Selector10~3_combout\);

-- Location: FF_X35_Y38_N1
\inst|sdram_controller|i_state.011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector10~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_state.011~q\);

-- Location: LCCOMB_X36_Y38_N16
\inst|sdram_controller|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|WideOr6~0_combout\ = (!\inst|sdram_controller|i_state.011~q\ & \inst|sdram_controller|i_state.000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|i_state.011~q\,
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|WideOr6~0_combout\);

-- Location: LCCOMB_X36_Y38_N18
\inst|sdram_controller|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector17~0_combout\ = (\inst|sdram_controller|i_state.111~q\) # ((\inst|sdram_controller|i_next.101~q\ & ((\inst|sdram_controller|i_state.101~q\) # (!\inst|sdram_controller|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.111~q\,
	datab => \inst|sdram_controller|WideOr6~0_combout\,
	datac => \inst|sdram_controller|i_next.101~q\,
	datad => \inst|sdram_controller|i_state.101~q\,
	combout => \inst|sdram_controller|Selector17~0_combout\);

-- Location: FF_X36_Y38_N19
\inst|sdram_controller|i_next.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector17~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_next.101~q\);

-- Location: LCCOMB_X36_Y38_N2
\inst|sdram_controller|i_state.101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|i_state.101~0_combout\ = (\inst|sdram_controller|i_state.101~q\) # ((\inst|sdram_controller|Selector12~0_combout\ & \inst|sdram_controller|i_next.101~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector12~0_combout\,
	datac => \inst|sdram_controller|i_state.101~q\,
	datad => \inst|sdram_controller|i_next.101~q\,
	combout => \inst|sdram_controller|i_state.101~0_combout\);

-- Location: FF_X36_Y38_N3
\inst|sdram_controller|i_state.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|i_state.101~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_state.101~q\);

-- Location: LCCOMB_X36_Y38_N8
\inst|sdram_controller|init_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|init_done~0_combout\ = (\inst|sdram_controller|init_done~q\) # (\inst|sdram_controller|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|init_done~q\,
	datad => \inst|sdram_controller|i_state.101~q\,
	combout => \inst|sdram_controller|init_done~0_combout\);

-- Location: FF_X36_Y38_N9
\inst|sdram_controller|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|init_done~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|init_done~q\);

-- Location: LCCOMB_X36_Y38_N24
\inst|sdram_controller|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector3~0_combout\ = (!\inst|sdram_controller|i_state.010~q\ & (\inst|sdram_controller|WideOr6~0_combout\ & ((\inst|sdram_controller|i_cmd\(0)) # (!\inst|sdram_controller|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.010~q\,
	datab => \inst|sdram_controller|WideOr6~0_combout\,
	datac => \inst|sdram_controller|i_cmd\(0),
	datad => \inst|sdram_controller|i_state.101~q\,
	combout => \inst|sdram_controller|Selector3~0_combout\);

-- Location: FF_X36_Y38_N25
\inst|sdram_controller|i_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector3~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_cmd\(0));

-- Location: LCCOMB_X40_Y38_N20
\inst|sdram_controller|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector22~0_combout\ = (\inst|sdram_controller|m_state.000000001~q\ & (\inst|sdram_controller|m_state.001000000~q\)) # (!\inst|sdram_controller|m_state.000000001~q\ & (((!\inst|sdram_controller|init_done~q\ & 
-- \inst|sdram_controller|i_cmd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.001000000~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|init_done~q\,
	datad => \inst|sdram_controller|i_cmd\(0),
	combout => \inst|sdram_controller|Selector22~0_combout\);

-- Location: LCCOMB_X40_Y38_N18
\inst|sdram_controller|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector22~1_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|always5~0_combout\ & ((\inst|sdram_controller|m_state.000000001~q\) # (\inst|sdram_controller|Selector22~0_combout\)))) # 
-- (!\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|always5~0_combout\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|Selector22~0_combout\,
	combout => \inst|sdram_controller|Selector22~1_combout\);

-- Location: FF_X40_Y38_N19
\inst|sdram_controller|m_cmd[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector22~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y39_N18
\inst|sdram_controller|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector26~1_combout\ = ((\inst|sdram_controller|m_state.100000000~q\ & \inst|sdram_controller|refresh_request~q\)) # (!\inst|sdram_controller|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_state.100000000~q\,
	datac => \inst|sdram_controller|WideOr8~0_combout\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector26~1_combout\);

-- Location: LCCOMB_X47_Y37_N10
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X47_Y37_N24
\inst|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\inst|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X48_Y37_N26
\inst|cpu|clr_break_line~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu|clr_break_line~feeder_combout\);

-- Location: FF_X48_Y37_N27
\inst|cpu|clr_break_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|clr_break_line~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|clr_break_line~q\);

-- Location: LCCOMB_X48_Y37_N2
\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ = (\inst|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\ & (\inst|cmd_xbar_mux|WideOr1~combout\ & \inst|cpu|clr_break_line~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datab => \inst|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst|cpu|clr_break_line~q\,
	combout => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\);

-- Location: LCCOMB_X48_Y37_N12
\inst|cpu_jtag_debug_module_translator|wait_latency_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|wait_latency_counter~6_combout\ = (!\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0) & (\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ & 
-- ((\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1)) # (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|wait_latency_counter~6_combout\);

-- Location: FF_X48_Y37_N13
\inst|cpu_jtag_debug_module_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|wait_latency_counter~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X48_Y37_N6
\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\ = (!\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1) & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ 
-- (\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\);

-- Location: LCCOMB_X48_Y37_N8
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- ((!\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\) # (!\inst|cpu|clr_break_line~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu|clr_break_line~q\,
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\);

-- Location: LCCOMB_X48_Y36_N8
\inst|cmd_xbar_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|WideOr0~1_combout\ = (\inst|addr_router|Equal0~5_combout\ & (((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\ & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|addr_router|Equal0~5_combout\ & 
-- (\inst|cmd_xbar_demux|WideOr0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|WideOr0~0_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|addr_router|Equal0~5_combout\,
	combout => \inst|cmd_xbar_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X40_Y38_N2
\inst|rsp_xbar_demux_001|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_001|src0_valid~combout\ = (\inst|sdram_controller|za_valid~q\ & !\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_valid~q\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: FF_X48_Y37_N29
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\);

-- Location: LCCOMB_X48_Y37_N28
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\)))) # (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|cmd_xbar_mux|saved_grant\(0)) # 
-- ((\inst|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X47_Y37_N20
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X47_Y36_N14
\inst|cpu_jtag_debug_module_translator|av_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X47_Y37_N22
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (\inst|cmd_xbar_mux|WideOr1~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\) # 
-- ((\inst|cpu_data_master_translator|uav_read~0_combout\ & \inst|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu_jtag_debug_module_translator|av_begintransfer~0_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X47_Y37_N26
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & 
-- !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X47_Y37_N27
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X47_Y37_N12
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X47_Y38_N29
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\);

-- Location: LCCOMB_X47_Y38_N28
\inst|limiter|response_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|response_accepted~0_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\ & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\ & \inst|rsp_xbar_demux|src0_valid~combout\)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\ & 
-- (((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\ & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\,
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]~q\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|limiter|response_accepted~0_combout\);

-- Location: LCCOMB_X48_Y36_N12
\inst|limiter|pending_response_count[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[0]~1_combout\ = !\inst|limiter|pending_response_count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|limiter|pending_response_count\(0),
	combout => \inst|limiter|pending_response_count[0]~1_combout\);

-- Location: LCCOMB_X48_Y36_N24
\inst|limiter|pending_response_count[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|pending_response_count[2]~0_combout\ = \inst|limiter|response_accepted~0_combout\ $ (((\inst|limiter|cmd_sink_ready~1_combout\ & (\inst|cmd_xbar_demux|WideOr0~1_combout\ & \inst|cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~1_combout\,
	datab => \inst|limiter|response_accepted~0_combout\,
	datac => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst|cpu|i_read~q\,
	combout => \inst|limiter|pending_response_count[2]~0_combout\);

-- Location: FF_X48_Y36_N13
\inst|limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|pending_response_count[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|pending_response_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(0));

-- Location: LCCOMB_X48_Y36_N10
\inst|limiter|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|Add0~2_combout\ = \inst|limiter|response_accepted~0_combout\ $ (\inst|limiter|pending_response_count\(1) $ (\inst|limiter|pending_response_count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|limiter|response_accepted~0_combout\,
	datac => \inst|limiter|pending_response_count\(1),
	datad => \inst|limiter|pending_response_count\(0),
	combout => \inst|limiter|Add0~2_combout\);

-- Location: FF_X48_Y36_N11
\inst|limiter|pending_response_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|Add0~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|pending_response_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(1));

-- Location: LCCOMB_X48_Y36_N16
\inst|limiter|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|Add0~1_combout\ = \inst|limiter|pending_response_count\(2) $ (((\inst|limiter|pending_response_count\(1) & (!\inst|limiter|response_accepted~0_combout\ & \inst|limiter|pending_response_count\(0))) # (!\inst|limiter|pending_response_count\(1) 
-- & (\inst|limiter|response_accepted~0_combout\ & !\inst|limiter|pending_response_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|pending_response_count\(1),
	datab => \inst|limiter|response_accepted~0_combout\,
	datac => \inst|limiter|pending_response_count\(2),
	datad => \inst|limiter|pending_response_count\(0),
	combout => \inst|limiter|Add0~1_combout\);

-- Location: FF_X48_Y36_N17
\inst|limiter|pending_response_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|Add0~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|pending_response_count[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|pending_response_count\(2));

-- Location: LCCOMB_X48_Y36_N6
\inst|limiter|has_pending_responses~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|has_pending_responses~1_combout\ = (\inst|limiter|pending_response_count\(1) & (((!\inst|limiter|has_pending_responses~q\)))) # (!\inst|limiter|pending_response_count\(1) & ((\inst|limiter|pending_response_count\(2) & 
-- ((!\inst|limiter|has_pending_responses~q\))) # (!\inst|limiter|pending_response_count\(2) & (\inst|limiter|pending_response_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|pending_response_count\(0),
	datab => \inst|limiter|has_pending_responses~q\,
	datac => \inst|limiter|pending_response_count\(1),
	datad => \inst|limiter|pending_response_count\(2),
	combout => \inst|limiter|has_pending_responses~1_combout\);

-- Location: LCCOMB_X48_Y36_N0
\inst|limiter|has_pending_responses~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|has_pending_responses~2_combout\ = (\inst|limiter|has_pending_responses~0_combout\ & ((\inst|limiter|has_pending_responses~q\) # ((!\inst|limiter|response_accepted~0_combout\ & !\inst|limiter|has_pending_responses~1_combout\)))) # 
-- (!\inst|limiter|has_pending_responses~0_combout\ & (\inst|limiter|has_pending_responses~q\ & ((!\inst|limiter|has_pending_responses~1_combout\) # (!\inst|limiter|response_accepted~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|has_pending_responses~0_combout\,
	datab => \inst|limiter|response_accepted~0_combout\,
	datac => \inst|limiter|has_pending_responses~q\,
	datad => \inst|limiter|has_pending_responses~1_combout\,
	combout => \inst|limiter|has_pending_responses~2_combout\);

-- Location: FF_X48_Y36_N1
\inst|limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|has_pending_responses~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|has_pending_responses~q\);

-- Location: LCCOMB_X48_Y36_N22
\inst|limiter|cmd_sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|cmd_sink_ready~1_combout\ = (\inst|limiter|last_dest_id\(0) $ (((\inst|addr_router|Equal0~4_combout\ & \inst|cpu|ic_fill_line\(6))))) # (!\inst|limiter|has_pending_responses~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal0~4_combout\,
	datab => \inst|limiter|last_dest_id\(0),
	datac => \inst|cpu|ic_fill_line\(6),
	datad => \inst|limiter|has_pending_responses~q\,
	combout => \inst|limiter|cmd_sink_ready~1_combout\);

-- Location: LCCOMB_X47_Y36_N16
\inst|cpu|ic_fill_ap_cnt_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|i_read~q\,
	datab => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datac => \inst|cpu|ic_fill_ap_cnt\(0),
	datad => \inst|limiter|cmd_sink_ready~1_combout\,
	combout => \inst|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: LCCOMB_X47_Y36_N26
\inst|cpu|ic_fill_ap_offset[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|i_read~q\,
	datab => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datac => \inst|cpu|D_ic_fill_starting~1_combout\,
	datad => \inst|limiter|cmd_sink_ready~1_combout\,
	combout => \inst|cpu|ic_fill_ap_offset[0]~0_combout\);

-- Location: FF_X47_Y36_N17
\inst|cpu|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X47_Y36_N12
\inst|limiter|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|has_pending_responses~0_combout\ = (\inst|cpu|i_read~q\ & (\inst|cmd_xbar_demux|WideOr0~1_combout\ & \inst|limiter|cmd_sink_ready~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|i_read~q\,
	datac => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst|limiter|cmd_sink_ready~1_combout\,
	combout => \inst|limiter|has_pending_responses~0_combout\);

-- Location: LCCOMB_X47_Y36_N4
\inst|cpu|ic_fill_ap_cnt_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_ap_cnt\(1),
	datab => \inst|cpu|ic_fill_ap_cnt\(0),
	datac => \inst|cpu|ic_fill_ap_cnt\(2),
	datad => \inst|limiter|has_pending_responses~0_combout\,
	combout => \inst|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X47_Y36_N5
\inst|cpu|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X47_Y36_N2
\inst|cpu|Add6~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_ap_cnt\(1),
	datab => \inst|cpu|ic_fill_ap_cnt\(3),
	datac => \inst|cpu|ic_fill_ap_cnt\(2),
	datad => \inst|cpu|ic_fill_ap_cnt\(0),
	combout => \inst|cpu|Add6~0_combout\);

-- Location: LCCOMB_X47_Y36_N0
\inst|cpu|ic_fill_ap_cnt_nxt[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|i_read~q\,
	datab => \inst|cpu|Add6~0_combout\,
	datac => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst|limiter|cmd_sink_ready~1_combout\,
	combout => \inst|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X47_Y36_N1
\inst|cpu|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X47_Y36_N10
\inst|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|ic_fill_active~q\,
	datad => \inst|cpu|ic_fill_ap_cnt\(3),
	combout => \inst|cpu|i_read_nxt~0_combout\);

-- Location: LCCOMB_X48_Y36_N2
\inst|limiter|cmd_sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|cmd_sink_ready~0_combout\ = (\inst|cmd_xbar_demux|WideOr0~1_combout\ & ((\inst|addr_router|Equal0~5_combout\ $ (\inst|limiter|last_dest_id\(0))) # (!\inst|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal0~5_combout\,
	datab => \inst|limiter|last_dest_id\(0),
	datac => \inst|cmd_xbar_demux|WideOr0~1_combout\,
	datad => \inst|limiter|has_pending_responses~q\,
	combout => \inst|limiter|cmd_sink_ready~0_combout\);

-- Location: LCCOMB_X47_Y36_N24
\inst|cpu|i_read_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting~1_combout\,
	datab => \inst|cpu|i_read_nxt~0_combout\,
	datac => \inst|cpu|i_read~q\,
	datad => \inst|limiter|cmd_sink_ready~0_combout\,
	combout => \inst|cpu|i_read_nxt~1_combout\);

-- Location: FF_X47_Y36_N25
\inst|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|i_read_nxt~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_read~q\);

-- Location: LCCOMB_X48_Y36_N4
\inst|limiter|internal_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|internal_valid~0_combout\ = (\inst|cpu|i_read~q\ & ((\inst|addr_router|Equal0~5_combout\ $ (\inst|limiter|last_dest_id\(0))) # (!\inst|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal0~5_combout\,
	datab => \inst|limiter|last_dest_id\(0),
	datac => \inst|cpu|i_read~q\,
	datad => \inst|limiter|has_pending_responses~q\,
	combout => \inst|limiter|internal_valid~0_combout\);

-- Location: FF_X49_Y36_N31
\inst|limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|addr_router|Equal0~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|internal_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|last_channel\(0));

-- Location: LCCOMB_X48_Y36_N20
\inst|cmd_xbar_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src0_valid~0_combout\ = (\inst|cpu|i_read~q\ & ((\inst|limiter|last_channel\(0)) # (!\inst|limiter|has_pending_responses~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|i_read~q\,
	datac => \inst|limiter|last_channel\(0),
	datad => \inst|limiter|has_pending_responses~q\,
	combout => \inst|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X48_Y36_N14
\inst|cmd_xbar_demux|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src0_valid~1_combout\ = (\inst|addr_router|Equal0~4_combout\ & (\inst|cpu|ic_fill_line\(6) & \inst|cmd_xbar_demux|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal0~4_combout\,
	datac => \inst|cpu|ic_fill_line\(6),
	datad => \inst|cmd_xbar_demux|src0_valid~0_combout\,
	combout => \inst|cmd_xbar_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X47_Y37_N30
\inst|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux|update_grant~1_combout\ & ((\inst|cmd_xbar_demux_001|src0_valid~0_combout\) # (\inst|cmd_xbar_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|update_grant~1_combout\,
	datac => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X47_Y37_N25
\inst|cmd_xbar_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X48_Y37_N24
\inst|cmd_xbar_mux|arb|grant[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\inst|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\inst|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux|arb|top_priority_reg\(0) & !\inst|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|arb|top_priority_reg\(1),
	datab => \inst|cmd_xbar_mux|arb|top_priority_reg\(0),
	datac => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCCOMB_X47_Y37_N18
\inst|cmd_xbar_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(0)) # (\inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X47_Y37_N4
\inst|cmd_xbar_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|update_grant~1_combout\,
	combout => \inst|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: FF_X47_Y37_N5
\inst|cmd_xbar_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|packet_in_progress~q\);

-- Location: LCCOMB_X47_Y37_N6
\inst|cmd_xbar_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|update_grant~1_combout\ = (\inst|cmd_xbar_mux|WideOr1~combout\ & (\inst|cmd_xbar_mux|update_grant~0_combout\ & ((!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\)))) # 
-- (!\inst|cmd_xbar_mux|WideOr1~combout\ & (((!\inst|cmd_xbar_mux|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|WideOr1~combout\,
	datab => \inst|cmd_xbar_mux|update_grant~0_combout\,
	datac => \inst|cmd_xbar_mux|packet_in_progress~q\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~combout\,
	combout => \inst|cmd_xbar_mux|update_grant~1_combout\);

-- Location: FF_X48_Y37_N25
\inst|cmd_xbar_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|grant[1]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X49_Y34_N12
\inst|cpu|ic_fill_dp_offset_nxt[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_initial_offset\(1),
	datab => \inst|cpu|D_ic_fill_starting_d1~q\,
	datac => \inst|cpu|ic_fill_dp_offset\(1),
	datad => \inst|cpu|ic_fill_dp_offset\(0),
	combout => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCCOMB_X49_Y34_N14
\inst|cpu|ic_fill_dp_offset_en~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|i_readdatavalid_d1~q\,
	datad => \inst|cpu|D_ic_fill_starting_d1~q\,
	combout => \inst|cpu|ic_fill_dp_offset_en~0_combout\);

-- Location: FF_X49_Y34_N13
\inst|cpu|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_dp_offset\(1));

-- Location: FF_X49_Y34_N25
\inst|cpu|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X53_Y37_N6
\inst|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(0),
	datad => VCC,
	combout => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \inst|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X53_Y37_N8
\inst|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(1),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[0]~1\,
	combout => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \inst|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X53_Y37_N10
\inst|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(2),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[1]~3\,
	combout => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \inst|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X53_Y37_N12
\inst|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(3),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[2]~5\,
	combout => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \inst|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X53_Y37_N14
\inst|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(4),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[3]~7\,
	combout => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \inst|cpu|F_pc_plus_one[4]~9\);

-- Location: IOIBUF_X0_Y34_N8
\SDRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(7),
	o => \SDRAM_DQ[7]~input_o\);

-- Location: FF_X0_Y34_N10
\inst|sdram_controller|za_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[7]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(7));

-- Location: LCCOMB_X47_Y38_N20
\inst|rsp_xbar_mux|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(7) = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|sdram_controller|za_data\(7))))) # 
-- (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & (\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|sdram_controller|za_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(7),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(7));

-- Location: FF_X47_Y38_N21
\inst|cpu|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(7));

-- Location: LCCOMB_X49_Y37_N6
\inst|cpu|D_ic_fill_starting~1_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_ic_fill_starting~1_combout\,
	combout => \inst|cpu|D_ic_fill_starting~1_wirecell_combout\);

-- Location: LCCOMB_X49_Y37_N22
\inst|cpu|ic_tag_wraddress[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc\(5),
	datab => \inst|cpu|ic_fill_line\(2),
	datad => \inst|cpu|D_ic_fill_starting~1_wirecell_combout\,
	combout => \inst|cpu|ic_tag_wraddress[2]~1_combout\);

-- Location: FF_X49_Y38_N29
\inst|cpu|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|ic_tag_wraddress[2]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(2));

-- Location: FF_X55_Y38_N9
\inst|cpu|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(12),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(12));

-- Location: FF_X54_Y39_N25
\inst|cpu|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(6));

-- Location: LCCOMB_X54_Y39_N14
\inst|cpu|M_pipe_flush_waddr_nxt[6]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[6]~13_combout\,
	datab => \inst|cpu|E_iw\(12),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|E_pc\(6),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[6]~14_combout\);

-- Location: FF_X54_Y39_N15
\inst|cpu|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[6]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X52_Y37_N4
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(6),
	datac => \inst|cpu|D_pc\(6),
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\);

-- Location: LCCOMB_X53_Y37_N16
\inst|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(5),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[4]~9\,
	combout => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \inst|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X52_Y37_N18
\inst|cpu|D_br_taken_waddr_partial[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[3]~18\,
	combout => \inst|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X52_Y37_N20
\inst|cpu|D_br_taken_waddr_partial[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[4]~20\,
	combout => \inst|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[5]~22\);

-- Location: FF_X52_Y37_N21
\inst|cpu|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(5));

-- Location: FF_X55_Y37_N13
\inst|cpu|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(5));

-- Location: LCCOMB_X55_Y37_N12
\inst|cpu|F_ic_tag_rd_addr_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[5]~10_combout\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|D_pc\(5),
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X50_Y37_N28
\inst|cpu|F_ic_tag_rd_addr_nxt[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(7),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\);

-- Location: LCCOMB_X53_Y37_N18
\inst|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(6),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[5]~11\,
	combout => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \inst|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X53_Y37_N20
\inst|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(7),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[6]~13\,
	combout => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \inst|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X52_Y37_N24
\inst|cpu|D_br_taken_waddr_partial[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[6]~24\,
	combout => \inst|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[7]~26\);

-- Location: FF_X52_Y37_N25
\inst|cpu|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(7));

-- Location: LCCOMB_X50_Y37_N8
\inst|cpu|F_ic_tag_rd_addr_nxt[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(7),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\,
	datad => \inst|cpu|D_br_taken_waddr_partial\(7),
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\);

-- Location: FF_X50_Y37_N9
\inst|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(7));

-- Location: FF_X50_Y37_N29
\inst|cpu|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(7));

-- Location: LCCOMB_X49_Y37_N2
\inst|cpu|ic_tag_wraddress[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datab => \inst|cpu|D_pc\(7),
	datad => \inst|cpu|ic_fill_line\(4),
	combout => \inst|cpu|ic_tag_wraddress[4]~3_combout\);

-- Location: FF_X49_Y40_N21
\inst|cpu|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|ic_tag_wraddress[4]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(4));

-- Location: LCCOMB_X53_Y37_N22
\inst|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(8),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[7]~15\,
	combout => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \inst|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X52_Y37_N26
\inst|cpu|D_br_taken_waddr_partial[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datab => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[7]~26\,
	combout => \inst|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[8]~28\);

-- Location: FF_X52_Y37_N27
\inst|cpu|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(8));

-- Location: LCCOMB_X53_Y39_N22
\inst|cpu|F_ic_tag_rd_addr_nxt[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\,
	datab => \inst|cpu|D_br_taken_waddr_partial\(8),
	datac => \inst|cpu|F_pc_plus_one[8]~16_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\);

-- Location: FF_X53_Y39_N23
\inst|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(8));

-- Location: FF_X53_Y39_N31
\inst|cpu|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(8),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(8));

-- Location: LCCOMB_X49_Y37_N16
\inst|cpu|ic_tag_wraddress[5]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datab => \inst|cpu|ic_fill_line\(5),
	datad => \inst|cpu|D_pc\(8),
	combout => \inst|cpu|ic_tag_wraddress[5]~4_combout\);

-- Location: FF_X49_Y40_N19
\inst|cpu|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|ic_tag_wraddress[5]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(5));

-- Location: LCCOMB_X52_Y37_N10
\inst|cpu|D_br_taken_waddr_partial[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	datad => VCC,
	combout => \inst|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X52_Y37_N12
\inst|cpu|D_br_taken_waddr_partial[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[0]~12\,
	combout => \inst|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[1]~14\);

-- Location: FF_X52_Y37_N13
\inst|cpu|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(1));

-- Location: FF_X52_Y35_N23
\inst|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(1));

-- Location: FF_X52_Y35_N9
\inst|cpu|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(1));

-- Location: LCCOMB_X52_Y35_N8
\inst|cpu|F_ic_data_rd_addr_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	datac => \inst|cpu|D_pc\(1),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X52_Y35_N22
\inst|cpu|F_ic_data_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(1),
	datab => \inst|cpu|D_br_taken_waddr_partial\(1),
	datac => \inst|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\,
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X54_Y35_N27
\inst|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(9));

-- Location: FF_X54_Y35_N1
\inst|cpu|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(9));

-- Location: LCCOMB_X54_Y35_N0
\inst|cpu|F_ic_tag_rd_addr_nxt[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(9),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[6]~12_combout\);

-- Location: LCCOMB_X53_Y37_N24
\inst|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(9),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[8]~17\,
	combout => \inst|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \inst|cpu|F_pc_plus_one[9]~19\);

-- Location: FF_X52_Y37_N29
\inst|cpu|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(9));

-- Location: LCCOMB_X54_Y35_N26
\inst|cpu|F_ic_tag_rd_addr_nxt[6]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(9),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|F_ic_tag_rd_addr_nxt[6]~12_combout\,
	datad => \inst|cpu|D_br_taken_waddr_partial\(9),
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[6]~13_combout\);

-- Location: IOIBUF_X0_Y28_N15
\SDRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(5),
	o => \SDRAM_DQ[5]~input_o\);

-- Location: FF_X0_Y28_N17
\inst|sdram_controller|za_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[5]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(5));

-- Location: LCCOMB_X47_Y36_N30
\inst|cpu|ic_fill_ap_offset_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datab => \inst|cpu|D_pc\(0),
	datac => \inst|cpu|ic_fill_ap_offset\(0),
	datad => \inst|cpu|i_read~q\,
	combout => \inst|cpu|ic_fill_ap_offset_nxt[0]~2_combout\);

-- Location: FF_X47_Y36_N31
\inst|cpu|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_offset_nxt[0]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X47_Y36_N22
\inst|cmd_xbar_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(38) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|M_alu_result\(2)) # ((\inst|cpu|ic_fill_ap_offset\(0) & \inst|cmd_xbar_mux|saved_grant\(0))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (((\inst|cpu|ic_fill_ap_offset\(0) 
-- & \inst|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cpu|M_alu_result\(2),
	datac => \inst|cpu|ic_fill_ap_offset\(0),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(38));

-- Location: IOIBUF_X0_Y26_N15
\SDRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(1),
	o => \SDRAM_DQ[1]~input_o\);

-- Location: FF_X0_Y26_N17
\inst|sdram_controller|za_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[1]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(1));

-- Location: LCCOMB_X46_Y38_N20
\inst|rsp_xbar_mux|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(1) = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|sdram_controller|za_data\(1) & \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & (\inst|sdram_controller|za_data\(1) & (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datab => \inst|sdram_controller|za_data\(1),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(1));

-- Location: FF_X46_Y38_N21
\inst|cpu|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(1));

-- Location: IOIBUF_X0_Y29_N15
\SDRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(2),
	o => \SDRAM_DQ[2]~input_o\);

-- Location: FF_X0_Y29_N17
\inst|sdram_controller|za_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[2]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(2));

-- Location: LCCOMB_X47_Y44_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\);

-- Location: LCCOMB_X47_Y44_N26
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\ = (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\)) # 
-- (!\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\);

-- Location: IOIBUF_X0_Y29_N22
\SDRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(4),
	o => \SDRAM_DQ[4]~input_o\);

-- Location: FF_X0_Y29_N24
\inst|sdram_controller|za_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[4]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(4));

-- Location: LCCOMB_X58_Y38_N10
\inst|cpu|D_ctrl_alu_subtract~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_alu_subtract~13_combout\);

-- Location: LCCOMB_X58_Y38_N14
\inst|cpu|Equal4~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~6_combout\);

-- Location: LCCOMB_X58_Y38_N16
\inst|cpu|Equal4~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~7_combout\);

-- Location: LCCOMB_X57_Y38_N26
\inst|cpu|D_ctrl_alu_subtract~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datab => \inst|cpu|Equal4~6_combout\,
	datac => \inst|cpu|Equal4~7_combout\,
	combout => \inst|cpu|D_ctrl_alu_subtract~8_combout\);

-- Location: LCCOMB_X55_Y38_N24
\inst|cpu|F_iw[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[11]~22_combout\);

-- Location: FF_X55_Y38_N25
\inst|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[11]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(11));

-- Location: LCCOMB_X57_Y38_N28
\inst|cpu|D_ctrl_alu_subtract~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_alu_subtract~9_combout\);

-- Location: LCCOMB_X57_Y38_N6
\inst|cpu|D_ctrl_alu_subtract~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_ctrl_alu_subtract~9_combout\,
	combout => \inst|cpu|D_ctrl_alu_subtract~10_combout\);

-- Location: LCCOMB_X57_Y38_N0
\inst|cpu|D_ctrl_alu_subtract~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datab => \inst|cpu|D_ctrl_alu_subtract~13_combout\,
	datac => \inst|cpu|D_ctrl_alu_subtract~8_combout\,
	datad => \inst|cpu|D_ctrl_alu_subtract~10_combout\,
	combout => \inst|cpu|D_ctrl_alu_subtract~11_combout\);

-- Location: FF_X57_Y38_N1
\inst|cpu|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_alu_subtract~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_alu_subtract~q\);

-- Location: IOIBUF_X0_Y24_N15
\SDRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(8),
	o => \SDRAM_DQ[8]~input_o\);

-- Location: FF_X0_Y24_N17
\inst|sdram_controller|za_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[8]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(8));

-- Location: LCCOMB_X50_Y43_N6
\inst|cpu|M_st_data[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data[8]~0_combout\,
	combout => \inst|cpu|M_st_data[8]~feeder_combout\);

-- Location: LCCOMB_X54_Y40_N24
\inst|cpu|M_shift_rot_result[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(14),
	datab => \inst|cpu|M_shift_rot_result\(12),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[13]~14_combout\);

-- Location: IOIBUF_X0_Y19_N8
\SDRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(11),
	o => \SDRAM_DQ[11]~input_o\);

-- Location: FF_X0_Y19_N10
\inst|sdram_controller|za_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[11]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(11));

-- Location: LCCOMB_X46_Y38_N22
\inst|rsp_xbar_mux|src_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(11) = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|sdram_controller|za_data\(11) & \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & (\inst|sdram_controller|za_data\(11) & (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \inst|sdram_controller|za_data\(11),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(11));

-- Location: FF_X46_Y38_N23
\inst|cpu|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(11),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(11));

-- Location: IOIBUF_X0_Y23_N15
\SDRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(13),
	o => \SDRAM_DQ[13]~input_o\);

-- Location: FF_X0_Y23_N17
\inst|sdram_controller|za_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[13]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(13));

-- Location: LCCOMB_X55_Y40_N14
\inst|cpu|M_shift_rot_result[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(1),
	datab => \inst|cpu|M_shift_rot_result\(3),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[2]~3_combout\);

-- Location: FF_X54_Y39_N3
\inst|cpu|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(12),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(12));

-- Location: LCCOMB_X54_Y39_N4
\inst|cpu|E_iw[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_iw\(10),
	combout => \inst|cpu|E_iw[10]~feeder_combout\);

-- Location: FF_X54_Y39_N5
\inst|cpu|E_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[10]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(10));

-- Location: FF_X54_Y39_N23
\inst|cpu|M_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(10));

-- Location: IOIBUF_X0_Y45_N15
\SDRAM_DQ[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(16),
	o => \SDRAM_DQ[16]~input_o\);

-- Location: FF_X0_Y45_N17
\inst|sdram_controller|za_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[16]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(16));

-- Location: LCCOMB_X46_Y45_N8
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst|jtag_uart|fifo_wr~q\)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|fifo_wr~q\ $ 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X46_Y47_N15
\inst|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|r_val~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|r_val~q\);

-- Location: FF_X46_Y47_N1
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X46_Y47_N0
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|r_val~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X46_Y47_N18
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|clr_break_line~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X46_Y47_N19
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X46_Y47_N4
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X46_Y47_N5
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LCCOMB_X46_Y45_N10
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\inst|jtag_uart|fifo_wr~q\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X46_Y45_N12
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q\)))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\inst|jtag_uart|fifo_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|fifo_wr~q\,
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X46_Y45_N13
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X46_Y45_N4
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X46_Y45_N6
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # (!\inst|jtag_uart|r_val~0_combout\)) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datad => \inst|jtag_uart|r_val~0_combout\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X46_Y45_N22
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # ((\inst|jtag_uart|fifo_wr~q\) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|jtag_uart|fifo_wr~q\,
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X46_Y45_N23
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X46_Y47_N14
\inst|jtag_uart|r_val~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|r_val~0_combout\ = (!\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\ & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\inst|jtag_uart|r_val~q\) # 
-- (!\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|r_ena1~q\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	datac => \inst|jtag_uart|r_val~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|r_val~0_combout\);

-- Location: LCCOMB_X46_Y45_N30
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \inst|jtag_uart|fifo_wr~q\ $ (\inst|jtag_uart|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|fifo_wr~q\,
	datad => \inst|jtag_uart|r_val~0_combout\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X46_Y45_N9
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X45_Y45_N2
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X45_Y46_N6
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\inst|jtag_uart|wr_rfifo~combout\)))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\inst|jtag_uart|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \inst|jtag_uart|wr_rfifo~combout\,
	datad => VCC,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X45_Y46_N8
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\inst|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\inst|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: LCCOMB_X45_Y46_N0
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X45_Y46_N26
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X45_Y46_N28
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\inst|jtag_uart|wr_rfifo~combout\) # ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X45_Y46_N18
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\inst|jtag_uart|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_rd~1_combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X45_Y46_N19
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: FF_X46_Y47_N11
\inst|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|t_dav~q\);

-- Location: LCCOMB_X46_Y50_N18
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|t_dav~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X46_Y50_N19
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X45_Y48_N22
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X48_Y50_N18
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X45_Y48_N23
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X47_Y48_N28
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: LCCOMB_X47_Y51_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: LCCOMB_X47_Y51_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\);

-- Location: LCCOMB_X47_Y51_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\);

-- Location: FF_X47_Y51_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X46_Y48_N8
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X46_Y48_N2
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X46_Y48_N28
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~0_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X46_Y48_N29
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X47_Y48_N8
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X45_Y48_N26
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X45_Y48_N27
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X45_Y48_N2
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X45_Y48_N3
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X45_Y48_N0
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X45_Y48_N1
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X45_Y48_N20
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X45_Y48_N21
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X46_Y48_N18
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X46_Y48_N19
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X46_Y48_N20
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X46_Y48_N21
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X46_Y48_N0
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X46_Y48_N1
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X46_Y48_N24
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X47_Y48_N29
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X46_Y46_N7
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X46_Y46_N6
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_stalled~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write_valid~q\,
	datad => \inst|jtag_uart|t_dav~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X45_Y48_N4
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X46_Y48_N10
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|state~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|count\(8),
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: FF_X45_Y48_N5
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X46_Y47_N27
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X46_Y47_N13
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X46_Y47_N30
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write1~q\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~2_combout\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|write2~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X46_Y47_N31
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X45_Y46_N22
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\inst|jtag_uart|fifo_rd~1_combout\ & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ $ 
-- (((\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\))))) # (!\inst|jtag_uart|fifo_rd~1_combout\ & 
-- (((\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_rd~1_combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X45_Y46_N9
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X45_Y46_N12
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart|wr_rfifo~combout\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart|wr_rfifo~combout\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X45_Y46_N13
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X45_Y46_N14
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart|wr_rfifo~combout\)))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|wr_rfifo~combout\ $ (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|wr_rfifo~combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X45_Y46_N15
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X45_Y46_N16
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X45_Y46_N17
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X45_Y46_N4
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X45_Y46_N2
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X45_Y46_N24
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart|rvalid~0_combout\ & ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|rvalid~0_combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X45_Y46_N25
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X45_Y46_N30
\inst|jtag_uart|wr_rfifo\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|wr_rfifo~combout\ = (\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \inst|jtag_uart|wr_rfifo~combout\);

-- Location: FF_X45_Y46_N7
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: FF_X53_Y37_N15
\inst|cpu|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(4));

-- Location: LCCOMB_X53_Y38_N20
\inst|cpu|E_ctrl_br_cond_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~0_combout\,
	datab => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\);

-- Location: LCCOMB_X55_Y37_N24
\inst|cpu|D_extra_pc[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(4),
	datac => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|cpu|D_br_taken_waddr_partial\(4),
	combout => \inst|cpu|D_extra_pc[4]~22_combout\);

-- Location: FF_X55_Y37_N25
\inst|cpu|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[4]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(4));

-- Location: LCCOMB_X49_Y37_N8
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & \inst|cpu|clr_break_line~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|cpu|clr_break_line~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X49_Y37_N9
\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X46_Y45_N0
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\inst|jtag_uart|fifo_wr~q\ & 
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \inst|jtag_uart|fifo_wr~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X46_Y45_N26
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\inst|jtag_uart|r_val~0_combout\ & ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|r_val~0_combout\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X46_Y45_N27
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X46_Y45_N11
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X45_Y45_N12
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: LCCOMB_X45_Y45_N14
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ $ (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X45_Y45_N15
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X46_Y42_N24
\inst|rsp_xbar_mux_001|src_payload~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~64_combout\ = (\inst|sdram_controller|za_data\(22) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22))))) # (!\inst|sdram_controller|za_data\(22) & (((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(22),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \inst|rsp_xbar_mux_001|src_payload~64_combout\);

-- Location: FF_X47_Y37_N1
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\);

-- Location: LCCOMB_X47_Y37_N0
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\))) # (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X47_Y38_N25
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\);

-- Location: LCCOMB_X49_Y38_N28
\inst|cmd_xbar_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(43) = (\inst|cpu|M_alu_result\(7) & ((\inst|cmd_xbar_mux|saved_grant\(1)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cpu|ic_fill_line\(2))))) # (!\inst|cpu|M_alu_result\(7) & (\inst|cmd_xbar_mux|saved_grant\(0) & 
-- (\inst|cpu|ic_fill_line\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(7),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cpu|ic_fill_line\(2),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_data\(43));

-- Location: LCCOMB_X58_Y38_N2
\inst|cpu|Equal4~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~8_combout\);

-- Location: LCCOMB_X57_Y38_N2
\inst|cpu|D_ctrl_cmp~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \inst|cpu|Equal4~4_combout\,
	datac => \inst|cpu|Equal4~6_combout\,
	datad => \inst|cpu|Equal4~8_combout\,
	combout => \inst|cpu|D_ctrl_cmp~0_combout\);

-- Location: LCCOMB_X57_Y38_N10
\inst|cpu|D_ctrl_cmp~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_alu_subtract~12_combout\,
	datab => \inst|cpu|Equal4~4_combout\,
	datac => \inst|cpu|D_iw\(11),
	datad => \inst|cpu|D_ctrl_cmp~0_combout\,
	combout => \inst|cpu|D_ctrl_cmp~1_combout\);

-- Location: FF_X57_Y38_N11
\inst|cpu|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_cmp~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_cmp~q\);

-- Location: LCCOMB_X55_Y38_N20
\inst|cpu|Equal107~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|Equal107~1_combout\);

-- Location: LCCOMB_X55_Y38_N2
\inst|cpu|Equal107~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_crst~0_combout\,
	datab => \inst|cpu|D_iw\(11),
	datac => \inst|cpu|Equal107~1_combout\,
	combout => \inst|cpu|Equal107~2_combout\);

-- Location: FF_X55_Y38_N3
\inst|cpu|E_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Equal107~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_rdctl_inst~q\);

-- Location: LCCOMB_X55_Y38_N12
\inst|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_retaddr~2_combout\,
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(12),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X57_Y38_N12
\inst|cpu|Equal4~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|Equal4~12_combout\);

-- Location: LCCOMB_X57_Y37_N12
\inst|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|Equal4~12_combout\,
	datad => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X57_Y37_N22
\inst|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_ctrl_break~0_combout\,
	combout => \inst|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X57_Y38_N22
\inst|cpu|D_ctrl_retaddr~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X54_Y38_N4
\inst|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[1]~1_combout\,
	datab => \inst|cpu|D_ctrl_retaddr~3_combout\,
	datac => \inst|cpu|D_ctrl_exception~3_combout\,
	datad => \inst|cpu|D_ctrl_retaddr~5_combout\,
	combout => \inst|cpu|D_ctrl_retaddr~4_combout\);

-- Location: FF_X54_Y38_N5
\inst|cpu|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_retaddr~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_retaddr~q\);

-- Location: LCCOMB_X57_Y39_N18
\inst|cpu|E_alu_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datab => \inst|cpu|E_ctrl_cmp~q\,
	datac => \inst|cpu|E_ctrl_rdctl_inst~q\,
	datad => \inst|cpu|E_ctrl_retaddr~q\,
	combout => \inst|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X58_Y38_N22
\inst|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(0),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X53_Y43_N18
\inst|cpu|D_src2_imm[8]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[8]~24_combout\);

-- Location: FF_X53_Y43_N19
\inst|cpu|E_src2_imm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[8]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(8));

-- Location: LCCOMB_X53_Y44_N26
\inst|cpu|Add8|auto_generated|_~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(8),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~45_combout\);

-- Location: LCCOMB_X53_Y44_N4
\inst|cpu|Add8|auto_generated|_~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_imm\(8),
	datac => \inst|cpu|Add8|auto_generated|_~45_combout\,
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~46_combout\);

-- Location: LCCOMB_X55_Y40_N16
\inst|cpu|M_shift_rot_result[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(6),
	datab => \inst|cpu|M_shift_rot_result\(8),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[7]~8_combout\);

-- Location: FF_X55_Y40_N17
\inst|cpu|M_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[7]~8_combout\,
	asdata => \inst|cpu|E_src1[7]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(7));

-- Location: FF_X50_Y38_N7
\inst|cpu|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(4));

-- Location: FF_X48_Y39_N21
\inst|cpu|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(4));

-- Location: LCCOMB_X56_Y39_N4
\inst|cpu|M_ienable_reg_irq1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\,
	combout => \inst|cpu|M_ienable_reg_irq1~feeder_combout\);

-- Location: IOIBUF_X0_Y28_N22
\SDRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(6),
	o => \SDRAM_DQ[6]~input_o\);

-- Location: FF_X0_Y28_N24
\inst|sdram_controller|za_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[6]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(6));

-- Location: FF_X54_Y40_N15
\inst|cpu|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(12));

-- Location: FF_X53_Y37_N21
\inst|cpu|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(7));

-- Location: LCCOMB_X50_Y37_N16
\inst|cpu|D_extra_pc[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|D_pc_plus_one\(7),
	datad => \inst|cpu|D_br_taken_waddr_partial\(7),
	combout => \inst|cpu|D_extra_pc[7]~19_combout\);

-- Location: FF_X50_Y37_N17
\inst|cpu|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[7]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(7));

-- Location: LCCOMB_X55_Y44_N20
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(9) = (\inst|crc_custom|wrapper_wiring|readdata\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(9),
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(9));

-- Location: FF_X55_Y44_N21
\inst|cpu|M_ci_multi_result_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(9));

-- Location: IOIBUF_X0_Y24_N8
\SDRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(9),
	o => \SDRAM_DQ[9]~input_o\);

-- Location: FF_X0_Y24_N10
\inst|sdram_controller|za_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[9]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(9));

-- Location: LCCOMB_X53_Y33_N16
\inst|high_resolution_timer_s1_translator|waitrequest_reset_override~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCCOMB_X114_Y37_N12
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X114_Y37_N13
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X114_Y37_N2
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X114_Y37_N3
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X114_Y37_N16
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X114_Y37_N17
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G7
\inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X53_Y33_N17
\inst|high_resolution_timer_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\);

-- Location: CLKCTRL_G4
\inst|pll|sd1|wire_pll7_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\);

-- Location: FF_X48_Y35_N27
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0));

-- Location: FF_X53_Y33_N27
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\);

-- Location: LCCOMB_X45_Y37_N0
\inst|addr_router_001|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal0~1_combout\ = (\inst|cpu|M_alu_result\(24)) # (\inst|cpu|M_alu_result\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_alu_result\(24),
	datad => \inst|cpu|M_alu_result\(12),
	combout => \inst|addr_router_001|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y36_N16
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ = (\inst|cpu|d_read~q\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\inst|cpu_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\,
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst|cpu_data_master_translator|read_accepted~q\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\);

-- Location: LCCOMB_X46_Y36_N0
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: LCCOMB_X45_Y36_N22
\inst|cpu_data_master_translator|uav_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|uav_read~0_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X46_Y36_N26
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ = \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ $ 
-- ((((\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\) # (!\inst|cpu_data_master_translator|uav_read~0_combout\)) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\);

-- Location: FF_X46_Y36_N1
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X46_Y36_N28
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X46_Y36_N29
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y36_N6
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\) # 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X46_Y36_N7
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X46_Y36_N8
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ = (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\);

-- Location: LCCOMB_X46_Y36_N22
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: FF_X46_Y36_N23
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X46_Y36_N24
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))) # (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\);

-- Location: FF_X46_Y36_N25
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X46_Y36_N20
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8)) # 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6) & \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\);

-- Location: FF_X46_Y36_N21
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X46_Y36_N2
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\ = (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & ((\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)))) # 
-- (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8))))) # 
-- (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\ & (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2_combout\,
	datab => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\);

-- Location: FF_X46_Y36_N3
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8));

-- Location: IOIBUF_X0_Y48_N8
\SDRAM_DQ[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(17),
	o => \SDRAM_DQ[17]~input_o\);

-- Location: FF_X0_Y48_N10
\inst|sdram_controller|za_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[17]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(17));

-- Location: FF_X55_Y41_N15
\inst|cpu|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(0));

-- Location: LCCOMB_X58_Y38_N12
\inst|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(1),
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(4),
	combout => \inst|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X58_Y38_N6
\inst|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_ctrl_b_is_dst~0_combout\,
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X56_Y38_N24
\inst|cpu|D_ctrl_b_is_dst\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~2_combout\,
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu|D_ctrl_b_is_dst~combout\);

-- Location: LCCOMB_X52_Y38_N30
\inst|cpu|D_dst_regnum[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[1]~3_combout\,
	datab => \inst|cpu|D_ctrl_b_is_dst~combout\,
	datac => \inst|cpu|D_iw\(22),
	datad => \inst|cpu|D_iw\(17),
	combout => \inst|cpu|D_dst_regnum[0]~8_combout\);

-- Location: FF_X52_Y38_N31
\inst|cpu|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[0]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_dst_regnum\(0));

-- Location: FF_X52_Y38_N3
\inst|cpu|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_dst_regnum\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_dst_regnum\(0));

-- Location: LCCOMB_X56_Y38_N8
\inst|cpu|D_ctrl_implicit_dst_retaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(2),
	combout => \inst|cpu|D_ctrl_implicit_dst_retaddr~1_combout\);

-- Location: LCCOMB_X47_Y43_N0
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[18]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(18),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[18]~11_combout\);

-- Location: FF_X47_Y43_N1
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[18]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: IOIBUF_X0_Y43_N15
\SDRAM_DQ[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(18),
	o => \SDRAM_DQ[18]~input_o\);

-- Location: FF_X0_Y43_N17
\inst|sdram_controller|za_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[18]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(18));

-- Location: LCCOMB_X45_Y39_N30
\inst|rsp_xbar_mux|src_data[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(18) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(18)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \inst|sdram_controller|za_data\(18),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(18));

-- Location: FF_X45_Y39_N31
\inst|cpu|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(18),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(18));

-- Location: LCCOMB_X47_Y43_N2
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[19]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(19),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[19]~8_combout\);

-- Location: FF_X47_Y43_N3
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[19]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: IOIBUF_X0_Y46_N22
\SDRAM_DQ[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(19),
	o => \SDRAM_DQ[19]~input_o\);

-- Location: FF_X0_Y46_N24
\inst|sdram_controller|za_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[19]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(19));

-- Location: LCCOMB_X45_Y39_N20
\inst|rsp_xbar_mux|src_data[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(19) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(19)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datac => \inst|sdram_controller|za_data\(19),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(19));

-- Location: FF_X45_Y39_N21
\inst|cpu|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(19),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(19));

-- Location: IOIBUF_X0_Y46_N15
\SDRAM_DQ[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(20),
	o => \SDRAM_DQ[20]~input_o\);

-- Location: FF_X0_Y46_N17
\inst|sdram_controller|za_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[20]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(20));

-- Location: LCCOMB_X49_Y47_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~10\);

-- Location: FF_X53_Y35_N13
\inst|cpu|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_dst_regnum\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_dst_regnum\(2));

-- Location: M9K_X51_Y37_N0
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|i_readdatavalid_d1~q\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y35_N24
\inst|cpu|F_iw[20]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|cpu|F_iw[20]~34_combout\);

-- Location: FF_X50_Y35_N25
\inst|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[20]~34_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(20));

-- Location: LCCOMB_X46_Y42_N20
\inst|rsp_xbar_mux|src_data[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(22) = (\inst|sdram_controller|za_data\(22) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(22) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & (\inst|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(22),
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(22));

-- Location: FF_X46_Y42_N21
\inst|cpu|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(22),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(22));

-- Location: IOIBUF_X0_Y47_N15
\SDRAM_DQ[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(23),
	o => \SDRAM_DQ[23]~input_o\);

-- Location: FF_X0_Y47_N17
\inst|sdram_controller|za_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[23]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(23));

-- Location: LCCOMB_X49_Y47_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~10\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~12\);

-- Location: LCCOMB_X48_Y47_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X48_Y47_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X48_Y46_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X48_Y46_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X50_Y44_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X50_Y44_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X48_Y47_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCCOMB_X48_Y47_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~59_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: FF_X48_Y47_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~60_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X49_Y47_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~12\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~14\);

-- Location: FF_X48_Y47_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X48_Y46_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(35),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X48_Y46_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~25_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34));

-- Location: FF_X48_Y46_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X48_Y46_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X48_Y48_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: FF_X49_Y47_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~13_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X49_Y47_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~22\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~24\);

-- Location: LCCOMB_X49_Y47_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X49_Y47_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X48_Y46_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetlatch~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(34),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: FF_X48_Y46_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~64_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X48_Y46_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X48_Y46_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: FF_X49_Y47_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~23_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(9));

-- Location: FF_X52_Y38_N29
\inst|cpu|W_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_dst_regnum\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_dst_regnum\(0));

-- Location: FF_X52_Y38_N27
\inst|cpu|W_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_dst_regnum\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_dst_regnum\(1));

-- Location: LCCOMB_X52_Y38_N26
\inst|cpu|D_src2_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(23),
	datab => \inst|cpu|W_dst_regnum\(0),
	datac => \inst|cpu|W_dst_regnum\(1),
	datad => \inst|cpu|D_iw\(22),
	combout => \inst|cpu|D_src2_hazard_W~0_combout\);

-- Location: IOIBUF_X0_Y24_N1
\SDRAM_DQ[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(24),
	o => \SDRAM_DQ[24]~input_o\);

-- Location: FF_X0_Y24_N3
\inst|sdram_controller|za_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[24]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(24));

-- Location: IOIBUF_X0_Y35_N8
\SDRAM_DQ[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(26),
	o => \SDRAM_DQ[26]~input_o\);

-- Location: FF_X0_Y35_N10
\inst|sdram_controller|za_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[26]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(26));

-- Location: IOIBUF_X0_Y35_N1
\SDRAM_DQ[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(27),
	o => \SDRAM_DQ[27]~input_o\);

-- Location: FF_X0_Y35_N3
\inst|sdram_controller|za_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[27]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(27));

-- Location: LCCOMB_X47_Y41_N28
\inst|rsp_xbar_mux|src_data[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(27) = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & ((\inst|rsp_xbar_demux|src0_valid~combout\) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|sdram_controller|za_data\(27))))) # 
-- (!\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & (((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|sdram_controller|za_data\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|sdram_controller|za_data\(27),
	combout => \inst|rsp_xbar_mux|src_data\(27));

-- Location: FF_X47_Y41_N29
\inst|cpu|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(27),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(27));

-- Location: IOIBUF_X0_Y34_N22
\SDRAM_DQ[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(28),
	o => \SDRAM_DQ[28]~input_o\);

-- Location: FF_X0_Y34_N24
\inst|sdram_controller|za_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[28]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(28));

-- Location: FF_X49_Y43_N27
\inst|cpu|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(5));

-- Location: LCCOMB_X55_Y40_N8
\inst|cpu|M_shift_rot_result[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(0),
	datab => \inst|cpu|M_shift_rot_result\(2),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[1]~2_combout\);

-- Location: FF_X55_Y40_N9
\inst|cpu|M_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[1]~2_combout\,
	asdata => \inst|cpu|E_src1[1]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(1));

-- Location: LCCOMB_X48_Y39_N26
\inst|cpu|M_wr_data_unfiltered[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(1),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_alu_result\(1),
	combout => \inst|cpu|M_wr_data_unfiltered[1]~10_combout\);

-- Location: LCCOMB_X47_Y42_N6
\inst|cpu|M_wr_data_unfiltered[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(1),
	datab => \inst|cpu|M_shift_rot_result\(1),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[1]~10_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\);

-- Location: FF_X58_Y41_N21
\inst|cpu|M_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(6));

-- Location: LCCOMB_X54_Y41_N22
\inst|cpu|E_src1[11]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_prelim\(11),
	datab => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[11]~21_combout\);

-- Location: FF_X54_Y41_N23
\inst|cpu|M_ci_multi_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[11]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(11));

-- Location: FF_X54_Y42_N23
\inst|cpu|M_ci_multi_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[10]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(10));

-- Location: LCCOMB_X58_Y42_N0
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\ = \inst|cpu|M_ci_multi_src1\(9) $ (\inst|cpu|M_ci_multi_src1\(10) $ (\inst|crc_custom|wrapper_wiring|crc_value\(21) $ (\inst|crc_custom|wrapper_wiring|crc_value\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(9),
	datab => \inst|cpu|M_ci_multi_src1\(10),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(21),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\);

-- Location: FF_X52_Y40_N31
\inst|cpu|M_ci_multi_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[24]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(24));

-- Location: FF_X54_Y42_N5
\inst|cpu|M_ci_multi_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[14]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(14));

-- Location: LCCOMB_X56_Y37_N2
\inst|cpu|M_ci_multi_start~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_status_reg_pie~0_combout\,
	datac => \inst|cpu|M_ci_multi_start~q\,
	datad => \inst|cpu|E_ctrl_custom_multi~q\,
	combout => \inst|cpu|M_ci_multi_start~0_combout\);

-- Location: FF_X56_Y37_N3
\inst|cpu|M_ci_multi_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ci_multi_start~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_start~q\);

-- Location: IOIBUF_X0_Y27_N15
\SDRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(12),
	o => \SDRAM_DQ[12]~input_o\);

-- Location: FF_X0_Y27_N17
\inst|sdram_controller|za_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[12]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(12));

-- Location: LCCOMB_X50_Y42_N28
\inst|cpu|M_st_data[14]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(6),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	combout => \inst|cpu|M_st_data[14]~6_combout\);

-- Location: LCCOMB_X50_Y43_N26
\inst|cpu|M_st_data[14]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data[14]~6_combout\,
	combout => \inst|cpu|M_st_data[14]~feeder_combout\);

-- Location: LCCOMB_X47_Y40_N2
\inst|rsp_xbar_mux_001|src_payload~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~72_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~72_combout\);

-- Location: LCCOMB_X47_Y40_N4
\inst|rsp_xbar_mux_001|src_payload~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~74_combout\ = (\inst|rsp_xbar_mux_001|src_payload~73_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~72_combout\) # ((\inst|sdram_controller|za_data\(13) & \inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~73_combout\,
	datab => \inst|sdram_controller|za_data\(13),
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~72_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~74_combout\);

-- Location: FF_X47_Y40_N5
\inst|cpu|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~74_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(13));

-- Location: LCCOMB_X47_Y40_N16
\inst|cpu|av_ld_data_aligned_or_div[13]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(29),
	datab => \inst|cpu|d_readdata_d1\(13),
	datad => \inst|cpu|M_ld_align_sh16~combout\,
	combout => \inst|cpu|av_ld_data_aligned_or_div[13]~13_combout\);

-- Location: LCCOMB_X56_Y38_N4
\inst|cpu|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: FF_X56_Y38_N5
\inst|cpu|E_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_ld_signed~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_ld_signed~q\);

-- Location: FF_X47_Y41_N3
\inst|cpu|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_ctrl_ld_signed~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_ld_signed~q\);

-- Location: LCCOMB_X45_Y35_N10
\inst|jtag_uart|rvalid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|rvalid~1_combout\ = (\inst|jtag_uart|fifo_rd~1_combout\ & ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) # (!\inst|jtag_uart|fifo_rd~1_combout\ & (\inst|jtag_uart|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_rd~1_combout\,
	datac => \inst|jtag_uart|rvalid~q\,
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \inst|jtag_uart|rvalid~1_combout\);

-- Location: FF_X45_Y35_N11
\inst|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|rvalid~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|rvalid~q\);

-- Location: FF_X45_Y35_N15
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|rvalid~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X47_Y35_N10
\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\ & \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\,
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\);

-- Location: LCCOMB_X47_Y35_N12
\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1) $ (((\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\);

-- Location: FF_X47_Y35_N13
\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1));

-- Location: FF_X47_Y42_N13
\inst|cpu|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[9]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(1));

-- Location: FF_X55_Y43_N5
\inst|cpu|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[10]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(2));

-- Location: FF_X54_Y43_N13
\inst|cpu|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[11]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(3));

-- Location: FF_X54_Y44_N21
\inst|cpu|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[12]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(4));

-- Location: FF_X49_Y43_N29
\inst|cpu|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[13]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(5));

-- Location: FF_X50_Y42_N29
\inst|cpu|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[14]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(6));

-- Location: LCCOMB_X50_Y43_N8
\inst|cpu|M_st_data[15]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(7),
	datab => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	datad => \inst|cpu|E_src2_hazard_M~q\,
	combout => \inst|cpu|M_st_data[15]~7_combout\);

-- Location: FF_X49_Y38_N25
\inst|cpu|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_st_data[15]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(7));

-- Location: LCCOMB_X47_Y39_N8
\inst|cpu|av_ld_data_aligned_or_div[15]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(31),
	datab => \inst|cpu|d_readdata_d1\(15),
	datad => \inst|cpu|M_ld_align_sh16~combout\,
	combout => \inst|cpu|av_ld_data_aligned_or_div[15]~15_combout\);

-- Location: LCCOMB_X48_Y39_N8
\inst|cpu|Equal2~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(3),
	datad => \inst|cpu|M_iw\(4),
	combout => \inst|cpu|Equal2~0_combout\);

-- Location: FF_X47_Y39_N9
\inst|cpu|av_ld_data_aligned_or_div[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(15));

-- Location: LCCOMB_X50_Y40_N10
\inst|cpu|M_wr_data_unfiltered[15]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[15]~38_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_shift_rot_result\(15),
	datad => \inst|cpu|av_ld_data_aligned_or_div\(15),
	combout => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\);

-- Location: LCCOMB_X56_Y43_N12
\inst|crc_custom|wrapper_wiring|readdata[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[17]~16_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(14),
	combout => \inst|crc_custom|wrapper_wiring|readdata[17]~16_combout\);

-- Location: LCCOMB_X56_Y37_N20
\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1_combout\ = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1_combout\);

-- Location: LCCOMB_X56_Y37_N14
\inst|cpu_custom_instruction_master_multi_xconnect|ci_master0_start\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_master0_start~combout\ = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (\inst|cpu|M_ci_multi_start~q\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_ci_multi_start~q\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_master0_start~combout\);

-- Location: FF_X56_Y37_N15
\inst|crc_custom|done_delay\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_master0_start~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|done_delay~q\);

-- Location: LCCOMB_X56_Y37_N18
\inst|cpu|M_ci_multi_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_start~q\,
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	datac => \inst|cpu|M_iw\(8),
	datad => \inst|crc_custom|done_delay~q\,
	combout => \inst|cpu|M_ci_multi_stall~0_combout\);

-- Location: LCCOMB_X56_Y37_N6
\inst|cpu|M_ci_multi_stall~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_status_reg_pie~0_combout\,
	datab => \inst|cpu|E_ctrl_custom_multi~q\,
	datac => \inst|cpu|M_ci_multi_stall~q\,
	datad => \inst|cpu|M_ci_multi_stall~0_combout\,
	combout => \inst|cpu|M_ci_multi_stall~1_combout\);

-- Location: FF_X56_Y37_N7
\inst|cpu|M_ci_multi_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ci_multi_stall~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_stall~q\);

-- Location: LCCOMB_X56_Y37_N0
\inst|crc_custom|wrapper_wiring|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|always1~0_combout\ = (\inst|cpu|M_iw\(8) & \inst|cpu|M_ci_multi_stall~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_iw\(8),
	datad => \inst|cpu|M_ci_multi_stall~q\,
	combout => \inst|crc_custom|wrapper_wiring|always1~0_combout\);

-- Location: FF_X56_Y43_N13
\inst|crc_custom|wrapper_wiring|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[17]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(17));

-- Location: LCCOMB_X56_Y43_N20
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(17) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(17),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(17));

-- Location: FF_X56_Y43_N21
\inst|cpu|M_ci_multi_result_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(17),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(17));

-- Location: LCCOMB_X56_Y43_N30
\inst|cpu|M_wr_data_unfiltered[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_shift_rot_result\(17),
	datad => \inst|cpu|M_ci_multi_result_d1\(17),
	combout => \inst|cpu|M_wr_data_unfiltered[17]~34_combout\);

-- Location: LCCOMB_X47_Y41_N0
\inst|cpu|av_ld_byte2_data[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(17),
	datab => \inst|cpu|M_ctrl_ld_signed~q\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|av_sign_bit~2_combout\,
	combout => \inst|cpu|av_ld_byte2_data[1]~6_combout\);

-- Location: FF_X47_Y41_N1
\inst|cpu|av_ld_data_aligned_or_div[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[1]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(17));

-- Location: LCCOMB_X48_Y42_N24
\inst|cpu|M_wr_data_unfiltered[17]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(17),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[17]~34_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(17),
	combout => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\);

-- Location: LCCOMB_X50_Y40_N8
\inst|cpu|D_src2_imm[15]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(5),
	combout => \inst|cpu|D_src2_imm[15]~5_combout\);

-- Location: LCCOMB_X57_Y38_N4
\inst|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|Equal4~8_combout\,
	datac => \inst|cpu|Equal4~6_combout\,
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X58_Y38_N24
\inst|cpu|Equal4~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~10_combout\);

-- Location: LCCOMB_X58_Y38_N28
\inst|cpu|Equal4~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~5_combout\);

-- Location: LCCOMB_X57_Y38_N14
\inst|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datab => \inst|cpu|Equal4~10_combout\,
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|Equal4~5_combout\,
	combout => \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X57_Y37_N26
\inst|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|Equal4~4_combout\,
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_iw\(12),
	combout => \inst|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X57_Y38_N8
\inst|cpu|D_ctrl_unsigned_lo_imm16~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(11),
	datab => \inst|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X53_Y43_N22
\inst|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCCOMB_X52_Y43_N20
\inst|cpu|D_src2_imm[19]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(9),
	datab => \inst|cpu|D_src2_imm[15]~5_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \inst|cpu|D_src2_imm[19]~14_combout\);

-- Location: FF_X52_Y43_N21
\inst|cpu|E_src2_imm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[19]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(19));

-- Location: LCCOMB_X49_Y42_N20
\inst|cpu|E_src2[19]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_imm\(19),
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[19]~16_combout\);

-- Location: LCCOMB_X49_Y42_N6
\inst|cpu|E_src2[19]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(19),
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	datad => \inst|cpu|E_src2[19]~16_combout\,
	combout => \inst|cpu|E_src2[19]~17_combout\);

-- Location: LCCOMB_X56_Y38_N10
\inst|cpu|D_compare_op[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~2_combout\,
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_compare_op[0]~1_combout\);

-- Location: FF_X56_Y38_N11
\inst|cpu|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_compare_op[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_compare_op\(0));

-- Location: LCCOMB_X47_Y40_N18
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[29]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(29),
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[29]~25_combout\);

-- Location: FF_X47_Y40_N19
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[29]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X47_Y40_N14
\inst|rsp_xbar_mux|src_data[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(29) = (\inst|sdram_controller|za_data\(29) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(29) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(29),
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(29));

-- Location: FF_X47_Y40_N15
\inst|cpu|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(29),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(29));

-- Location: IOIBUF_X0_Y34_N15
\SDRAM_DQ[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(30),
	o => \SDRAM_DQ[30]~input_o\);

-- Location: FF_X0_Y34_N17
\inst|sdram_controller|za_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[30]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(30));

-- Location: LCCOMB_X50_Y43_N0
\inst|cmd_xbar_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~6_combout\ = (\inst|cpu|M_st_data\(15) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(15),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X48_Y41_N0
\inst|cpu|M_shift_rot_result[19]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(20),
	datad => \inst|cpu|M_shift_rot_result\(18),
	combout => \inst|cpu|M_shift_rot_result[19]~20_combout\);

-- Location: FF_X48_Y41_N1
\inst|cpu|M_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[19]~20_combout\,
	asdata => \inst|cpu|E_src1[19]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(19));

-- Location: LCCOMB_X48_Y41_N14
\inst|cpu|M_shift_rot_result[20]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(21),
	datad => \inst|cpu|M_shift_rot_result\(19),
	combout => \inst|cpu|M_shift_rot_result[20]~21_combout\);

-- Location: FF_X52_Y42_N13
\inst|cpu|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(25));

-- Location: LCCOMB_X55_Y42_N18
\inst|cpu|E_src1_prelim[25]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(25),
	combout => \inst|cpu|E_src1_prelim[25]~26_combout\);

-- Location: LCCOMB_X56_Y38_N20
\inst|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X56_Y38_N30
\inst|cpu|D_ctrl_a_not_src\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|Equal4~3_combout\,
	combout => \inst|cpu|D_ctrl_a_not_src~combout\);

-- Location: LCCOMB_X52_Y38_N0
\inst|cpu|F_iw[27]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datac => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[27]~26_combout\);

-- Location: FF_X52_Y38_N1
\inst|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[27]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(27));

-- Location: LCCOMB_X52_Y38_N12
\inst|cpu|F_iw[28]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	combout => \inst|cpu|F_iw[28]~25_combout\);

-- Location: FF_X52_Y38_N13
\inst|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[28]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(28));

-- Location: LCCOMB_X52_Y38_N2
\inst|cpu|D_src1_hazard_M~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_dst_regnum\(1),
	datab => \inst|cpu|D_iw\(27),
	datac => \inst|cpu|M_dst_regnum\(0),
	datad => \inst|cpu|D_iw\(28),
	combout => \inst|cpu|D_src1_hazard_M~0_combout\);

-- Location: LCCOMB_X53_Y35_N2
\inst|cpu|Equal173~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[3]~7_combout\,
	datab => \inst|cpu|D_dst_regnum[0]~8_combout\,
	datac => \inst|cpu|D_dst_regnum[4]~6_combout\,
	datad => \inst|cpu|D_dst_regnum[2]~5_combout\,
	combout => \inst|cpu|Equal173~0_combout\);

-- Location: LCCOMB_X56_Y38_N28
\inst|cpu|D_ctrl_ignore_dst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~2_combout\,
	datab => \inst|cpu|D_iw\(5),
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_ctrl_ignore_dst~0_combout\);

-- Location: LCCOMB_X56_Y38_N14
\inst|cpu|D_wr_dst_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_wr_dst_reg~7_combout\,
	datab => \inst|cpu|D_ctrl_br~0_combout\,
	datac => \inst|cpu|D_ctrl_ignore_dst~0_combout\,
	datad => \inst|cpu|D_wr_dst_reg~5_combout\,
	combout => \inst|cpu|D_wr_dst_reg~6_combout\);

-- Location: LCCOMB_X49_Y35_N20
\inst|cpu|D_wr_dst_reg\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[1]~4_combout\,
	datab => \inst|cpu|D_valid~combout\,
	datac => \inst|cpu|Equal173~0_combout\,
	datad => \inst|cpu|D_wr_dst_reg~6_combout\,
	combout => \inst|cpu|D_wr_dst_reg~combout\);

-- Location: FF_X49_Y35_N21
\inst|cpu|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_wr_dst_reg~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_wr_dst_reg_from_D~q\);

-- Location: LCCOMB_X49_Y35_N26
\inst|cpu|E_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush~q\,
	datab => \inst|cpu|E_wr_dst_reg_from_D~q\,
	datad => \inst|cpu|E_hbreak_req~combout\,
	combout => \inst|cpu|E_wr_dst_reg~0_combout\);

-- Location: FF_X49_Y35_N27
\inst|cpu|M_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_wr_dst_reg~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_wr_dst_reg~q\);

-- Location: M9K_X51_Y40_N0
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|i_readdatavalid_d1~q\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X55_Y35_N8
\inst|cpu|F_iw[31]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|cpu|F_iw[31]~29_combout\);

-- Location: FF_X55_Y35_N9
\inst|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[31]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(31));

-- Location: LCCOMB_X55_Y35_N2
\inst|cpu|D_src1_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_dst_regnum\(4),
	datac => \inst|cpu|M_wr_dst_reg~q\,
	datad => \inst|cpu|D_iw\(31),
	combout => \inst|cpu|D_src1_hazard_M~2_combout\);

-- Location: LCCOMB_X55_Y35_N28
\inst|cpu|D_src1_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_M~1_combout\,
	datab => \inst|cpu|D_ctrl_a_not_src~combout\,
	datac => \inst|cpu|D_src1_hazard_M~0_combout\,
	datad => \inst|cpu|D_src1_hazard_M~2_combout\,
	combout => \inst|cpu|D_src1_hazard_M~combout\);

-- Location: FF_X55_Y42_N19
\inst|cpu|E_src1_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[25]~26_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(25));

-- Location: LCCOMB_X55_Y42_N0
\inst|cpu|E_src1[25]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\,
	datad => \inst|cpu|E_src1_prelim\(25),
	combout => \inst|cpu|E_src1[25]~7_combout\);

-- Location: LCCOMB_X55_Y42_N16
\inst|cpu|E_alu_result[25]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[25]~7_combout\,
	datab => \inst|cpu|E_compare_op\(0),
	datac => \inst|cpu|E_compare_op\(1),
	datad => \inst|cpu|E_src1[25]~7_combout\,
	combout => \inst|cpu|E_alu_result[25]~10_combout\);

-- Location: LCCOMB_X54_Y38_N2
\inst|cpu|E_alu_result[25]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(23),
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_ctrl_retaddr~q\,
	datad => \inst|cpu|E_alu_result[25]~10_combout\,
	combout => \inst|cpu|E_alu_result[25]~11_combout\);

-- Location: LCCOMB_X54_Y38_N20
\inst|cpu|E_alu_result[25]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[26]~52_combout\,
	datab => \inst|cpu|E_alu_result[25]~11_combout\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[25]~12_combout\);

-- Location: FF_X54_Y38_N21
\inst|cpu|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[25]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(25));

-- Location: FF_X55_Y41_N17
\inst|cpu|M_ci_multi_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[0]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(0));

-- Location: LCCOMB_X58_Y44_N20
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(31) $ (\inst|cpu|M_ci_multi_src1\(0) $ (\inst|crc_custom|wrapper_wiring|crc_value\(27) $ (\inst|cpu|M_ci_multi_src1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datab => \inst|cpu|M_ci_multi_src1\(0),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(27),
	datad => \inst|cpu|M_ci_multi_src1\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\);

-- Location: FF_X55_Y41_N27
\inst|cpu|M_ci_multi_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[3]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(3));

-- Location: LCCOMB_X52_Y39_N28
\inst|cpu|F_iw[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|cpu|F_iw[7]~32_combout\);

-- Location: FF_X52_Y39_N29
\inst|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[7]~32_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(7));

-- Location: FF_X56_Y39_N3
\inst|cpu|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(7));

-- Location: FF_X58_Y41_N23
\inst|cpu|M_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(7));

-- Location: LCCOMB_X58_Y43_N30
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(31) $ (\inst|cpu|M_ci_multi_src1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datad => \inst|cpu|M_ci_multi_src1\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\);

-- Location: LCCOMB_X57_Y43_N30
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ = \inst|cpu|M_ci_multi_src1\(3) $ (\inst|crc_custom|wrapper_wiring|crc_value\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(3),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(28),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\);

-- Location: LCCOMB_X58_Y42_N26
\inst|crc_custom|wrapper_wiring|crc_value~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~11_combout\ = (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|crc_value\(22) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~11_combout\);

-- Location: LCCOMB_X59_Y40_N14
\inst|crc_custom|wrapper_wiring|crc_value~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~12_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~11_combout\) # ((\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~4_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(12),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value~11_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~12_combout\);

-- Location: FF_X52_Y42_N23
\inst|cpu|M_ci_multi_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[7]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(7));

-- Location: LCCOMB_X58_Y40_N8
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ = \inst|cpu|M_ci_multi_src1\(14) $ (\inst|crc_custom|wrapper_wiring|crc_value\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(14),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(17),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\);

-- Location: LCCOMB_X57_Y43_N2
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(24) $ (\inst|cpu|M_ci_multi_src1\(3) $ (\inst|cpu|M_ci_multi_src1\(7) $ (\inst|crc_custom|wrapper_wiring|crc_value\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(24),
	datab => \inst|cpu|M_ci_multi_src1\(3),
	datac => \inst|cpu|M_ci_multi_src1\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(28),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\);

-- Location: LCCOMB_X59_Y42_N22
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\);

-- Location: LCCOMB_X47_Y41_N20
\inst|cpu|av_ld_byte2_data[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(20),
	datab => \inst|cpu|M_ctrl_ld_signed~q\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|av_sign_bit~2_combout\,
	combout => \inst|cpu|av_ld_byte2_data[4]~3_combout\);

-- Location: FF_X47_Y41_N21
\inst|cpu|av_ld_data_aligned_or_div[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[4]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(20));

-- Location: LCCOMB_X48_Y41_N8
\inst|cpu|M_wr_data_unfiltered[20]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(20),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(20),
	combout => \inst|cpu|M_wr_data_unfiltered[20]~28_combout\);

-- Location: LCCOMB_X48_Y41_N26
\inst|cpu|M_wr_data_unfiltered[20]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(20),
	datab => \inst|cpu|M_wr_data_unfiltered[20]~28_combout\,
	datac => \inst|cpu|M_shift_rot_result\(20),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\);

-- Location: LCCOMB_X43_Y36_N22
\inst|cmd_xbar_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~3_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(1),
	combout => \inst|cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X41_Y41_N12
\inst|cmd_xbar_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~15_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(2),
	combout => \inst|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X48_Y44_N6
\inst|cmd_xbar_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~0_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(3),
	combout => \inst|cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X48_Y44_N24
\inst|cmd_xbar_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~8_combout\ = (\inst|cpu|M_st_data\(4) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(4),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X48_Y44_N4
\inst|cmd_xbar_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~31_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(5),
	combout => \inst|cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCCOMB_X48_Y44_N26
\inst|cmd_xbar_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~30_combout\ = (\inst|cpu|M_st_data\(6) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(6),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCCOMB_X49_Y38_N24
\inst|cmd_xbar_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~4_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(7),
	combout => \inst|cmd_xbar_mux|src_payload~4_combout\);

-- Location: FF_X48_Y42_N25
\inst|cpu|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(17));

-- Location: LCCOMB_X48_Y42_N2
\inst|cpu|E_src2_prelim[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(17),
	combout => \inst|cpu|E_src2_prelim[17]~18_combout\);

-- Location: LCCOMB_X53_Y35_N14
\inst|cpu|D_src2_hazard_M~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(26),
	datac => \inst|cpu|M_dst_regnum\(4),
	datad => \inst|cpu|M_wr_dst_reg~q\,
	combout => \inst|cpu|D_src2_hazard_M~2_combout\);

-- Location: LCCOMB_X53_Y35_N8
\inst|cpu|D_src2_hazard_M~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(24),
	datab => \inst|cpu|M_dst_regnum\(2),
	datac => \inst|cpu|M_dst_regnum\(3),
	datad => \inst|cpu|D_iw\(25),
	combout => \inst|cpu|D_src2_hazard_M~1_combout\);

-- Location: LCCOMB_X56_Y38_N22
\inst|cpu|D_ctrl_b_not_src\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~3_combout\,
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu|D_ctrl_b_not_src~combout\);

-- Location: LCCOMB_X49_Y42_N18
\inst|cpu|D_src2_hazard_M\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_M~0_combout\,
	datab => \inst|cpu|D_src2_hazard_M~2_combout\,
	datac => \inst|cpu|D_src2_hazard_M~1_combout\,
	datad => \inst|cpu|D_ctrl_b_not_src~combout\,
	combout => \inst|cpu|D_src2_hazard_M~combout\);

-- Location: FF_X48_Y42_N3
\inst|cpu|E_src2_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[17]~18_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(17));

-- Location: LCCOMB_X48_Y43_N8
\inst|cpu|M_st_data[17]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	datad => \inst|cpu|E_src2_prelim\(17),
	combout => \inst|cpu|M_st_data[17]~14_combout\);

-- Location: FF_X48_Y43_N9
\inst|cpu|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[17]~14_combout\,
	asdata => \inst|cpu|M_st_data[9]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(17));

-- Location: LCCOMB_X46_Y43_N0
\inst|cmd_xbar_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~19_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(17),
	combout => \inst|cmd_xbar_mux|src_payload~19_combout\);

-- Location: FF_X49_Y41_N9
\inst|cpu|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(18));

-- Location: FF_X53_Y39_N1
\inst|cpu|D_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(17),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(17));

-- Location: LCCOMB_X53_Y39_N0
\inst|cpu|F_pc_nxt[17]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(17),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(17),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[17]~14_combout\);

-- Location: LCCOMB_X52_Y41_N4
\inst|cpu|E_src1_prelim[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(18),
	combout => \inst|cpu|E_src1_prelim[18]~19_combout\);

-- Location: FF_X52_Y41_N5
\inst|cpu|E_src1_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[18]~19_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(18));

-- Location: LCCOMB_X56_Y36_N24
\inst|cpu|E_src1[18]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	datac => \inst|cpu|E_src1_prelim\(18),
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[18]~14_combout\);

-- Location: FF_X56_Y36_N13
\inst|cpu|D_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(16),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(16));

-- Location: LCCOMB_X56_Y36_N30
\inst|cpu|E_pc[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(16),
	combout => \inst|cpu|E_pc[16]~feeder_combout\);

-- Location: FF_X56_Y36_N31
\inst|cpu|E_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[16]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(16));

-- Location: LCCOMB_X56_Y36_N20
\inst|cpu|M_pipe_flush_waddr_nxt[16]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[16]~40_combout\,
	datab => \inst|cpu|E_src1[18]~14_combout\,
	datac => \inst|cpu|E_pc\(16),
	datad => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[16]~41_combout\);

-- Location: FF_X56_Y36_N21
\inst|cpu|M_pipe_flush_waddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[16]~41_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(16));

-- Location: LCCOMB_X56_Y36_N12
\inst|cpu|F_pc_nxt[16]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[16]~32_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(16),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[16]~12_combout\);

-- Location: LCCOMB_X56_Y36_N8
\inst|cpu|F_pc_nxt[16]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~14_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(16),
	datac => \inst|cpu|F_pc_nxt[16]~12_combout\,
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_pc_nxt[16]~13_combout\);

-- Location: FF_X56_Y36_N9
\inst|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[16]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(16));

-- Location: LCCOMB_X54_Y37_N16
\inst|cpu|Add1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \inst|cpu|Add1~1_cout\);

-- Location: LCCOMB_X54_Y37_N18
\inst|cpu|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(10),
	datab => \inst|cpu|D_iw\(18),
	datad => VCC,
	cin => \inst|cpu|Add1~1_cout\,
	combout => \inst|cpu|Add1~2_combout\,
	cout => \inst|cpu|Add1~3\);

-- Location: LCCOMB_X53_Y37_N26
\inst|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(10),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[9]~19\,
	combout => \inst|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \inst|cpu|F_pc_plus_one[10]~21\);

-- Location: FF_X55_Y37_N31
\inst|cpu|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(10));

-- Location: LCCOMB_X55_Y37_N30
\inst|cpu|F_pc_nxt[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_pc_plus_one[10]~20_combout\,
	datac => \inst|cpu|D_pc\(10),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[10]~0_combout\);

-- Location: FF_X55_Y38_N19
\inst|cpu|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(16),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(16));

-- Location: LCCOMB_X57_Y37_N8
\inst|cpu|D_ctrl_break~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_ctrl_break~0_combout\,
	combout => \inst|cpu|D_ctrl_break~1_combout\);

-- Location: FF_X57_Y37_N9
\inst|cpu|E_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_break~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_break~q\);

-- Location: LCCOMB_X57_Y37_N10
\inst|cpu|D_ctrl_crst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_ctrl_crst~0_combout\,
	combout => \inst|cpu|D_ctrl_crst~1_combout\);

-- Location: FF_X57_Y37_N11
\inst|cpu|E_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_crst~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_crst~q\);

-- Location: FF_X53_Y37_N27
\inst|cpu|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(10));

-- Location: LCCOMB_X56_Y37_N16
\inst|cpu|D_extra_pc[10]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~2_combout\,
	datab => \inst|cpu|D_pc_plus_one\(10),
	datac => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[10]~18_combout\);

-- Location: FF_X56_Y37_N17
\inst|cpu|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[10]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(10));

-- Location: LCCOMB_X55_Y39_N8
\inst|cpu|M_pipe_flush_waddr_nxt[10]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(10),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[10]~0_combout\);

-- Location: LCCOMB_X54_Y39_N10
\inst|cpu|M_pipe_flush_waddr_nxt[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|E_iw\(16),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[10]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[10]~1_combout\);

-- Location: FF_X55_Y37_N1
\inst|cpu|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(10));

-- Location: LCCOMB_X55_Y37_N16
\inst|cpu|M_pipe_flush_waddr_nxt[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[12]~20_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr_nxt[10]~1_combout\,
	datad => \inst|cpu|E_pc\(10),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[10]~2_combout\);

-- Location: FF_X55_Y37_N17
\inst|cpu|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[10]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(10));

-- Location: LCCOMB_X55_Y37_N22
\inst|cpu|F_pc_nxt[10]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|Add1~2_combout\,
	datac => \inst|cpu|F_pc_nxt[10]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr\(10),
	combout => \inst|cpu|F_pc_nxt[10]~1_combout\);

-- Location: FF_X55_Y37_N23
\inst|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[10]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(10));

-- Location: LCCOMB_X53_Y37_N28
\inst|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(11),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[10]~21\,
	combout => \inst|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \inst|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X53_Y37_N29
\inst|cpu|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(11));

-- Location: LCCOMB_X54_Y37_N20
\inst|cpu|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(19),
	datab => \inst|cpu|D_pc_plus_one\(11),
	datad => VCC,
	cin => \inst|cpu|Add1~3\,
	combout => \inst|cpu|Add1~4_combout\,
	cout => \inst|cpu|Add1~5\);

-- Location: LCCOMB_X55_Y36_N4
\inst|cpu|F_pc_nxt[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_nxt[11]~2_combout\,
	datab => \inst|cpu|Add1~4_combout\,
	datac => \inst|cpu|F_pc_plus_one[11]~22_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[11]~3_combout\);

-- Location: FF_X55_Y36_N5
\inst|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[11]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(11));

-- Location: LCCOMB_X53_Y37_N30
\inst|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(12),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[11]~23\,
	combout => \inst|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \inst|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X53_Y36_N0
\inst|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(13),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[12]~25\,
	combout => \inst|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \inst|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X53_Y37_N31
\inst|cpu|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(12));

-- Location: LCCOMB_X54_Y37_N22
\inst|cpu|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(20),
	datab => \inst|cpu|D_pc_plus_one\(12),
	datad => VCC,
	cin => \inst|cpu|Add1~5\,
	combout => \inst|cpu|Add1~6_combout\,
	cout => \inst|cpu|Add1~7\);

-- Location: LCCOMB_X54_Y37_N24
\inst|cpu|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(13),
	datab => \inst|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~7\,
	combout => \inst|cpu|Add1~8_combout\,
	cout => \inst|cpu|Add1~9\);

-- Location: FF_X50_Y37_N19
\inst|cpu|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(13));

-- Location: LCCOMB_X50_Y37_N18
\inst|cpu|F_pc_nxt[13]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(13),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(13),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[13]~6_combout\);

-- Location: LCCOMB_X50_Y37_N30
\inst|cpu|F_pc_nxt[13]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|F_pc_plus_one[13]~26_combout\,
	datac => \inst|cpu|Add1~8_combout\,
	datad => \inst|cpu|F_pc_nxt[13]~6_combout\,
	combout => \inst|cpu|F_pc_nxt[13]~7_combout\);

-- Location: FF_X50_Y37_N31
\inst|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[13]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(13));

-- Location: LCCOMB_X53_Y36_N4
\inst|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(15),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[14]~29\,
	combout => \inst|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \inst|cpu|F_pc_plus_one[15]~31\);

-- Location: FF_X53_Y36_N5
\inst|cpu|D_pc_plus_one[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(15));

-- Location: LCCOMB_X54_Y37_N26
\inst|cpu|Add1~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(14),
	datab => \inst|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~9\,
	combout => \inst|cpu|Add1~10_combout\,
	cout => \inst|cpu|Add1~11\);

-- Location: LCCOMB_X54_Y37_N28
\inst|cpu|Add1~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(15),
	datad => VCC,
	cin => \inst|cpu|Add1~11\,
	combout => \inst|cpu|Add1~12_combout\,
	cout => \inst|cpu|Add1~13\);

-- Location: FF_X53_Y38_N5
\inst|cpu|D_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(15),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(15));

-- Location: LCCOMB_X53_Y38_N4
\inst|cpu|F_pc_nxt[15]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(15),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(15),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[15]~10_combout\);

-- Location: LCCOMB_X53_Y38_N26
\inst|cpu|F_pc_nxt[15]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|Add1~12_combout\,
	datac => \inst|cpu|F_pc_plus_one[15]~30_combout\,
	datad => \inst|cpu|F_pc_nxt[15]~10_combout\,
	combout => \inst|cpu|F_pc_nxt[15]~11_combout\);

-- Location: FF_X53_Y38_N27
\inst|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[15]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(15));

-- Location: LCCOMB_X53_Y36_N6
\inst|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(16),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[15]~31\,
	combout => \inst|cpu|F_pc_plus_one[16]~32_combout\,
	cout => \inst|cpu|F_pc_plus_one[16]~33\);

-- Location: FF_X53_Y36_N7
\inst|cpu|D_pc_plus_one[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(16));

-- Location: LCCOMB_X54_Y36_N0
\inst|cpu|Add1~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(17),
	datab => \inst|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~15\,
	combout => \inst|cpu|Add1~16_combout\,
	cout => \inst|cpu|Add1~17\);

-- Location: LCCOMB_X53_Y39_N8
\inst|cpu|F_pc_nxt[17]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[17]~34_combout\,
	datab => \inst|cpu|F_pc_nxt[17]~14_combout\,
	datac => \inst|cpu|Add1~16_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[17]~15_combout\);

-- Location: FF_X53_Y39_N9
\inst|cpu|F_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[17]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(17));

-- Location: LCCOMB_X53_Y36_N10
\inst|cpu|F_pc_plus_one[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(18),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[17]~35\,
	combout => \inst|cpu|F_pc_plus_one[18]~36_combout\,
	cout => \inst|cpu|F_pc_plus_one[18]~37\);

-- Location: FF_X50_Y35_N21
\inst|cpu|D_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(18),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(18));

-- Location: LCCOMB_X50_Y35_N20
\inst|cpu|F_pc_nxt[18]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_pc_plus_one[18]~36_combout\,
	datac => \inst|cpu|D_pc\(18),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[18]~16_combout\);

-- Location: LCCOMB_X50_Y35_N26
\inst|cpu|E_pc[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(18),
	combout => \inst|cpu|E_pc[18]~feeder_combout\);

-- Location: FF_X50_Y35_N27
\inst|cpu|E_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[18]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(18));

-- Location: LCCOMB_X57_Y38_N18
\inst|cpu|Equal4~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|Equal4~5_combout\,
	combout => \inst|cpu|Equal4~11_combout\);

-- Location: LCCOMB_X57_Y37_N24
\inst|cpu|D_ctrl_implicit_dst_eretaddr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~2_combout\,
	datab => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|Equal4~4_combout\,
	datad => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X55_Y38_N10
\inst|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X54_Y38_N10
\inst|cpu|D_ctrl_exception\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_exception~3_combout\,
	datab => \inst|cpu|Equal4~11_combout\,
	datac => \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \inst|cpu|D_ctrl_exception~2_combout\,
	combout => \inst|cpu|D_ctrl_exception~combout\);

-- Location: FF_X54_Y38_N11
\inst|cpu|E_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_exception~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_exception~q\);

-- Location: LCCOMB_X54_Y36_N2
\inst|cpu|Add1~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(18),
	datab => \inst|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~17\,
	combout => \inst|cpu|Add1~18_combout\,
	cout => \inst|cpu|Add1~19\);

-- Location: LCCOMB_X54_Y36_N28
\inst|cpu|D_extra_pc[18]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(18),
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|Add1~18_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[18]~7_combout\);

-- Location: FF_X54_Y36_N29
\inst|cpu|E_extra_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[18]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(18));

-- Location: LCCOMB_X49_Y39_N16
\inst|cpu|M_pipe_flush_waddr_nxt[18]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_crst~q\,
	datab => \inst|cpu|E_ctrl_exception~q\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_extra_pc\(18),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[18]~45_combout\);

-- Location: LCCOMB_X50_Y35_N8
\inst|cpu|F_iw[24]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|cpu|F_iw[24]~9_combout\);

-- Location: FF_X50_Y35_N9
\inst|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[24]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(24));

-- Location: FF_X50_Y35_N17
\inst|cpu|E_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(24),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(24));

-- Location: LCCOMB_X50_Y35_N16
\inst|cpu|M_pipe_flush_waddr_nxt[18]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[18]~45_combout\,
	datac => \inst|cpu|E_iw\(24),
	datad => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[18]~46_combout\);

-- Location: LCCOMB_X50_Y35_N14
\inst|cpu|M_pipe_flush_waddr_nxt[18]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[20]~12_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|E_pc\(18),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[18]~46_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[18]~47_combout\);

-- Location: FF_X50_Y35_N15
\inst|cpu|M_pipe_flush_waddr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[18]~47_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(18));

-- Location: LCCOMB_X50_Y35_N4
\inst|cpu|F_pc_nxt[18]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_pc_nxt[18]~16_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr\(18),
	datad => \inst|cpu|Add1~18_combout\,
	combout => \inst|cpu|F_pc_nxt[18]~17_combout\);

-- Location: FF_X50_Y35_N5
\inst|cpu|F_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[18]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(18));

-- Location: LCCOMB_X53_Y36_N12
\inst|cpu|F_pc_plus_one[19]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(19),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[18]~37\,
	combout => \inst|cpu|F_pc_plus_one[19]~38_combout\,
	cout => \inst|cpu|F_pc_plus_one[19]~39\);

-- Location: FF_X53_Y36_N13
\inst|cpu|D_pc_plus_one[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[19]~38_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(19));

-- Location: LCCOMB_X54_Y36_N4
\inst|cpu|Add1~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(19),
	datad => VCC,
	cin => \inst|cpu|Add1~19\,
	combout => \inst|cpu|Add1~20_combout\,
	cout => \inst|cpu|Add1~21\);

-- Location: LCCOMB_X54_Y36_N6
\inst|cpu|Add1~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(20),
	datab => \inst|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~21\,
	combout => \inst|cpu|Add1~22_combout\,
	cout => \inst|cpu|Add1~23\);

-- Location: LCCOMB_X54_Y36_N18
\inst|cpu|D_extra_pc[20]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(20),
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|Add1~22_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[20]~5_combout\);

-- Location: FF_X54_Y36_N19
\inst|cpu|E_extra_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[20]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(20));

-- Location: LCCOMB_X52_Y43_N22
\inst|cpu|D_src2_imm[22]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_src2_imm[15]~5_combout\,
	combout => \inst|cpu|D_src2_imm[22]~11_combout\);

-- Location: FF_X52_Y43_N23
\inst|cpu|E_src2_imm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[22]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(22));

-- Location: LCCOMB_X48_Y43_N26
\inst|cpu|E_src2[22]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_imm\(22),
	combout => \inst|cpu|E_src2[22]~10_combout\);

-- Location: LCCOMB_X48_Y43_N28
\inst|cpu|E_src2[22]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(22),
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2[22]~10_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	combout => \inst|cpu|E_src2[22]~11_combout\);

-- Location: LCCOMB_X57_Y40_N22
\inst|cpu|E_alu_result[22]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[22]~10_combout\,
	datab => \inst|cpu|E_src2[22]~11_combout\,
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_compare_op\(1),
	combout => \inst|cpu|E_alu_result[22]~16_combout\);

-- Location: LCCOMB_X57_Y40_N0
\inst|cpu|E_alu_result[22]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_extra_pc\(20),
	datac => \inst|cpu|E_alu_result[22]~16_combout\,
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[22]~17_combout\);

-- Location: FF_X55_Y41_N23
\inst|cpu|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(23));

-- Location: LCCOMB_X61_Y42_N2
\inst|crc_custom|wrapper_wiring|readdata[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[26]~7_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(5),
	combout => \inst|crc_custom|wrapper_wiring|readdata[26]~7_combout\);

-- Location: FF_X61_Y42_N3
\inst|crc_custom|wrapper_wiring|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[26]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(26));

-- Location: LCCOMB_X61_Y42_N0
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(26) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(26),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(26));

-- Location: FF_X61_Y42_N1
\inst|cpu|M_ci_multi_result_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(26),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(26));

-- Location: LCCOMB_X55_Y40_N0
\inst|cpu|M_shift_rot_result[25]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(24),
	datab => \inst|cpu|M_shift_rot_result\(26),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[25]~26_combout\);

-- Location: FF_X55_Y40_N1
\inst|cpu|M_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[25]~26_combout\,
	asdata => \inst|cpu|E_src1[25]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(25));

-- Location: LCCOMB_X52_Y43_N10
\inst|cpu|D_ctrl_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_rot_right~0_combout\);

-- Location: FF_X52_Y43_N11
\inst|cpu|E_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_rot_right~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_rot_right~q\);

-- Location: LCCOMB_X50_Y41_N18
\inst|cpu|M_ctrl_rot_right~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_ctrl_rot_right~q\,
	combout => \inst|cpu|M_ctrl_rot_right~feeder_combout\);

-- Location: FF_X50_Y41_N19
\inst|cpu|M_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ctrl_rot_right~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_rot_right~q\);

-- Location: LCCOMB_X52_Y43_N4
\inst|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datac => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \inst|cpu|D_iw\(15),
	combout => \inst|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X52_Y43_N5
\inst|cpu|E_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_shift_logical~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_shift_logical~q\);

-- Location: FF_X56_Y36_N23
\inst|cpu|M_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_ctrl_shift_logical~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_shift_logical~q\);

-- Location: LCCOMB_X55_Y40_N10
\inst|cpu|M_shift_rot_result[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(1),
	datab => \inst|cpu|M_shift_rot_fill_bit~0_combout\,
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[0]~1_combout\);

-- Location: FF_X55_Y40_N11
\inst|cpu|M_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[0]~1_combout\,
	asdata => \inst|cpu|E_src1[0]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(0));

-- Location: LCCOMB_X56_Y36_N22
\inst|cpu|M_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(31),
	datab => \inst|cpu|M_ctrl_rot_right~q\,
	datac => \inst|cpu|M_ctrl_shift_logical~q\,
	datad => \inst|cpu|M_shift_rot_result\(0),
	combout => \inst|cpu|M_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X55_Y40_N24
\inst|cpu|M_shift_rot_result[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_fill_bit~0_combout\,
	datad => \inst|cpu|M_shift_rot_result\(30),
	combout => \inst|cpu|M_shift_rot_result[31]~31_combout\);

-- Location: LCCOMB_X47_Y39_N4
\inst|cpu|av_ld_byte3_data[7]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(31),
	datab => \inst|cpu|av_sign_bit~2_combout\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte3_data[7]~4_combout\);

-- Location: FF_X47_Y39_N5
\inst|cpu|av_ld_data_aligned_or_div[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[7]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(31));

-- Location: LCCOMB_X56_Y38_N2
\inst|cpu|D_ctrl_alu_signed_comparison~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~9_combout\,
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|Equal4~8_combout\,
	combout => \inst|cpu|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: LCCOMB_X56_Y40_N24
\inst|cpu|D_ctrl_alu_signed_comparison~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_alu_signed_comparison~1_combout\,
	datab => \inst|cpu|D_ctrl_alu_subtract~8_combout\,
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|D_ctrl_alu_signed_comparison~2_combout\,
	combout => \inst|cpu|D_ctrl_alu_signed_comparison~3_combout\);

-- Location: FF_X56_Y40_N25
\inst|cpu|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_alu_signed_comparison~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_alu_signed_comparison~q\);

-- Location: LCCOMB_X56_Y40_N22
\inst|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_prelim\(31),
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	datad => \inst|cpu|E_ctrl_alu_signed_comparison~q\,
	combout => \inst|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X52_Y43_N30
\inst|cpu|D_src2_imm[30]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_iw\(20),
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_src2_imm[15]~5_combout\,
	combout => \inst|cpu|D_src2_imm[30]~29_combout\);

-- Location: FF_X52_Y43_N31
\inst|cpu|E_src2_imm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[30]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(30));

-- Location: LCCOMB_X47_Y41_N22
\inst|cpu|av_ld_byte3_data[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(30),
	datab => \inst|cpu|M_ctrl_ld_signed~q\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|av_sign_bit~2_combout\,
	combout => \inst|cpu|av_ld_byte3_data[6]~5_combout\);

-- Location: FF_X47_Y41_N23
\inst|cpu|av_ld_data_aligned_or_div[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[6]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(30));

-- Location: LCCOMB_X52_Y44_N16
\inst|cpu|M_wr_data_unfiltered[30]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~60_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|av_ld_data_aligned_or_div\(30),
	datad => \inst|cpu|M_shift_rot_result\(30),
	combout => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\);

-- Location: FF_X52_Y44_N17
\inst|cpu|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(30));

-- Location: LCCOMB_X52_Y44_N24
\inst|cpu|E_src2_prelim[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(30),
	combout => \inst|cpu|E_src2_prelim[30]~30_combout\);

-- Location: FF_X52_Y44_N25
\inst|cpu|E_src2_prelim[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[30]~30_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(30));

-- Location: LCCOMB_X52_Y44_N2
\inst|cpu|E_src2[30]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\,
	datad => \inst|cpu|E_src2_prelim\(30),
	combout => \inst|cpu|E_src2[30]~58_combout\);

-- Location: LCCOMB_X52_Y44_N26
\inst|cpu|Add8|auto_generated|_~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(30),
	datad => \inst|cpu|E_src2[30]~58_combout\,
	combout => \inst|cpu|Add8|auto_generated|_~54_combout\);

-- Location: FF_X55_Y42_N29
\inst|cpu|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(26));

-- Location: FF_X47_Y40_N11
\inst|cpu|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(29));

-- Location: LCCOMB_X48_Y40_N2
\inst|cpu|E_src2_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \inst|cpu|W_wr_data\(29),
	datad => \inst|cpu|D_src2_hazard_W~combout\,
	combout => \inst|cpu|E_src2_prelim[29]~29_combout\);

-- Location: FF_X48_Y40_N3
\inst|cpu|E_src2_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[29]~29_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(29));

-- Location: LCCOMB_X48_Y40_N8
\inst|cpu|E_src2[29]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\,
	datad => \inst|cpu|E_src2_prelim\(29),
	combout => \inst|cpu|E_src2[29]~60_combout\);

-- Location: LCCOMB_X52_Y39_N24
\inst|cpu|F_iw[19]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[19]~35_combout\);

-- Location: FF_X52_Y39_N25
\inst|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[19]~35_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(19));

-- Location: LCCOMB_X49_Y41_N30
\inst|cpu|D_src2_imm[29]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_imm[15]~5_combout\,
	datab => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datac => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|cpu|D_iw\(19),
	combout => \inst|cpu|D_src2_imm[29]~30_combout\);

-- Location: FF_X49_Y41_N31
\inst|cpu|E_src2_imm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[29]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(29));

-- Location: LCCOMB_X48_Y40_N26
\inst|cpu|E_src2[29]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2[29]~60_combout\,
	datad => \inst|cpu|E_src2_imm\(29),
	combout => \inst|cpu|E_src2[29]~61_combout\);

-- Location: LCCOMB_X53_Y40_N28
\inst|cpu|E_alu_result[29]~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src2[29]~61_combout\,
	datac => \inst|cpu|E_src1[29]~30_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[29]~80_combout\);

-- Location: LCCOMB_X49_Y41_N28
\inst|cpu|D_src2_imm[27]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_imm[15]~5_combout\,
	datab => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datac => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|cpu|D_iw\(17),
	combout => \inst|cpu|D_src2_imm[27]~6_combout\);

-- Location: FF_X49_Y41_N29
\inst|cpu|E_src2_imm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[27]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(27));

-- Location: LCCOMB_X48_Y40_N24
\inst|cpu|Add8|auto_generated|_~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[27]~2_combout\,
	datab => \inst|cpu|E_src2_imm\(27),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~10_combout\);

-- Location: LCCOMB_X55_Y42_N22
\inst|cpu|E_src2[26]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(26),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[26]~3_combout\);

-- Location: LCCOMB_X55_Y42_N24
\inst|cpu|Add8|auto_generated|_~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(26),
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2[26]~3_combout\,
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~11_combout\);

-- Location: LCCOMB_X52_Y43_N26
\inst|cpu|D_src2_imm[25]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_iw\(15),
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_src2_imm[15]~5_combout\,
	combout => \inst|cpu|D_src2_imm[25]~8_combout\);

-- Location: FF_X52_Y43_N27
\inst|cpu|E_src2_imm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[25]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(25));

-- Location: LCCOMB_X55_Y42_N14
\inst|cpu|Add8|auto_generated|_~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[25]~4_combout\,
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datac => \inst|cpu|E_src2_imm\(25),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~12_combout\);

-- Location: FF_X48_Y41_N5
\inst|cpu|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(21));

-- Location: LCCOMB_X52_Y41_N10
\inst|cpu|E_src1_prelim[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(21),
	combout => \inst|cpu|E_src1_prelim[21]~22_combout\);

-- Location: FF_X52_Y41_N11
\inst|cpu|E_src1_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[21]~22_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(21));

-- Location: LCCOMB_X52_Y41_N28
\inst|cpu|E_src1[21]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	datad => \inst|cpu|E_src1_prelim\(21),
	combout => \inst|cpu|E_src1[21]~11_combout\);

-- Location: LCCOMB_X49_Y41_N22
\inst|cpu|D_src2_imm[17]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_imm[15]~5_combout\,
	datab => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datac => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \inst|cpu|D_iw\(7),
	combout => \inst|cpu|D_src2_imm[17]~16_combout\);

-- Location: FF_X49_Y41_N23
\inst|cpu|E_src2_imm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[17]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(17));

-- Location: LCCOMB_X48_Y42_N26
\inst|cpu|Add8|auto_generated|_~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	datad => \inst|cpu|E_src2_prelim\(17),
	combout => \inst|cpu|Add8|auto_generated|_~27_combout\);

-- Location: LCCOMB_X48_Y42_N12
\inst|cpu|Add8|auto_generated|_~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_alu_subtract~q\,
	datab => \inst|cpu|E_src2_imm\(17),
	datac => \inst|cpu|Add8|auto_generated|_~27_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|Add8|auto_generated|_~28_combout\);

-- Location: LCCOMB_X50_Y41_N28
\inst|cpu|E_src1_prelim[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(16),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|cpu|E_src1_prelim[16]~17_combout\);

-- Location: FF_X50_Y41_N29
\inst|cpu|E_src1_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[16]~17_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(16));

-- Location: LCCOMB_X50_Y41_N22
\inst|cpu|E_src1[16]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	datac => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(16),
	combout => \inst|cpu|E_src1[16]~16_combout\);

-- Location: FF_X50_Y40_N11
\inst|cpu|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(15));

-- Location: LCCOMB_X50_Y41_N6
\inst|cpu|E_src1_prelim[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|cpu|W_wr_data\(15),
	combout => \inst|cpu|E_src1_prelim[15]~16_combout\);

-- Location: FF_X50_Y41_N7
\inst|cpu|E_src1_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[15]~16_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(15));

-- Location: LCCOMB_X50_Y40_N16
\inst|cpu|E_src1[15]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(15),
	combout => \inst|cpu|E_src1[15]~17_combout\);

-- Location: LCCOMB_X54_Y41_N4
\inst|cpu|E_src1[9]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_prelim\(9),
	datab => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[9]~23_combout\);

-- Location: LCCOMB_X53_Y41_N0
\inst|cpu|Add8|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[8]~24_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~46_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[8]~17\,
	combout => \inst|cpu|Add8|auto_generated|result_int[9]~18_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X53_Y41_N2
\inst|cpu|Add8|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~44_combout\,
	datab => \inst|cpu|E_src1[9]~23_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[9]~19\,
	combout => \inst|cpu|Add8|auto_generated|result_int[10]~20_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X53_Y41_N4
\inst|cpu|Add8|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~42_combout\,
	datab => \inst|cpu|E_src1[10]~22_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[10]~21\,
	combout => \inst|cpu|Add8|auto_generated|result_int[11]~22_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X53_Y41_N8
\inst|cpu|Add8|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[12]~20_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~38_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[12]~25\,
	combout => \inst|cpu|Add8|auto_generated|result_int[13]~26_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X53_Y41_N10
\inst|cpu|Add8|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~36_combout\,
	datab => \inst|cpu|E_src1[13]~19_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[13]~27\,
	combout => \inst|cpu|Add8|auto_generated|result_int[14]~28_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X53_Y41_N12
\inst|cpu|Add8|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~34_combout\,
	datab => \inst|cpu|E_src1[14]~18_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[14]~29\,
	combout => \inst|cpu|Add8|auto_generated|result_int[15]~30_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X53_Y41_N14
\inst|cpu|Add8|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~32_combout\,
	datab => \inst|cpu|E_src1[15]~17_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[15]~31\,
	combout => \inst|cpu|Add8|auto_generated|result_int[16]~32_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X53_Y41_N16
\inst|cpu|Add8|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~30_combout\,
	datab => \inst|cpu|E_src1[16]~16_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[16]~33\,
	combout => \inst|cpu|Add8|auto_generated|result_int[17]~34_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X53_Y41_N18
\inst|cpu|Add8|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[17]~15_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~28_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[17]~35\,
	combout => \inst|cpu|Add8|auto_generated|result_int[18]~36_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X53_Y41_N24
\inst|cpu|Add8|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~22_combout\,
	datab => \inst|cpu|E_src1[20]~12_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[20]~41\,
	combout => \inst|cpu|Add8|auto_generated|result_int[21]~42_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X53_Y41_N26
\inst|cpu|Add8|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~20_combout\,
	datab => \inst|cpu|E_src1[21]~11_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[21]~43\,
	combout => \inst|cpu|Add8|auto_generated|result_int[22]~44_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X53_Y41_N28
\inst|cpu|Add8|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[22]~10_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~18_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[22]~45\,
	combout => \inst|cpu|Add8|auto_generated|result_int[23]~46_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X53_Y41_N30
\inst|cpu|Add8|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~16_combout\,
	datab => \inst|cpu|E_src1[23]~9_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[23]~47\,
	combout => \inst|cpu|Add8|auto_generated|result_int[24]~48_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X53_Y40_N0
\inst|cpu|Add8|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~14_combout\,
	datab => \inst|cpu|E_src1[24]~8_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[24]~49\,
	combout => \inst|cpu|Add8|auto_generated|result_int[25]~50_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X53_Y40_N4
\inst|cpu|Add8|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[26]~6_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~11_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[26]~53\,
	combout => \inst|cpu|Add8|auto_generated|result_int[27]~54_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X53_Y40_N8
\inst|cpu|Add8|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~56_combout\,
	datab => \inst|cpu|E_src1[28]~31_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[28]~57\,
	combout => \inst|cpu|Add8|auto_generated|result_int[29]~58_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X53_Y40_N10
\inst|cpu|Add8|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~55_combout\,
	datab => \inst|cpu|E_src1[29]~30_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[29]~59\,
	combout => \inst|cpu|Add8|auto_generated|result_int[30]~60_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X53_Y40_N22
\inst|cpu|E_alu_result[29]~81\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datab => \inst|cpu|E_alu_result[29]~80_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|Add8|auto_generated|result_int[30]~60_combout\,
	combout => \inst|cpu|E_alu_result[29]~81_combout\);

-- Location: FF_X53_Y40_N23
\inst|cpu|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[29]~81_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(29));

-- Location: LCCOMB_X47_Y40_N24
\inst|cpu|M_wr_data_unfiltered[29]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(29),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_alu_result\(29),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[29]~62_combout\);

-- Location: FF_X54_Y42_N27
\inst|cpu|M_ci_multi_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[1]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(1));

-- Location: LCCOMB_X57_Y43_N28
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(24) $ (\inst|crc_custom|wrapper_wiring|crc_value\(30) $ (\inst|cpu|M_ci_multi_src1\(7) $ (\inst|cpu|M_ci_multi_src1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(24),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	datac => \inst|cpu|M_ci_multi_src1\(7),
	datad => \inst|cpu|M_ci_multi_src1\(1),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\);

-- Location: FF_X52_Y41_N15
\inst|cpu|M_ci_multi_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[5]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(5));

-- Location: LCCOMB_X57_Y43_N26
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(26) $ (\inst|cpu|M_ci_multi_src1\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	datad => \inst|cpu|M_ci_multi_src1\(5),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\);

-- Location: LCCOMB_X58_Y41_N28
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(10) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(10));

-- Location: FF_X54_Y42_N9
\inst|cpu|M_ci_multi_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[2]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(2));

-- Location: LCCOMB_X58_Y44_N0
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\ = \inst|cpu|M_ci_multi_src1\(5) $ (\inst|crc_custom|wrapper_wiring|crc_value\(29) $ (\inst|cpu|M_ci_multi_src1\(2) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(5),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	datac => \inst|cpu|M_ci_multi_src1\(2),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\);

-- Location: LCCOMB_X58_Y42_N16
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~12_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(2) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(2),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~12_combout\);

-- Location: FF_X50_Y41_N23
\inst|cpu|M_ci_multi_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[16]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(16));

-- Location: LCCOMB_X59_Y42_N6
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(12) = \inst|crc_custom|wrapper_wiring|crc_value\(7) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(12));

-- Location: LCCOMB_X59_Y43_N22
\inst|crc_custom|wrapper_wiring|crc_value~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~46_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[12]~5_combout\ $ (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\))))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[12]~5_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\,
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~46_combout\);

-- Location: LCCOMB_X60_Y44_N0
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\ = \inst|cpu|M_ci_multi_src1\(11) $ (\inst|crc_custom|wrapper_wiring|crc_value\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(11),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\);

-- Location: LCCOMB_X60_Y43_N10
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[12]~3_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[12]~3_combout\);

-- Location: LCCOMB_X59_Y43_N10
\inst|crc_custom|wrapper_wiring|crc_value~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~45_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[12]~3_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[12]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~45_combout\);

-- Location: LCCOMB_X59_Y43_N26
\inst|crc_custom|wrapper_wiring|crc_value~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~47_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~45_combout\) # ((\inst|cpu|M_iw\(6) & \inst|crc_custom|wrapper_wiring|crc_value~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~46_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~45_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~47_combout\);

-- Location: FF_X59_Y43_N27
\inst|crc_custom|wrapper_wiring|crc_value[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~47_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(15));

-- Location: LCCOMB_X58_Y43_N10
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ = \inst|cpu|M_ci_multi_src1\(16) $ (\inst|crc_custom|wrapper_wiring|crc_value\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_ci_multi_src1\(16),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(15),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\);

-- Location: FF_X50_Y41_N9
\inst|cpu|M_ci_multi_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[20]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(20));

-- Location: LCCOMB_X52_Y41_N6
\inst|cpu|E_src1_prelim[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(17),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu|E_src1_prelim[17]~18_combout\);

-- Location: FF_X52_Y41_N7
\inst|cpu|E_src1_prelim[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[17]~18_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(17));

-- Location: LCCOMB_X48_Y42_N30
\inst|cpu|E_src1[17]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[17]~35_combout\,
	datab => \inst|cpu|E_src1_prelim\(17),
	datac => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[17]~15_combout\);

-- Location: FF_X48_Y42_N31
\inst|cpu|M_ci_multi_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[17]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(17));

-- Location: LCCOMB_X59_Y42_N8
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(31) $ (\inst|cpu|M_ci_multi_src1\(17) $ (\inst|cpu|M_ci_multi_src1\(0) $ (\inst|crc_custom|wrapper_wiring|crc_value\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datab => \inst|cpu|M_ci_multi_src1\(17),
	datac => \inst|cpu|M_ci_multi_src1\(0),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(14),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\);

-- Location: LCCOMB_X60_Y41_N20
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~8_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(11) $ (\inst|cpu|M_ci_multi_src1\(20) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(11),
	datab => \inst|cpu|M_ci_multi_src1\(20),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~8_combout\);

-- Location: LCCOMB_X60_Y41_N24
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\);

-- Location: LCCOMB_X60_Y42_N20
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\);

-- Location: FF_X52_Y41_N29
\inst|cpu|M_ci_multi_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[21]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(21));

-- Location: LCCOMB_X57_Y41_N4
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\ $ (\inst|cpu|M_ci_multi_src1\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(21),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\);

-- Location: FF_X50_Y41_N25
\inst|cpu|M_ci_multi_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[6]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(6));

-- Location: LCCOMB_X58_Y44_N14
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ = \inst|cpu|M_ci_multi_src1\(6) $ (\inst|crc_custom|wrapper_wiring|crc_value\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_ci_multi_src1\(6),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(25),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\);

-- Location: FF_X54_Y37_N11
\inst|cpu|M_ci_multi_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[13]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(13));

-- Location: LCCOMB_X57_Y41_N28
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(18) $ (\inst|cpu|M_ci_multi_src1\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(18),
	datac => \inst|cpu|M_ci_multi_src1\(13),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\);

-- Location: LCCOMB_X52_Y41_N24
\inst|cpu|E_src1_prelim[22]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(22),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[22]~23_combout\);

-- Location: FF_X52_Y41_N25
\inst|cpu|E_src1_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[22]~23_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(22));

-- Location: LCCOMB_X52_Y41_N18
\inst|cpu|E_src1[22]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	datad => \inst|cpu|E_src1_prelim\(22),
	combout => \inst|cpu|E_src1[22]~10_combout\);

-- Location: FF_X52_Y41_N19
\inst|cpu|M_ci_multi_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[22]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(22));

-- Location: LCCOMB_X58_Y43_N20
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(9) $ (\inst|crc_custom|wrapper_wiring|crc_value\(15) $ (\inst|cpu|M_ci_multi_src1\(22) $ (\inst|cpu|M_ci_multi_src1\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(9),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(15),
	datac => \inst|cpu|M_ci_multi_src1\(22),
	datad => \inst|cpu|M_ci_multi_src1\(16),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\);

-- Location: LCCOMB_X60_Y44_N6
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\ = \inst|cpu|M_ci_multi_src1\(12) $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(19),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\);

-- Location: LCCOMB_X59_Y44_N6
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\);

-- Location: LCCOMB_X59_Y41_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\);

-- Location: LCCOMB_X58_Y41_N0
\inst|crc_custom|wrapper_wiring|crc_value~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~31_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[11]~21_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~31_combout\);

-- Location: LCCOMB_X58_Y41_N18
\inst|crc_custom|wrapper_wiring|crc_value~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~32_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~31_combout\) # ((!\inst|cpu|M_iw\(7) & \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~12_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~31_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~32_combout\);

-- Location: LCCOMB_X58_Y41_N26
\inst|crc_custom|wrapper_wiring|crc_value~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~33_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~32_combout\) # ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(10) & 
-- !\inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(10),
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|crc_value~32_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~33_combout\);

-- Location: FF_X58_Y41_N27
\inst|crc_custom|wrapper_wiring|crc_value[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(10));

-- Location: LCCOMB_X57_Y41_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~15_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(10),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\);

-- Location: LCCOMB_X60_Y41_N18
\inst|crc_custom|wrapper_wiring|crc_value~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~79_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~78_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~78_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~79_combout\);

-- Location: FF_X60_Y41_N19
\inst|crc_custom|wrapper_wiring|crc_value[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~79_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(26));

-- Location: LCCOMB_X57_Y43_N8
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ = \inst|cpu|M_ci_multi_src1\(5) $ (\inst|crc_custom|wrapper_wiring|crc_value\(30) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26) $ (\inst|cpu|M_ci_multi_src1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(5),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	datad => \inst|cpu|M_ci_multi_src1\(1),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\);

-- Location: FF_X55_Y41_N9
\inst|cpu|M_ci_multi_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[23]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(23));

-- Location: LCCOMB_X57_Y42_N24
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(8) $ (\inst|cpu|M_ci_multi_src1\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(8),
	datad => \inst|cpu|M_ci_multi_src1\(23),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\);

-- Location: LCCOMB_X61_Y43_N2
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\ = \inst|cpu|M_ci_multi_src1\(19) $ (\inst|crc_custom|wrapper_wiring|crc_value\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(19),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(12),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\);

-- Location: LCCOMB_X58_Y42_N24
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~8_combout\ = \inst|cpu|M_ci_multi_src1\(29) $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(2) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(29),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(2),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~8_combout\);

-- Location: LCCOMB_X60_Y42_N24
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\);

-- Location: LCCOMB_X57_Y43_N18
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output\(2) = \inst|cpu|M_ci_multi_src1\(5) $ (\inst|crc_custom|wrapper_wiring|crc_value\(26) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(5),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(26),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output\(2));

-- Location: LCCOMB_X58_Y41_N24
\inst|crc_custom|wrapper_wiring|crc_value~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~80_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\ $ ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\)))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output\(2),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~80_combout\);

-- Location: LCCOMB_X52_Y41_N0
\inst|cpu|E_src1_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(8),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[8]~9_combout\);

-- Location: FF_X52_Y41_N1
\inst|cpu|E_src1_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[8]~9_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(8));

-- Location: LCCOMB_X54_Y41_N2
\inst|cpu|E_src1[8]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_hazard_M~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	datad => \inst|cpu|E_src1_prelim\(8),
	combout => \inst|cpu|E_src1[8]~24_combout\);

-- Location: FF_X54_Y41_N3
\inst|cpu|M_ci_multi_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[8]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(8));

-- Location: LCCOMB_X60_Y44_N28
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(23) $ (\inst|cpu|M_ci_multi_src1\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datad => \inst|cpu|M_ci_multi_src1\(8),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\);

-- Location: LCCOMB_X58_Y41_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[2]~19_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[2]~19_combout\);

-- Location: LCCOMB_X58_Y41_N8
\inst|crc_custom|wrapper_wiring|crc_value~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~81_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~80_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value~80_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[2]~19_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~81_combout\);

-- Location: FF_X58_Y41_N9
\inst|crc_custom|wrapper_wiring|crc_value[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~81_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(2));

-- Location: LCCOMB_X56_Y44_N14
\inst|crc_custom|wrapper_wiring|readdata[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[29]~30_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(2),
	combout => \inst|crc_custom|wrapper_wiring|readdata[29]~30_combout\);

-- Location: FF_X56_Y44_N15
\inst|crc_custom|wrapper_wiring|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[29]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(29));

-- Location: LCCOMB_X56_Y44_N6
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(29) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (\inst|crc_custom|wrapper_wiring|readdata\(29) & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|readdata\(29),
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(29));

-- Location: FF_X56_Y44_N7
\inst|cpu|M_ci_multi_result_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(29),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(29));

-- Location: LCCOMB_X47_Y40_N10
\inst|cpu|M_wr_data_unfiltered[29]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[29]~62_combout\,
	datac => \inst|cpu|M_ci_multi_result_d1\(29),
	datad => \inst|cpu|M_shift_rot_result\(29),
	combout => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\);

-- Location: FF_X55_Y41_N5
\inst|cpu|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(28));

-- Location: LCCOMB_X55_Y41_N6
\inst|cpu|E_src1_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst|cpu|W_wr_data\(28),
	combout => \inst|cpu|E_src1_prelim[28]~28_combout\);

-- Location: FF_X55_Y41_N7
\inst|cpu|E_src1_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[28]~28_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(28));

-- Location: LCCOMB_X55_Y41_N30
\inst|cpu|E_src1[28]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\,
	datac => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(28),
	combout => \inst|cpu|E_src1[28]~31_combout\);

-- Location: LCCOMB_X53_Y40_N24
\inst|cpu|E_alu_result[28]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[28]~82_combout\,
	datab => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[29]~58_combout\,
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[28]~83_combout\);

-- Location: FF_X53_Y40_N25
\inst|cpu|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[28]~83_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(28));

-- Location: LCCOMB_X55_Y44_N22
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(28) = (\inst|crc_custom|wrapper_wiring|readdata\(28) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(28),
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(28));

-- Location: FF_X55_Y44_N23
\inst|cpu|M_ci_multi_result_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(28),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(28));

-- Location: LCCOMB_X55_Y41_N2
\inst|cpu|M_wr_data_unfiltered[28]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_alu_result\(28),
	datad => \inst|cpu|M_ci_multi_result_d1\(28),
	combout => \inst|cpu|M_wr_data_unfiltered[28]~64_combout\);

-- Location: LCCOMB_X55_Y41_N4
\inst|cpu|M_wr_data_unfiltered[28]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(28),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_shift_rot_result\(28),
	datad => \inst|cpu|M_wr_data_unfiltered[28]~64_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\);

-- Location: LCCOMB_X48_Y42_N16
\inst|cpu|E_src2_prelim[26]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(26),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|cpu|E_src2_prelim[26]~27_combout\);

-- Location: FF_X48_Y42_N17
\inst|cpu|E_src2_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[26]~27_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(26));

-- Location: LCCOMB_X55_Y42_N2
\inst|cpu|E_st_data[26]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[26]~32_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\,
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_src2_prelim\(26),
	combout => \inst|cpu|E_st_data[26]~33_combout\);

-- Location: FF_X55_Y42_N3
\inst|cpu|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[26]~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(26));

-- Location: LCCOMB_X45_Y43_N20
\inst|cmd_xbar_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~18_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(26),
	combout => \inst|cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X54_Y43_N28
\inst|cpu|E_st_data[27]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(3),
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	combout => \inst|cpu|E_st_data[27]~44_combout\);

-- Location: LCCOMB_X54_Y43_N18
\inst|cpu|E_src2_prelim[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(11),
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \inst|cpu|D_src2_hazard_W~combout\,
	combout => \inst|cpu|E_src2_prelim[11]~12_combout\);

-- Location: FF_X54_Y43_N19
\inst|cpu|E_src2_prelim[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[11]~12_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(11));

-- Location: LCCOMB_X54_Y43_N6
\inst|cpu|E_st_data[27]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(3),
	datab => \inst|cpu|E_src2_prelim\(11),
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_src2_prelim\(3),
	combout => \inst|cpu|E_st_data[27]~28_combout\);

-- Location: LCCOMB_X54_Y43_N16
\inst|cpu|E_st_data[27]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_st_data[27]~44_combout\,
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_st_data[27]~28_combout\,
	combout => \inst|cpu|E_st_data[27]~29_combout\);

-- Location: FF_X48_Y40_N29
\inst|cpu|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(27));

-- Location: LCCOMB_X48_Y40_N0
\inst|cpu|E_src2_prelim[27]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(27),
	combout => \inst|cpu|E_src2_prelim[27]~0_combout\);

-- Location: FF_X48_Y40_N1
\inst|cpu|E_src2_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[27]~0_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(27));

-- Location: LCCOMB_X48_Y40_N4
\inst|cpu|E_st_data[27]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_st_data[27]~29_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\,
	datad => \inst|cpu|E_src2_prelim\(27),
	combout => \inst|cpu|E_st_data[27]~30_combout\);

-- Location: FF_X48_Y40_N5
\inst|cpu|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[27]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(27));

-- Location: LCCOMB_X43_Y43_N28
\inst|cmd_xbar_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~14_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(27),
	combout => \inst|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X52_Y44_N18
\inst|cpu|E_src2_prelim[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(28),
	combout => \inst|cpu|E_src2_prelim[28]~28_combout\);

-- Location: FF_X52_Y44_N19
\inst|cpu|E_src2_prelim[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[28]~28_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(28));

-- Location: LCCOMB_X52_Y44_N0
\inst|cpu|E_st_data[28]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[28]~26_combout\,
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|M_wr_data_unfiltered[28]~65_combout\,
	datad => \inst|cpu|E_src2_prelim\(28),
	combout => \inst|cpu|E_st_data[28]~27_combout\);

-- Location: FF_X52_Y44_N1
\inst|cpu|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[28]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(28));

-- Location: LCCOMB_X52_Y44_N10
\inst|cmd_xbar_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~11_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(28),
	combout => \inst|cmd_xbar_mux|src_payload~11_combout\);

-- Location: FF_X50_Y40_N21
\inst|cpu|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(3));

-- Location: LCCOMB_X49_Y43_N24
\inst|cpu|E_st_data[29]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(13),
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|E_iw\(3),
	datad => \inst|cpu|E_src2_prelim\(5),
	combout => \inst|cpu|E_st_data[29]~22_combout\);

-- Location: LCCOMB_X49_Y43_N18
\inst|cpu|E_st_data[29]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[29]~42_combout\,
	datab => \inst|cpu|E_st_data[29]~22_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_iw\(4),
	combout => \inst|cpu|E_st_data[29]~23_combout\);

-- Location: LCCOMB_X48_Y40_N18
\inst|cpu|E_st_data[29]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_st_data[29]~23_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\,
	datad => \inst|cpu|E_src2_prelim\(29),
	combout => \inst|cpu|E_st_data[29]~24_combout\);

-- Location: FF_X48_Y40_N19
\inst|cpu|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[29]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(29));

-- Location: LCCOMB_X48_Y40_N30
\inst|cmd_xbar_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~29_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(29),
	combout => \inst|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCCOMB_X52_Y44_N30
\inst|cpu|E_st_data[30]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[30]~20_combout\,
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\,
	datad => \inst|cpu|E_src2_prelim\(30),
	combout => \inst|cpu|E_st_data[30]~21_combout\);

-- Location: FF_X52_Y44_N31
\inst|cpu|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[30]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(30));

-- Location: LCCOMB_X45_Y43_N2
\inst|cmd_xbar_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~27_combout\ = (\inst|cpu|M_st_data\(30) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(30),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCCOMB_X43_Y43_N26
\inst|cmd_xbar_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~7_combout\ = (\inst|cpu|M_st_data\(31) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_st_data\(31),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X50_Y45_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y47_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3_combout\);

-- Location: LCCOMB_X49_Y44_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X49_Y44_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X50_Y47_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(12),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~6_combout\);

-- Location: LCCOMB_X49_Y49_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~83\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~83_combout\);

-- Location: FF_X49_Y49_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~83_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LCCOMB_X49_Y50_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.010~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X48_Y50_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X49_Y50_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~67_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: FF_X49_Y50_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~68_combout\,
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCCOMB_X49_Y50_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X49_Y50_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X48_Y48_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\);

-- Location: FF_X48_Y48_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\);

-- Location: FF_X48_Y48_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\);

-- Location: LCCOMB_X48_Y48_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X50_Y47_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[12]~6_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X49_Y45_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(12),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(12),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCCOMB_X49_Y45_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~71_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X50_Y50_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\);

-- Location: FF_X49_Y45_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~72_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X49_Y45_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X49_Y45_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: FF_X50_Y47_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[10]~3_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(13),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X50_Y47_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(11),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~4_combout\);

-- Location: LCCOMB_X49_Y46_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~69_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(15),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: FF_X49_Y46_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~70_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14));

-- Location: FF_X49_Y45_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(14),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: FF_X50_Y47_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[11]~4_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(14),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X50_Y47_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(15),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X50_Y47_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15));

-- Location: FF_X49_Y48_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X50_Y44_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X50_Y44_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X50_Y48_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(19),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCCOMB_X50_Y48_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~28_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29_combout\);

-- Location: FF_X50_Y48_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~29_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20));

-- Location: LCCOMB_X50_Y48_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~37_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(20),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: FF_X50_Y48_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~38_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19));

-- Location: FF_X48_Y41_N7
\inst|cpu|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(19));

-- Location: LCCOMB_X49_Y42_N2
\inst|cpu|E_src2_prelim[19]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(19),
	combout => \inst|cpu|E_src2_prelim[19]~20_combout\);

-- Location: FF_X49_Y42_N3
\inst|cpu|E_src2_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[19]~20_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(19));

-- Location: LCCOMB_X48_Y43_N12
\inst|cpu|M_st_data[19]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_src2_prelim\(19),
	datad => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	combout => \inst|cpu|M_st_data[19]~12_combout\);

-- Location: FF_X48_Y43_N13
\inst|cpu|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[19]~12_combout\,
	asdata => \inst|cpu|M_st_data[11]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(19));

-- Location: LCCOMB_X46_Y43_N14
\inst|cmd_xbar_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~12_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(19),
	combout => \inst|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X49_Y42_N16
\inst|cpu|E_src2_prelim[20]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(20),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|cpu|E_src2_prelim[20]~21_combout\);

-- Location: FF_X49_Y42_N17
\inst|cpu|E_src2_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[20]~21_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(20));

-- Location: LCCOMB_X48_Y43_N18
\inst|cpu|M_st_data[20]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	datab => \inst|cpu|E_src2_prelim\(20),
	datad => \inst|cpu|E_src2_hazard_M~q\,
	combout => \inst|cpu|M_st_data[20]~11_combout\);

-- Location: FF_X48_Y43_N19
\inst|cpu|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[20]~11_combout\,
	asdata => \inst|cpu|M_st_data[12]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(20));

-- Location: LCCOMB_X45_Y37_N22
\inst|cmd_xbar_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~9_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(20),
	combout => \inst|cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X48_Y42_N8
\inst|cpu|E_src2_prelim[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datad => \inst|cpu|W_wr_data\(21),
	combout => \inst|cpu|E_src2_prelim[21]~22_combout\);

-- Location: FF_X48_Y42_N9
\inst|cpu|E_src2_prelim[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[21]~22_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(21));

-- Location: LCCOMB_X49_Y39_N8
\inst|cpu|M_st_data[21]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\,
	datab => \inst|cpu|E_src2_prelim\(21),
	datad => \inst|cpu|E_src2_hazard_M~q\,
	combout => \inst|cpu|M_st_data[21]~10_combout\);

-- Location: FF_X49_Y39_N9
\inst|cpu|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[21]~10_combout\,
	asdata => \inst|cpu|M_st_data[13]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(21));

-- Location: LCCOMB_X46_Y43_N28
\inst|cmd_xbar_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~25_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(21),
	combout => \inst|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCCOMB_X48_Y43_N24
\inst|cpu|M_st_data[22]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(22),
	combout => \inst|cpu|M_st_data[22]~9_combout\);

-- Location: FF_X48_Y43_N25
\inst|cpu|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[22]~9_combout\,
	asdata => \inst|cpu|M_st_data[14]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(22));

-- Location: LCCOMB_X46_Y43_N10
\inst|cmd_xbar_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~24_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(22),
	combout => \inst|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCCOMB_X50_Y39_N24
\inst|cpu|M_st_data[23]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(23),
	datab => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	datad => \inst|cpu|E_src2_hazard_M~q\,
	combout => \inst|cpu|M_st_data[23]~8_combout\);

-- Location: FF_X50_Y39_N25
\inst|cpu|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[23]~8_combout\,
	asdata => \inst|cpu|M_st_data[15]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(23));

-- Location: LCCOMB_X46_Y43_N20
\inst|cmd_xbar_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~5_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(23),
	combout => \inst|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X49_Y38_N8
\inst|cpu|E_mem_byte_en[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|E_mem_byte_en[2]~5_combout\);

-- Location: FF_X49_Y38_N9
\inst|cpu|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[2]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_mem_byte_en\(2));

-- Location: LCCOMB_X42_Y38_N22
\inst|cmd_xbar_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(34) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_mem_byte_en\(2),
	datad => \inst|cmd_xbar_mux|saved_grant\(0),
	combout => \inst|cmd_xbar_mux|src_data\(34));

-- Location: LCCOMB_X50_Y44_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(23),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X50_Y44_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X49_Y44_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X49_Y44_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X50_Y47_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(24),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X50_Y47_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X50_Y48_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~35_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(24),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X50_Y48_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~36_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X49_Y48_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X49_Y48_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X50_Y44_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(20),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X50_Y44_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X49_Y44_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(19),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X49_Y44_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X50_Y46_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~1_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2_combout\);

-- Location: LCCOMB_X50_Y48_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~26_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X50_Y48_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~27_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21));

-- Location: FF_X49_Y48_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(21),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: FF_X50_Y46_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[18]~2_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X50_Y44_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(16),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(19),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X50_Y44_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X49_Y48_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X49_Y48_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X50_Y46_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X50_Y46_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X49_Y45_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(11),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(11),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCCOMB_X49_Y45_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(13),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~73_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: FF_X49_Y45_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~74_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X49_Y45_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~75_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(12),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: FF_X49_Y45_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~76_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X49_Y45_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~65_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(11),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: FF_X49_Y45_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~66_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10));

-- Location: FF_X49_Y45_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X50_Y46_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(7),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X50_Y46_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X49_Y45_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~81_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\);

-- Location: FF_X49_Y45_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~82_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8));

-- Location: LCCOMB_X48_Y45_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X48_Y45_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCCOMB_X50_Y46_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X50_Y46_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X49_Y45_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCCOMB_X49_Y45_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~79_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: FF_X49_Y45_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~80_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X49_Y45_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(9),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X49_Y45_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X49_Y44_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(6),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(9),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X49_Y44_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X50_Y45_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCCOMB_X50_Y45_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(5),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~33_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: LCCOMB_X48_Y45_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonRd1~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~34_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~7_combout\);

-- Location: LCCOMB_X48_Y48_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(0),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|ir\(1),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: FF_X48_Y45_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[5]~7_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X50_Y47_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~5_combout\);

-- Location: LCCOMB_X49_Y46_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X49_Y46_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~41_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X49_Y46_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~42_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X48_Y46_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(5),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X48_Y46_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X50_Y45_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X50_Y45_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X49_Y46_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(5),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X49_Y46_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~49_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: FF_X49_Y46_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~50_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X49_Y46_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(6),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X49_Y46_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCCOMB_X50_Y45_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X50_Y45_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X49_Y49_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(6),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(6),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X49_Y49_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: FF_X49_Y49_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(8),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X49_Y46_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(7),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X49_Y46_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: FF_X50_Y47_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[4]~5_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X50_Y45_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\);

-- Location: LCCOMB_X50_Y45_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1_combout\);

-- Location: FF_X50_Y45_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[3]~1_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(6),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X50_Y45_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|cfgdout~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\);

-- Location: FF_X50_Y45_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[2]~0_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(5),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X50_Y46_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(4),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(1),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X50_Y46_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X50_Y44_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(17),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X50_Y44_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X50_Y48_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(17),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X50_Y48_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(19),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~39_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X50_Y48_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~40_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X49_Y48_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X49_Y48_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X50_Y47_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(15),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(18),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X50_Y47_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X50_Y47_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(15),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCCOMB_X50_Y48_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~77_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: FF_X50_Y48_N31
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~78_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X49_Y50_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(16),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X49_Y50_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X50_Y46_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(13),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(16),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X50_Y46_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X50_Y48_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~43_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(18),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X50_Y48_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~44_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17));

-- Location: FF_X49_Y48_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X48_Y47_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X48_Y47_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X49_Y38_N22
\inst|cpu|E_mem_byte_en[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|E_mem_byte_en[3]~4_combout\);

-- Location: FF_X49_Y38_N23
\inst|cpu|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[3]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_mem_byte_en\(3));

-- Location: LCCOMB_X49_Y38_N14
\inst|cmd_xbar_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(35) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_mem_byte_en\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|M_mem_byte_en\(3),
	combout => \inst|cmd_xbar_mux|src_data\(35));

-- Location: LCCOMB_X50_Y45_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(31),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X50_Y45_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X50_Y45_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(30),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(33),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X50_Y45_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X50_Y45_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X50_Y45_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(29),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: LCCOMB_X48_Y46_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(31),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X48_Y46_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(33),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~62_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: FF_X48_Y46_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~63_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32));

-- Location: LCCOMB_X48_Y46_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X48_Y46_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: FF_X50_Y45_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X50_Y45_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(27),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X50_Y45_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X50_Y44_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(26),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X50_Y44_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X50_Y44_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X50_Y44_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X49_Y44_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(12),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(9),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X49_Y44_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X47_Y43_N22
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[27]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(27),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[27]~10_combout\);

-- Location: FF_X47_Y43_N23
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[27]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X47_Y38_N24
\inst|rsp_xbar_demux|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux|src1_valid~combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X47_Y41_N12
\inst|rsp_xbar_mux_001|src_payload~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~41_combout\ = (\inst|sdram_controller|za_data\(27) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \inst|rsp_xbar_demux|src1_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(27) & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \inst|rsp_xbar_demux|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(27),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \inst|rsp_xbar_demux|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~41_combout\);

-- Location: FF_X47_Y41_N13
\inst|cpu|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~41_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(27));

-- Location: LCCOMB_X47_Y41_N8
\inst|cpu|av_ld_byte3_data[3]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|M_ctrl_ld_signed~q\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|d_readdata_d1\(27),
	combout => \inst|cpu|av_ld_byte3_data[3]~0_combout\);

-- Location: FF_X47_Y41_N9
\inst|cpu|av_ld_data_aligned_or_div[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[3]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(27));

-- Location: LCCOMB_X48_Y40_N28
\inst|cpu|M_wr_data_unfiltered[27]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[27]~14_combout\,
	datab => \inst|cpu|av_ld_data_aligned_or_div\(27),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_shift_rot_result\(27),
	combout => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\);

-- Location: LCCOMB_X50_Y41_N30
\inst|cpu|E_src1_prelim[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(29),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|cpu|E_src1_prelim[29]~29_combout\);

-- Location: FF_X50_Y41_N31
\inst|cpu|E_src1_prelim[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[29]~29_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(29));

-- Location: LCCOMB_X48_Y40_N20
\inst|cpu|E_src1[29]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[29]~63_combout\,
	datab => \inst|cpu|E_src1_prelim\(29),
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[29]~30_combout\);

-- Location: LCCOMB_X57_Y40_N30
\inst|cpu|E_alu_result[31]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[31]~57_combout\,
	datab => \inst|cpu|E_compare_op\(1),
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src1[31]~28_combout\,
	combout => \inst|cpu|E_alu_result[31]~76_combout\);

-- Location: LCCOMB_X57_Y40_N20
\inst|cpu|E_alu_result[31]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datab => \inst|cpu|Add8|auto_generated|result_int[32]~64_combout\,
	datac => \inst|cpu|E_alu_result[31]~76_combout\,
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[31]~77_combout\);

-- Location: FF_X57_Y40_N21
\inst|cpu|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[31]~77_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(31));

-- Location: LCCOMB_X52_Y42_N10
\inst|cpu|M_wr_data_unfiltered[31]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|av_ld_data_aligned_or_div\(31),
	datad => \inst|cpu|M_alu_result\(31),
	combout => \inst|cpu|M_wr_data_unfiltered[31]~58_combout\);

-- Location: LCCOMB_X52_Y42_N20
\inst|cpu|M_wr_data_unfiltered[31]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(31),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_shift_rot_result\(31),
	datad => \inst|cpu|M_wr_data_unfiltered[31]~58_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\);

-- Location: LCCOMB_X56_Y40_N30
\inst|cpu|E_src1[31]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_prelim\(31),
	datac => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[31]~28_combout\);

-- Location: FF_X55_Y40_N25
\inst|cpu|M_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[31]~31_combout\,
	asdata => \inst|cpu|E_src1[31]~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(31));

-- Location: LCCOMB_X55_Y40_N2
\inst|cpu|M_shift_rot_result[30]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(31),
	datad => \inst|cpu|M_shift_rot_result\(29),
	combout => \inst|cpu|M_shift_rot_result[30]~30_combout\);

-- Location: LCCOMB_X52_Y41_N8
\inst|cpu|E_src1[30]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_prelim\(30),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~61_combout\,
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[30]~29_combout\);

-- Location: FF_X55_Y40_N3
\inst|cpu|M_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[30]~30_combout\,
	asdata => \inst|cpu|E_src1[30]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(30));

-- Location: LCCOMB_X55_Y40_N20
\inst|cpu|M_shift_rot_result[29]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(28),
	datab => \inst|cpu|M_shift_rot_result\(30),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[29]~29_combout\);

-- Location: FF_X55_Y40_N21
\inst|cpu|M_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[29]~29_combout\,
	asdata => \inst|cpu|E_src1[29]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(29));

-- Location: LCCOMB_X55_Y40_N6
\inst|cpu|M_shift_rot_result[28]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(27),
	datad => \inst|cpu|M_shift_rot_result\(29),
	combout => \inst|cpu|M_shift_rot_result[28]~28_combout\);

-- Location: FF_X55_Y40_N7
\inst|cpu|M_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[28]~28_combout\,
	asdata => \inst|cpu|E_src1[28]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(28));

-- Location: LCCOMB_X55_Y40_N28
\inst|cpu|M_shift_rot_result[27]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(26),
	datab => \inst|cpu|M_shift_rot_result\(28),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[27]~0_combout\);

-- Location: FF_X55_Y40_N29
\inst|cpu|M_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[27]~0_combout\,
	asdata => \inst|cpu|E_src1[27]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(27));

-- Location: LCCOMB_X55_Y40_N22
\inst|cpu|M_shift_rot_result[26]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(25),
	datad => \inst|cpu|M_shift_rot_result\(27),
	combout => \inst|cpu|M_shift_rot_result[26]~27_combout\);

-- Location: LCCOMB_X55_Y42_N8
\inst|cpu|E_src1_prelim[26]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(26),
	combout => \inst|cpu|E_src1_prelim[26]~27_combout\);

-- Location: FF_X55_Y42_N9
\inst|cpu|E_src1_prelim[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[26]~27_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(26));

-- Location: LCCOMB_X55_Y42_N26
\inst|cpu|E_src1[26]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\,
	datac => \inst|cpu|E_src1_prelim\(26),
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[26]~6_combout\);

-- Location: FF_X55_Y40_N23
\inst|cpu|M_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[26]~27_combout\,
	asdata => \inst|cpu|E_src1[26]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(26));

-- Location: LCCOMB_X55_Y42_N28
\inst|cpu|M_wr_data_unfiltered[26]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[26]~16_combout\,
	datab => \inst|cpu|M_ci_multi_result_d1\(26),
	datac => \inst|cpu|M_shift_rot_result\(26),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[26]~17_combout\);

-- Location: LCCOMB_X55_Y41_N20
\inst|cpu|E_src1_prelim[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(23),
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu|E_src1_prelim[23]~24_combout\);

-- Location: FF_X55_Y41_N21
\inst|cpu|E_src1_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[23]~24_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(23));

-- Location: LCCOMB_X55_Y41_N8
\inst|cpu|E_src1[23]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	datac => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(23),
	combout => \inst|cpu|E_src1[23]~9_combout\);

-- Location: LCCOMB_X48_Y42_N20
\inst|cpu|E_src2_prelim[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \inst|cpu|W_wr_data\(23),
	combout => \inst|cpu|E_src2_prelim[23]~24_combout\);

-- Location: FF_X48_Y42_N21
\inst|cpu|E_src2_prelim[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[23]~24_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(23));

-- Location: LCCOMB_X50_Y39_N12
\inst|cpu|E_src2[23]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(23),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[23]~8_combout\);

-- Location: LCCOMB_X50_Y39_N22
\inst|cpu|E_src2[23]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\,
	datac => \inst|cpu|E_src2_prelim\(23),
	datad => \inst|cpu|E_src2[23]~8_combout\,
	combout => \inst|cpu|E_src2[23]~9_combout\);

-- Location: LCCOMB_X50_Y39_N16
\inst|cpu|E_alu_result[23]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[23]~9_combout\,
	datac => \inst|cpu|E_src2[23]~9_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[23]~13_combout\);

-- Location: LCCOMB_X54_Y36_N8
\inst|cpu|Add1~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(21),
	datab => \inst|cpu|D_iw\(21),
	datad => VCC,
	cin => \inst|cpu|Add1~23\,
	combout => \inst|cpu|Add1~24_combout\,
	cout => \inst|cpu|Add1~25\);

-- Location: FF_X50_Y36_N21
\inst|cpu|D_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(20),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(20));

-- Location: LCCOMB_X53_Y36_N14
\inst|cpu|F_pc_plus_one[20]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(20),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[19]~39\,
	combout => \inst|cpu|F_pc_plus_one[20]~40_combout\,
	cout => \inst|cpu|F_pc_plus_one[20]~41\);

-- Location: LCCOMB_X50_Y36_N20
\inst|cpu|F_pc_nxt[20]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|D_pc\(20),
	datad => \inst|cpu|F_pc_plus_one[20]~40_combout\,
	combout => \inst|cpu|F_pc_nxt[20]~20_combout\);

-- Location: LCCOMB_X50_Y36_N2
\inst|cpu|E_pc[20]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(20),
	combout => \inst|cpu|E_pc[20]~feeder_combout\);

-- Location: FF_X50_Y36_N3
\inst|cpu|E_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[20]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(20));

-- Location: FF_X50_Y36_N1
\inst|cpu|E_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(26),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(26));

-- Location: LCCOMB_X50_Y36_N0
\inst|cpu|M_pipe_flush_waddr_nxt[20]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[20]~51_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(26),
	datad => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[20]~52_combout\);

-- Location: LCCOMB_X50_Y36_N12
\inst|cpu|M_pipe_flush_waddr_nxt[20]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|E_pc\(20),
	datac => \inst|cpu|E_src1[22]~10_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[20]~52_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[20]~53_combout\);

-- Location: FF_X50_Y36_N13
\inst|cpu|M_pipe_flush_waddr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[20]~53_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(20));

-- Location: LCCOMB_X50_Y36_N8
\inst|cpu|F_pc_nxt[20]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|Add1~22_combout\,
	datac => \inst|cpu|F_pc_nxt[20]~20_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr\(20),
	combout => \inst|cpu|F_pc_nxt[20]~21_combout\);

-- Location: FF_X50_Y36_N9
\inst|cpu|F_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[20]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(20));

-- Location: LCCOMB_X53_Y36_N16
\inst|cpu|F_pc_plus_one[21]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(21),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[20]~41\,
	combout => \inst|cpu|F_pc_plus_one[21]~42_combout\,
	cout => \inst|cpu|F_pc_plus_one[21]~43\);

-- Location: FF_X53_Y36_N17
\inst|cpu|D_pc_plus_one[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[21]~42_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(21));

-- Location: LCCOMB_X54_Y36_N24
\inst|cpu|D_extra_pc[21]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|Add1~24_combout\,
	datac => \inst|cpu|D_pc_plus_one\(21),
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[21]~4_combout\);

-- Location: FF_X54_Y36_N25
\inst|cpu|E_extra_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[21]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(21));

-- Location: LCCOMB_X50_Y39_N2
\inst|cpu|E_alu_result[23]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_alu_result[23]~13_combout\,
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_extra_pc\(21),
	combout => \inst|cpu|E_alu_result[23]~14_combout\);

-- Location: LCCOMB_X50_Y39_N18
\inst|cpu|E_alu_result[23]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Add8|auto_generated|result_int[24]~48_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|E_alu_result[23]~14_combout\,
	combout => \inst|cpu|E_alu_result[23]~15_combout\);

-- Location: FF_X50_Y39_N19
\inst|cpu|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[23]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(23));

-- Location: LCCOMB_X47_Y38_N8
\inst|rsp_xbar_mux_001|src_payload~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~82_combout\ = (\inst|rsp_xbar_mux_001|src_payload~21_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & 
-- (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~21_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst|rsp_xbar_mux_001|src_payload~82_combout\);

-- Location: FF_X47_Y38_N9
\inst|cpu|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~82_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(23));

-- Location: LCCOMB_X47_Y41_N24
\inst|cpu|av_ld_byte2_data[7]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|d_readdata_d1\(23),
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte2_data[7]~0_combout\);

-- Location: FF_X47_Y41_N25
\inst|cpu|av_ld_data_aligned_or_div[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[7]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(23));

-- Location: LCCOMB_X55_Y41_N12
\inst|cpu|M_wr_data_unfiltered[23]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|av_ld_data_aligned_or_div\(23),
	datac => \inst|cpu|M_shift_rot_result\(23),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[23]~22_combout\);

-- Location: LCCOMB_X55_Y41_N22
\inst|cpu|M_wr_data_unfiltered[23]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(23),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_alu_result\(23),
	datad => \inst|cpu|M_wr_data_unfiltered[23]~22_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[23]~23_combout\);

-- Location: FF_X48_Y41_N17
\inst|cpu|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(22));

-- Location: LCCOMB_X48_Y42_N14
\inst|cpu|E_src2_prelim[22]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \inst|cpu|W_wr_data\(22),
	combout => \inst|cpu|E_src2_prelim[22]~23_combout\);

-- Location: FF_X48_Y42_N15
\inst|cpu|E_src2_prelim[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[22]~23_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(22));

-- Location: LCCOMB_X48_Y43_N2
\inst|cpu|Add8|auto_generated|_~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(22),
	combout => \inst|cpu|Add8|auto_generated|_~17_combout\);

-- Location: LCCOMB_X48_Y43_N4
\inst|cpu|Add8|auto_generated|_~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(22),
	datab => \inst|cpu|Add8|auto_generated|_~17_combout\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~18_combout\);

-- Location: LCCOMB_X57_Y40_N26
\inst|cpu|E_alu_result[22]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datab => \inst|cpu|E_alu_result[22]~17_combout\,
	datad => \inst|cpu|Add8|auto_generated|result_int[23]~46_combout\,
	combout => \inst|cpu|E_alu_result[22]~18_combout\);

-- Location: FF_X57_Y40_N27
\inst|cpu|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[22]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(22));

-- Location: LCCOMB_X48_Y41_N22
\inst|cpu|M_wr_data_unfiltered[22]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(22),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_alu_result\(22),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[22]~24_combout\);

-- Location: LCCOMB_X58_Y41_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(8) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(8));

-- Location: LCCOMB_X58_Y41_N16
\inst|crc_custom|wrapper_wiring|crc_value~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~30_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~29_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~29_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(8),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~30_combout\);

-- Location: FF_X58_Y41_N17
\inst|crc_custom|wrapper_wiring|crc_value[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(9));

-- Location: LCCOMB_X58_Y43_N26
\inst|crc_custom|wrapper_wiring|readdata[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[22]~11_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(9),
	combout => \inst|crc_custom|wrapper_wiring|readdata[22]~11_combout\);

-- Location: FF_X58_Y43_N27
\inst|crc_custom|wrapper_wiring|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[22]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(22));

-- Location: LCCOMB_X48_Y41_N12
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(22) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (\inst|crc_custom|wrapper_wiring|readdata\(22) & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|readdata\(22),
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(22));

-- Location: FF_X48_Y41_N13
\inst|cpu|M_ci_multi_result_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(22),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(22));

-- Location: LCCOMB_X48_Y41_N16
\inst|cpu|M_wr_data_unfiltered[22]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(22),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[22]~24_combout\,
	datad => \inst|cpu|M_ci_multi_result_d1\(22),
	combout => \inst|cpu|M_wr_data_unfiltered[22]~25_combout\);

-- Location: LCCOMB_X49_Y41_N0
\inst|cpu|E_src2_prelim[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(18),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \inst|cpu|E_src2_prelim[18]~19_combout\);

-- Location: FF_X49_Y41_N1
\inst|cpu|E_src2_prelim[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[18]~19_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(18));

-- Location: LCCOMB_X48_Y43_N30
\inst|cpu|M_st_data[18]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	datad => \inst|cpu|E_src2_prelim\(18),
	combout => \inst|cpu|M_st_data[18]~13_combout\);

-- Location: FF_X48_Y43_N31
\inst|cpu|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[18]~13_combout\,
	asdata => \inst|cpu|M_st_data[10]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(18));

-- Location: LCCOMB_X43_Y43_N22
\inst|cmd_xbar_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~16_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(18),
	combout => \inst|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X47_Y43_N26
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(21),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[21]~21_combout\);

-- Location: FF_X47_Y43_N27
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[21]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X46_Y41_N24
\inst|rsp_xbar_mux_001|src_payload~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~65_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~65_combout\);

-- Location: FF_X45_Y45_N13
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X53_Y34_N18
\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\);

-- Location: FF_X53_Y34_N19
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[0]~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0));

-- Location: LCCOMB_X53_Y34_N4
\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1) $ (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\);

-- Location: FF_X53_Y34_N5
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[1]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1));

-- Location: FF_X52_Y34_N15
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0));

-- Location: LCCOMB_X52_Y34_N14
\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\);

-- Location: FF_X52_Y34_N19
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1));

-- Location: LCCOMB_X52_Y34_N18
\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1) $ (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0) & \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\);

-- Location: LCCOMB_X58_Y38_N8
\inst|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X58_Y38_N9
\inst|cpu|E_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_st~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_st~q\);

-- Location: LCCOMB_X48_Y38_N12
\inst|cpu|d_write_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \inst|cpu|d_write~q\,
	datac => \inst|cpu|d_read~q\,
	datad => \inst|rsp_xbar_mux_001|WideOr1~1_combout\,
	combout => \inst|cpu|d_write_nxt~0_combout\);

-- Location: LCCOMB_X48_Y38_N24
\inst|cpu|d_write_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_status_reg_pie~0_combout\,
	datac => \inst|cpu|E_ctrl_st~q\,
	datad => \inst|cpu|d_write_nxt~0_combout\,
	combout => \inst|cpu|d_write_nxt~1_combout\);

-- Location: FF_X48_Y38_N25
\inst|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|d_write_nxt~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_write~q\);

-- Location: LCCOMB_X46_Y36_N30
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (\inst|cpu|d_write~q\ & \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_write~q\,
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X45_Y36_N30
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_read~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\ = (\inst|cpu|d_read~q\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & 
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_read~2_combout\);

-- Location: M9K_X51_Y35_N0
\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_csc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 2,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 3,
	port_a_logical_ram_depth => 4,
	port_a_logical_ram_width => 23,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 2,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 3,
	port_b_logical_ram_depth => 4,
	port_b_logical_ram_width => 23,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\,
	portbre => VCC,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	ena0 => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\,
	ena1 => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\,
	clr0 => \inst|rst_controller_002|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	portadatain => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X60_Y33_N24
\inst|timer|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal6~4_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|Equal6~4_combout\);

-- Location: LCCOMB_X52_Y33_N8
\inst|high_resolution_timer|period_l_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_wr_strobe~2_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46)) # 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	combout => \inst|high_resolution_timer|period_l_wr_strobe~2_combout\);

-- Location: LCCOMB_X52_Y33_N0
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\) # 
-- ((\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X52_Y33_N1
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X52_Y33_N2
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\ $ 
-- (!\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))) # (!\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\ & 
-- ((\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))) # (!\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\ & 
-- (\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X52_Y33_N3
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X52_Y33_N18
\inst|high_resolution_timer|period_l_wr_strobe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_wr_strobe~3_combout\ = (!\inst|high_resolution_timer_s1_translator|wait_latency_counter\(0) & (!\inst|high_resolution_timer_s1_translator|wait_latency_counter\(1) & 
-- (\inst|high_resolution_timer|period_l_wr_strobe~2_combout\ & !\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0),
	datab => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|high_resolution_timer|period_l_wr_strobe~2_combout\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\);

-- Location: LCCOMB_X55_Y33_N20
\inst|high_resolution_timer|control_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|control_wr_strobe~0_combout\ = (!\inst|addr_router_002|Equal2~0_combout\ & (\inst|timer|Equal6~4_combout\ & \inst|high_resolution_timer|period_l_wr_strobe~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_002|Equal2~0_combout\,
	datab => \inst|timer|Equal6~4_combout\,
	datad => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\,
	combout => \inst|high_resolution_timer|control_wr_strobe~0_combout\);

-- Location: FF_X55_Y33_N23
\inst|high_resolution_timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|control_register\(1));

-- Location: LCCOMB_X57_Y33_N0
\inst|high_resolution_timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[0]~32_combout\ = !\inst|high_resolution_timer|internal_counter\(0)
-- \inst|high_resolution_timer|internal_counter[0]~33\ = CARRY(!\inst|high_resolution_timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(0),
	combout => \inst|high_resolution_timer|internal_counter[0]~32_combout\,
	cout => \inst|high_resolution_timer|internal_counter[0]~33\);

-- Location: LCCOMB_X56_Y32_N30
\inst|high_resolution_timer|period_l_register[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[0]~1_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5),
	combout => \inst|high_resolution_timer|period_l_register[0]~1_combout\);

-- Location: LCCOMB_X58_Y33_N14
\inst|high_resolution_timer|period_l_wr_strobe~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_wr_strobe~4_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (\inst|high_resolution_timer|period_l_wr_strobe~3_combout\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\);

-- Location: FF_X56_Y32_N31
\inst|high_resolution_timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(0));

-- Location: LCCOMB_X58_Y33_N26
\inst|high_resolution_timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|force_reload~0_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (\inst|high_resolution_timer|period_l_wr_strobe~3_combout\ & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|force_reload~0_combout\);

-- Location: FF_X58_Y33_N27
\inst|high_resolution_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|force_reload~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|force_reload~q\);

-- Location: LCCOMB_X55_Y33_N26
\inst|high_resolution_timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|always0~0_combout\ = (\inst|high_resolution_timer|force_reload~q\) # (\inst|high_resolution_timer|Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|force_reload~q\,
	datad => \inst|high_resolution_timer|Equal0~10_combout\,
	combout => \inst|high_resolution_timer|always0~0_combout\);

-- Location: LCCOMB_X55_Y33_N4
\inst|high_resolution_timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|always0~1_combout\ = (\inst|high_resolution_timer|force_reload~q\) # (\inst|high_resolution_timer|counter_is_running~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|force_reload~q\,
	datad => \inst|high_resolution_timer|counter_is_running~q\,
	combout => \inst|high_resolution_timer|always0~1_combout\);

-- Location: FF_X57_Y33_N1
\inst|high_resolution_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[0]~32_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(0));

-- Location: LCCOMB_X57_Y33_N2
\inst|high_resolution_timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[1]~34_combout\ = (\inst|high_resolution_timer|internal_counter\(1) & (\inst|high_resolution_timer|internal_counter[0]~33\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(1) & 
-- (!\inst|high_resolution_timer|internal_counter[0]~33\))
-- \inst|high_resolution_timer|internal_counter[1]~35\ = CARRY((!\inst|high_resolution_timer|internal_counter\(1) & !\inst|high_resolution_timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(1),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[0]~33\,
	combout => \inst|high_resolution_timer|internal_counter[1]~34_combout\,
	cout => \inst|high_resolution_timer|internal_counter[1]~35\);

-- Location: FF_X57_Y35_N7
\inst|high_resolution_timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(1));

-- Location: FF_X57_Y33_N3
\inst|high_resolution_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[1]~34_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(1));

-- Location: LCCOMB_X57_Y33_N4
\inst|high_resolution_timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[2]~36_combout\ = (\inst|high_resolution_timer|internal_counter\(2) & ((GND) # (!\inst|high_resolution_timer|internal_counter[1]~35\))) # (!\inst|high_resolution_timer|internal_counter\(2) & 
-- (\inst|high_resolution_timer|internal_counter[1]~35\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[2]~37\ = CARRY((\inst|high_resolution_timer|internal_counter\(2)) # (!\inst|high_resolution_timer|internal_counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(2),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[1]~35\,
	combout => \inst|high_resolution_timer|internal_counter[2]~36_combout\,
	cout => \inst|high_resolution_timer|internal_counter[2]~37\);

-- Location: FF_X56_Y32_N27
\inst|high_resolution_timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(2));

-- Location: FF_X57_Y33_N5
\inst|high_resolution_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[2]~36_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(2));

-- Location: LCCOMB_X57_Y33_N6
\inst|high_resolution_timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[3]~38_combout\ = (\inst|high_resolution_timer|internal_counter\(3) & (\inst|high_resolution_timer|internal_counter[2]~37\ $ (GND))) # (!\inst|high_resolution_timer|internal_counter\(3) & 
-- (!\inst|high_resolution_timer|internal_counter[2]~37\ & VCC))
-- \inst|high_resolution_timer|internal_counter[3]~39\ = CARRY((\inst|high_resolution_timer|internal_counter\(3) & !\inst|high_resolution_timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(3),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[2]~37\,
	combout => \inst|high_resolution_timer|internal_counter[3]~38_combout\,
	cout => \inst|high_resolution_timer|internal_counter[3]~39\);

-- Location: LCCOMB_X57_Y33_N8
\inst|high_resolution_timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[4]~40_combout\ = (\inst|high_resolution_timer|internal_counter\(4) & ((GND) # (!\inst|high_resolution_timer|internal_counter[3]~39\))) # (!\inst|high_resolution_timer|internal_counter\(4) & 
-- (\inst|high_resolution_timer|internal_counter[3]~39\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[4]~41\ = CARRY((\inst|high_resolution_timer|internal_counter\(4)) # (!\inst|high_resolution_timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(4),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[3]~39\,
	combout => \inst|high_resolution_timer|internal_counter[4]~40_combout\,
	cout => \inst|high_resolution_timer|internal_counter[4]~41\);

-- Location: LCCOMB_X56_Y32_N10
\inst|high_resolution_timer|period_l_register[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[4]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(9),
	combout => \inst|high_resolution_timer|period_l_register[4]~feeder_combout\);

-- Location: FF_X56_Y32_N11
\inst|high_resolution_timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[4]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(4));

-- Location: FF_X57_Y33_N9
\inst|high_resolution_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[4]~40_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(4));

-- Location: LCCOMB_X57_Y33_N10
\inst|high_resolution_timer|internal_counter[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[5]~42_combout\ = (\inst|high_resolution_timer|internal_counter\(5) & (\inst|high_resolution_timer|internal_counter[4]~41\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(5) & 
-- (!\inst|high_resolution_timer|internal_counter[4]~41\))
-- \inst|high_resolution_timer|internal_counter[5]~43\ = CARRY((!\inst|high_resolution_timer|internal_counter\(5) & !\inst|high_resolution_timer|internal_counter[4]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(5),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[4]~41\,
	combout => \inst|high_resolution_timer|internal_counter[5]~42_combout\,
	cout => \inst|high_resolution_timer|internal_counter[5]~43\);

-- Location: LCCOMB_X57_Y33_N12
\inst|high_resolution_timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[6]~44_combout\ = (\inst|high_resolution_timer|internal_counter\(6) & ((GND) # (!\inst|high_resolution_timer|internal_counter[5]~43\))) # (!\inst|high_resolution_timer|internal_counter\(6) & 
-- (\inst|high_resolution_timer|internal_counter[5]~43\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[6]~45\ = CARRY((\inst|high_resolution_timer|internal_counter\(6)) # (!\inst|high_resolution_timer|internal_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(6),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[5]~43\,
	combout => \inst|high_resolution_timer|internal_counter[6]~44_combout\,
	cout => \inst|high_resolution_timer|internal_counter[6]~45\);

-- Location: LCCOMB_X57_Y33_N14
\inst|high_resolution_timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[7]~46_combout\ = (\inst|high_resolution_timer|internal_counter\(7) & (\inst|high_resolution_timer|internal_counter[6]~45\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(7) & 
-- (!\inst|high_resolution_timer|internal_counter[6]~45\))
-- \inst|high_resolution_timer|internal_counter[7]~47\ = CARRY((!\inst|high_resolution_timer|internal_counter\(7) & !\inst|high_resolution_timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(7),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[6]~45\,
	combout => \inst|high_resolution_timer|internal_counter[7]~46_combout\,
	cout => \inst|high_resolution_timer|internal_counter[7]~47\);

-- Location: LCCOMB_X56_Y32_N2
\inst|high_resolution_timer|period_l_register[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[7]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(12),
	combout => \inst|high_resolution_timer|period_l_register[7]~feeder_combout\);

-- Location: FF_X56_Y32_N3
\inst|high_resolution_timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[7]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(7));

-- Location: FF_X57_Y33_N15
\inst|high_resolution_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[7]~46_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(7));

-- Location: LCCOMB_X57_Y33_N16
\inst|high_resolution_timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[8]~48_combout\ = (\inst|high_resolution_timer|internal_counter\(8) & ((GND) # (!\inst|high_resolution_timer|internal_counter[7]~47\))) # (!\inst|high_resolution_timer|internal_counter\(8) & 
-- (\inst|high_resolution_timer|internal_counter[7]~47\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[8]~49\ = CARRY((\inst|high_resolution_timer|internal_counter\(8)) # (!\inst|high_resolution_timer|internal_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(8),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[7]~47\,
	combout => \inst|high_resolution_timer|internal_counter[8]~48_combout\,
	cout => \inst|high_resolution_timer|internal_counter[8]~49\);

-- Location: LCCOMB_X57_Y35_N14
\inst|high_resolution_timer|period_l_register[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[8]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13),
	combout => \inst|high_resolution_timer|period_l_register[8]~feeder_combout\);

-- Location: FF_X57_Y35_N15
\inst|high_resolution_timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[8]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(8));

-- Location: FF_X57_Y33_N17
\inst|high_resolution_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[8]~48_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(8));

-- Location: LCCOMB_X57_Y33_N18
\inst|high_resolution_timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[9]~50_combout\ = (\inst|high_resolution_timer|internal_counter\(9) & (\inst|high_resolution_timer|internal_counter[8]~49\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(9) & 
-- (!\inst|high_resolution_timer|internal_counter[8]~49\))
-- \inst|high_resolution_timer|internal_counter[9]~51\ = CARRY((!\inst|high_resolution_timer|internal_counter\(9) & !\inst|high_resolution_timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(9),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[8]~49\,
	combout => \inst|high_resolution_timer|internal_counter[9]~50_combout\,
	cout => \inst|high_resolution_timer|internal_counter[9]~51\);

-- Location: LCCOMB_X57_Y35_N10
\inst|high_resolution_timer|period_l_register[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[9]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14),
	combout => \inst|high_resolution_timer|period_l_register[9]~feeder_combout\);

-- Location: FF_X57_Y35_N11
\inst|high_resolution_timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[9]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(9));

-- Location: FF_X57_Y33_N19
\inst|high_resolution_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[9]~50_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(9));

-- Location: LCCOMB_X57_Y33_N20
\inst|high_resolution_timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[10]~52_combout\ = (\inst|high_resolution_timer|internal_counter\(10) & ((GND) # (!\inst|high_resolution_timer|internal_counter[9]~51\))) # (!\inst|high_resolution_timer|internal_counter\(10) & 
-- (\inst|high_resolution_timer|internal_counter[9]~51\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[10]~53\ = CARRY((\inst|high_resolution_timer|internal_counter\(10)) # (!\inst|high_resolution_timer|internal_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(10),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[9]~51\,
	combout => \inst|high_resolution_timer|internal_counter[10]~52_combout\,
	cout => \inst|high_resolution_timer|internal_counter[10]~53\);

-- Location: LCCOMB_X57_Y35_N26
\inst|high_resolution_timer|period_l_register[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[10]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15),
	combout => \inst|high_resolution_timer|period_l_register[10]~feeder_combout\);

-- Location: FF_X57_Y35_N27
\inst|high_resolution_timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[10]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(10));

-- Location: FF_X57_Y33_N21
\inst|high_resolution_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[10]~52_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(10));

-- Location: LCCOMB_X57_Y33_N22
\inst|high_resolution_timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[11]~54_combout\ = (\inst|high_resolution_timer|internal_counter\(11) & (\inst|high_resolution_timer|internal_counter[10]~53\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(11) & 
-- (!\inst|high_resolution_timer|internal_counter[10]~53\))
-- \inst|high_resolution_timer|internal_counter[11]~55\ = CARRY((!\inst|high_resolution_timer|internal_counter\(11) & !\inst|high_resolution_timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(11),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[10]~53\,
	combout => \inst|high_resolution_timer|internal_counter[11]~54_combout\,
	cout => \inst|high_resolution_timer|internal_counter[11]~55\);

-- Location: FF_X56_Y32_N23
\inst|high_resolution_timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(16),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(11));

-- Location: FF_X57_Y33_N23
\inst|high_resolution_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[11]~54_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(11));

-- Location: LCCOMB_X57_Y33_N24
\inst|high_resolution_timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[12]~56_combout\ = (\inst|high_resolution_timer|internal_counter\(12) & ((GND) # (!\inst|high_resolution_timer|internal_counter[11]~55\))) # (!\inst|high_resolution_timer|internal_counter\(12) & 
-- (\inst|high_resolution_timer|internal_counter[11]~55\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[12]~57\ = CARRY((\inst|high_resolution_timer|internal_counter\(12)) # (!\inst|high_resolution_timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(12),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[11]~55\,
	combout => \inst|high_resolution_timer|internal_counter[12]~56_combout\,
	cout => \inst|high_resolution_timer|internal_counter[12]~57\);

-- Location: LCCOMB_X56_Y32_N14
\inst|high_resolution_timer|period_l_register[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[12]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(17),
	combout => \inst|high_resolution_timer|period_l_register[12]~feeder_combout\);

-- Location: FF_X56_Y32_N15
\inst|high_resolution_timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[12]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(12));

-- Location: FF_X57_Y33_N25
\inst|high_resolution_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[12]~56_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(12));

-- Location: LCCOMB_X57_Y33_N26
\inst|high_resolution_timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[13]~58_combout\ = (\inst|high_resolution_timer|internal_counter\(13) & (\inst|high_resolution_timer|internal_counter[12]~57\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(13) & 
-- (!\inst|high_resolution_timer|internal_counter[12]~57\))
-- \inst|high_resolution_timer|internal_counter[13]~59\ = CARRY((!\inst|high_resolution_timer|internal_counter\(13) & !\inst|high_resolution_timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(13),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[12]~57\,
	combout => \inst|high_resolution_timer|internal_counter[13]~58_combout\,
	cout => \inst|high_resolution_timer|internal_counter[13]~59\);

-- Location: LCCOMB_X57_Y33_N28
\inst|high_resolution_timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[14]~60_combout\ = (\inst|high_resolution_timer|internal_counter\(14) & ((GND) # (!\inst|high_resolution_timer|internal_counter[13]~59\))) # (!\inst|high_resolution_timer|internal_counter\(14) & 
-- (\inst|high_resolution_timer|internal_counter[13]~59\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[14]~61\ = CARRY((\inst|high_resolution_timer|internal_counter\(14)) # (!\inst|high_resolution_timer|internal_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(14),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[13]~59\,
	combout => \inst|high_resolution_timer|internal_counter[14]~60_combout\,
	cout => \inst|high_resolution_timer|internal_counter[14]~61\);

-- Location: LCCOMB_X57_Y35_N18
\inst|high_resolution_timer|period_l_register[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[14]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(19),
	combout => \inst|high_resolution_timer|period_l_register[14]~feeder_combout\);

-- Location: FF_X57_Y35_N19
\inst|high_resolution_timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[14]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(14));

-- Location: FF_X57_Y33_N29
\inst|high_resolution_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[14]~60_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(14));

-- Location: FF_X57_Y35_N23
\inst|high_resolution_timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(18),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(13));

-- Location: FF_X57_Y33_N27
\inst|high_resolution_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[13]~58_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(13));

-- Location: LCCOMB_X56_Y34_N8
\inst|high_resolution_timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~3_combout\ = (!\inst|high_resolution_timer|internal_counter\(12) & (!\inst|high_resolution_timer|internal_counter\(11) & (!\inst|high_resolution_timer|internal_counter\(14) & 
-- !\inst|high_resolution_timer|internal_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(12),
	datab => \inst|high_resolution_timer|internal_counter\(11),
	datac => \inst|high_resolution_timer|internal_counter\(14),
	datad => \inst|high_resolution_timer|internal_counter\(13),
	combout => \inst|high_resolution_timer|Equal0~3_combout\);

-- Location: LCCOMB_X56_Y32_N18
\inst|high_resolution_timer|period_l_register[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[3]~0_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	combout => \inst|high_resolution_timer|period_l_register[3]~0_combout\);

-- Location: FF_X56_Y32_N19
\inst|high_resolution_timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[3]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(3));

-- Location: FF_X57_Y33_N7
\inst|high_resolution_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[3]~38_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(3));

-- Location: LCCOMB_X57_Y35_N2
\inst|high_resolution_timer|period_l_register[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[6]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(11),
	combout => \inst|high_resolution_timer|period_l_register[6]~feeder_combout\);

-- Location: FF_X57_Y35_N3
\inst|high_resolution_timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[6]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(6));

-- Location: FF_X57_Y33_N13
\inst|high_resolution_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[6]~44_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(6));

-- Location: LCCOMB_X56_Y33_N4
\inst|high_resolution_timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~1_combout\ = (!\inst|high_resolution_timer|internal_counter\(5) & (!\inst|high_resolution_timer|internal_counter\(4) & (\inst|high_resolution_timer|internal_counter\(3) & 
-- !\inst|high_resolution_timer|internal_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(5),
	datab => \inst|high_resolution_timer|internal_counter\(4),
	datac => \inst|high_resolution_timer|internal_counter\(3),
	datad => \inst|high_resolution_timer|internal_counter\(6),
	combout => \inst|high_resolution_timer|Equal0~1_combout\);

-- Location: LCCOMB_X57_Y33_N30
\inst|high_resolution_timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[15]~62_combout\ = (\inst|high_resolution_timer|internal_counter\(15) & (\inst|high_resolution_timer|internal_counter[14]~61\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(15) & 
-- (!\inst|high_resolution_timer|internal_counter[14]~61\))
-- \inst|high_resolution_timer|internal_counter[15]~63\ = CARRY((!\inst|high_resolution_timer|internal_counter\(15) & !\inst|high_resolution_timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(15),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[14]~61\,
	combout => \inst|high_resolution_timer|internal_counter[15]~62_combout\,
	cout => \inst|high_resolution_timer|internal_counter[15]~63\);

-- Location: LCCOMB_X57_Y32_N0
\inst|high_resolution_timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[16]~64_combout\ = (\inst|high_resolution_timer|internal_counter\(16) & ((GND) # (!\inst|high_resolution_timer|internal_counter[15]~63\))) # (!\inst|high_resolution_timer|internal_counter\(16) & 
-- (\inst|high_resolution_timer|internal_counter[15]~63\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[16]~65\ = CARRY((\inst|high_resolution_timer|internal_counter\(16)) # (!\inst|high_resolution_timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(16),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[15]~63\,
	combout => \inst|high_resolution_timer|internal_counter[16]~64_combout\,
	cout => \inst|high_resolution_timer|internal_counter[16]~65\);

-- Location: LCCOMB_X58_Y33_N20
\inst|high_resolution_timer|period_h_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_h_wr_strobe~2_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (\inst|high_resolution_timer|period_l_wr_strobe~3_combout\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\);

-- Location: FF_X56_Y32_N29
\inst|high_resolution_timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(0));

-- Location: FF_X57_Y32_N1
\inst|high_resolution_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[16]~64_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(16));

-- Location: LCCOMB_X56_Y33_N10
\inst|high_resolution_timer|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~0_combout\ = (!\inst|high_resolution_timer|internal_counter\(2) & (!\inst|high_resolution_timer|internal_counter\(16) & (\inst|high_resolution_timer|internal_counter\(0) & 
-- !\inst|high_resolution_timer|internal_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(2),
	datab => \inst|high_resolution_timer|internal_counter\(16),
	datac => \inst|high_resolution_timer|internal_counter\(0),
	datad => \inst|high_resolution_timer|internal_counter\(1),
	combout => \inst|high_resolution_timer|Equal0~0_combout\);

-- Location: LCCOMB_X56_Y33_N16
\inst|high_resolution_timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~4_combout\ = (\inst|high_resolution_timer|Equal0~2_combout\ & (\inst|high_resolution_timer|Equal0~3_combout\ & (\inst|high_resolution_timer|Equal0~1_combout\ & \inst|high_resolution_timer|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|Equal0~2_combout\,
	datab => \inst|high_resolution_timer|Equal0~3_combout\,
	datac => \inst|high_resolution_timer|Equal0~1_combout\,
	datad => \inst|high_resolution_timer|Equal0~0_combout\,
	combout => \inst|high_resolution_timer|Equal0~4_combout\);

-- Location: LCCOMB_X57_Y32_N2
\inst|high_resolution_timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[17]~66_combout\ = (\inst|high_resolution_timer|internal_counter\(17) & (\inst|high_resolution_timer|internal_counter[16]~65\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(17) & 
-- (!\inst|high_resolution_timer|internal_counter[16]~65\))
-- \inst|high_resolution_timer|internal_counter[17]~67\ = CARRY((!\inst|high_resolution_timer|internal_counter\(17) & !\inst|high_resolution_timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(17),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[16]~65\,
	combout => \inst|high_resolution_timer|internal_counter[17]~66_combout\,
	cout => \inst|high_resolution_timer|internal_counter[17]~67\);

-- Location: FF_X57_Y35_N13
\inst|high_resolution_timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(1));

-- Location: FF_X57_Y32_N3
\inst|high_resolution_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[17]~66_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(17));

-- Location: LCCOMB_X57_Y32_N4
\inst|high_resolution_timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[18]~68_combout\ = (\inst|high_resolution_timer|internal_counter\(18) & ((GND) # (!\inst|high_resolution_timer|internal_counter[17]~67\))) # (!\inst|high_resolution_timer|internal_counter\(18) & 
-- (\inst|high_resolution_timer|internal_counter[17]~67\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[18]~69\ = CARRY((\inst|high_resolution_timer|internal_counter\(18)) # (!\inst|high_resolution_timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(18),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[17]~67\,
	combout => \inst|high_resolution_timer|internal_counter[18]~68_combout\,
	cout => \inst|high_resolution_timer|internal_counter[18]~69\);

-- Location: FF_X56_Y32_N9
\inst|high_resolution_timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(2));

-- Location: FF_X57_Y32_N5
\inst|high_resolution_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[18]~68_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(18));

-- Location: LCCOMB_X57_Y32_N8
\inst|high_resolution_timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[20]~72_combout\ = (\inst|high_resolution_timer|internal_counter\(20) & ((GND) # (!\inst|high_resolution_timer|internal_counter[19]~71\))) # (!\inst|high_resolution_timer|internal_counter\(20) & 
-- (\inst|high_resolution_timer|internal_counter[19]~71\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[20]~73\ = CARRY((\inst|high_resolution_timer|internal_counter\(20)) # (!\inst|high_resolution_timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(20),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[19]~71\,
	combout => \inst|high_resolution_timer|internal_counter[20]~72_combout\,
	cout => \inst|high_resolution_timer|internal_counter[20]~73\);

-- Location: FF_X56_Y32_N1
\inst|high_resolution_timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(4));

-- Location: FF_X57_Y32_N9
\inst|high_resolution_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[20]~72_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(20));

-- Location: LCCOMB_X57_Y32_N10
\inst|high_resolution_timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[21]~74_combout\ = (\inst|high_resolution_timer|internal_counter\(21) & (\inst|high_resolution_timer|internal_counter[20]~73\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(21) & 
-- (!\inst|high_resolution_timer|internal_counter[20]~73\))
-- \inst|high_resolution_timer|internal_counter[21]~75\ = CARRY((!\inst|high_resolution_timer|internal_counter\(21) & !\inst|high_resolution_timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(21),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[20]~73\,
	combout => \inst|high_resolution_timer|internal_counter[21]~74_combout\,
	cout => \inst|high_resolution_timer|internal_counter[21]~75\);

-- Location: LCCOMB_X57_Y32_N12
\inst|high_resolution_timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[22]~76_combout\ = (\inst|high_resolution_timer|internal_counter\(22) & ((GND) # (!\inst|high_resolution_timer|internal_counter[21]~75\))) # (!\inst|high_resolution_timer|internal_counter\(22) & 
-- (\inst|high_resolution_timer|internal_counter[21]~75\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[22]~77\ = CARRY((\inst|high_resolution_timer|internal_counter\(22)) # (!\inst|high_resolution_timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(22),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[21]~75\,
	combout => \inst|high_resolution_timer|internal_counter[22]~76_combout\,
	cout => \inst|high_resolution_timer|internal_counter[22]~77\);

-- Location: LCCOMB_X57_Y32_N14
\inst|high_resolution_timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[23]~78_combout\ = (\inst|high_resolution_timer|internal_counter\(23) & (\inst|high_resolution_timer|internal_counter[22]~77\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(23) & 
-- (!\inst|high_resolution_timer|internal_counter[22]~77\))
-- \inst|high_resolution_timer|internal_counter[23]~79\ = CARRY((!\inst|high_resolution_timer|internal_counter\(23) & !\inst|high_resolution_timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(23),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[22]~77\,
	combout => \inst|high_resolution_timer|internal_counter[23]~78_combout\,
	cout => \inst|high_resolution_timer|internal_counter[23]~79\);

-- Location: FF_X56_Y32_N17
\inst|high_resolution_timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(7));

-- Location: FF_X57_Y32_N15
\inst|high_resolution_timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[23]~78_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(23));

-- Location: LCCOMB_X57_Y32_N16
\inst|high_resolution_timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[24]~80_combout\ = (\inst|high_resolution_timer|internal_counter\(24) & ((GND) # (!\inst|high_resolution_timer|internal_counter[23]~79\))) # (!\inst|high_resolution_timer|internal_counter\(24) & 
-- (\inst|high_resolution_timer|internal_counter[23]~79\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[24]~81\ = CARRY((\inst|high_resolution_timer|internal_counter\(24)) # (!\inst|high_resolution_timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(24),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[23]~79\,
	combout => \inst|high_resolution_timer|internal_counter[24]~80_combout\,
	cout => \inst|high_resolution_timer|internal_counter[24]~81\);

-- Location: FF_X57_Y35_N21
\inst|high_resolution_timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(8));

-- Location: FF_X57_Y32_N17
\inst|high_resolution_timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[24]~80_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(24));

-- Location: LCCOMB_X57_Y32_N18
\inst|high_resolution_timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[25]~82_combout\ = (\inst|high_resolution_timer|internal_counter\(25) & (\inst|high_resolution_timer|internal_counter[24]~81\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(25) & 
-- (!\inst|high_resolution_timer|internal_counter[24]~81\))
-- \inst|high_resolution_timer|internal_counter[25]~83\ = CARRY((!\inst|high_resolution_timer|internal_counter\(25) & !\inst|high_resolution_timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(25),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[24]~81\,
	combout => \inst|high_resolution_timer|internal_counter[25]~82_combout\,
	cout => \inst|high_resolution_timer|internal_counter[25]~83\);

-- Location: FF_X57_Y35_N9
\inst|high_resolution_timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(9));

-- Location: FF_X57_Y32_N19
\inst|high_resolution_timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[25]~82_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(25));

-- Location: LCCOMB_X57_Y32_N20
\inst|high_resolution_timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[26]~84_combout\ = (\inst|high_resolution_timer|internal_counter\(26) & ((GND) # (!\inst|high_resolution_timer|internal_counter[25]~83\))) # (!\inst|high_resolution_timer|internal_counter\(26) & 
-- (\inst|high_resolution_timer|internal_counter[25]~83\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[26]~85\ = CARRY((\inst|high_resolution_timer|internal_counter\(26)) # (!\inst|high_resolution_timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(26),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[25]~83\,
	combout => \inst|high_resolution_timer|internal_counter[26]~84_combout\,
	cout => \inst|high_resolution_timer|internal_counter[26]~85\);

-- Location: FF_X57_Y35_N17
\inst|high_resolution_timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(10));

-- Location: FF_X57_Y32_N21
\inst|high_resolution_timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[26]~84_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(26));

-- Location: LCCOMB_X57_Y32_N22
\inst|high_resolution_timer|internal_counter[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[27]~86_combout\ = (\inst|high_resolution_timer|internal_counter\(27) & (\inst|high_resolution_timer|internal_counter[26]~85\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(27) & 
-- (!\inst|high_resolution_timer|internal_counter[26]~85\))
-- \inst|high_resolution_timer|internal_counter[27]~87\ = CARRY((!\inst|high_resolution_timer|internal_counter\(27) & !\inst|high_resolution_timer|internal_counter[26]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(27),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[26]~85\,
	combout => \inst|high_resolution_timer|internal_counter[27]~86_combout\,
	cout => \inst|high_resolution_timer|internal_counter[27]~87\);

-- Location: FF_X56_Y32_N5
\inst|high_resolution_timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(16),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(11));

-- Location: FF_X57_Y32_N23
\inst|high_resolution_timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[27]~86_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(27));

-- Location: LCCOMB_X57_Y34_N30
\inst|high_resolution_timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~8_combout\ = (!\inst|high_resolution_timer|internal_counter\(24) & (!\inst|high_resolution_timer|internal_counter\(25) & (!\inst|high_resolution_timer|internal_counter\(27) & 
-- !\inst|high_resolution_timer|internal_counter\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(24),
	datab => \inst|high_resolution_timer|internal_counter\(25),
	datac => \inst|high_resolution_timer|internal_counter\(27),
	datad => \inst|high_resolution_timer|internal_counter\(26),
	combout => \inst|high_resolution_timer|Equal0~8_combout\);

-- Location: FF_X57_Y35_N1
\inst|high_resolution_timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(6));

-- Location: FF_X57_Y32_N13
\inst|high_resolution_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[22]~76_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(22));

-- Location: LCCOMB_X58_Y34_N24
\inst|high_resolution_timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~6_combout\ = (!\inst|high_resolution_timer|internal_counter\(22) & !\inst|high_resolution_timer|internal_counter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|high_resolution_timer|internal_counter\(22),
	datad => \inst|high_resolution_timer|internal_counter\(23),
	combout => \inst|high_resolution_timer|Equal0~6_combout\);

-- Location: FF_X57_Y35_N29
\inst|high_resolution_timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(5));

-- Location: FF_X57_Y32_N11
\inst|high_resolution_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[21]~74_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(21));

-- Location: LCCOMB_X56_Y33_N20
\inst|high_resolution_timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~7_combout\ = (\inst|high_resolution_timer|Equal0~5_combout\ & (!\inst|high_resolution_timer|internal_counter\(20) & (\inst|high_resolution_timer|Equal0~6_combout\ & !\inst|high_resolution_timer|internal_counter\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|Equal0~5_combout\,
	datab => \inst|high_resolution_timer|internal_counter\(20),
	datac => \inst|high_resolution_timer|Equal0~6_combout\,
	datad => \inst|high_resolution_timer|internal_counter\(21),
	combout => \inst|high_resolution_timer|Equal0~7_combout\);

-- Location: LCCOMB_X56_Y33_N30
\inst|high_resolution_timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|Equal0~10_combout\ = (\inst|high_resolution_timer|Equal0~9_combout\ & (\inst|high_resolution_timer|Equal0~4_combout\ & (\inst|high_resolution_timer|Equal0~8_combout\ & \inst|high_resolution_timer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|Equal0~9_combout\,
	datab => \inst|high_resolution_timer|Equal0~4_combout\,
	datac => \inst|high_resolution_timer|Equal0~8_combout\,
	datad => \inst|high_resolution_timer|Equal0~7_combout\,
	combout => \inst|high_resolution_timer|Equal0~10_combout\);

-- Location: LCCOMB_X55_Y33_N14
\inst|high_resolution_timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_is_running~0_combout\ = (!\inst|high_resolution_timer|force_reload~q\ & (\inst|high_resolution_timer|counter_is_running~q\ & ((\inst|high_resolution_timer|control_register\(1)) # 
-- (!\inst|high_resolution_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|control_register\(1),
	datab => \inst|high_resolution_timer|Equal0~10_combout\,
	datac => \inst|high_resolution_timer|force_reload~q\,
	datad => \inst|high_resolution_timer|counter_is_running~q\,
	combout => \inst|high_resolution_timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X55_Y33_N28
\inst|high_resolution_timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_is_running~1_combout\ = (\inst|high_resolution_timer|control_wr_strobe~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7)) # ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8) & 
-- \inst|high_resolution_timer|counter_is_running~0_combout\)))) # (!\inst|high_resolution_timer|control_wr_strobe~0_combout\ & (((\inst|high_resolution_timer|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	datab => \inst|high_resolution_timer|control_wr_strobe~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	datad => \inst|high_resolution_timer|counter_is_running~0_combout\,
	combout => \inst|high_resolution_timer|counter_is_running~1_combout\);

-- Location: FF_X55_Y33_N29
\inst|high_resolution_timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_is_running~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_is_running~q\);

-- Location: LCCOMB_X55_Y33_N22
\inst|high_resolution_timer|read_mux_out[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[1]~24_combout\ = (\inst|timer|Equal6~5_combout\ & ((\inst|high_resolution_timer|counter_is_running~q\) # ((\inst|timer|Equal6~4_combout\ & \inst|high_resolution_timer|control_register\(1))))) # 
-- (!\inst|timer|Equal6~5_combout\ & (\inst|timer|Equal6~4_combout\ & (\inst|high_resolution_timer|control_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~5_combout\,
	datab => \inst|timer|Equal6~4_combout\,
	datac => \inst|high_resolution_timer|control_register\(1),
	datad => \inst|high_resolution_timer|counter_is_running~q\,
	combout => \inst|high_resolution_timer|read_mux_out[1]~24_combout\);

-- Location: LCCOMB_X60_Y33_N14
\inst|timer|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal6~1_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|Equal6~1_combout\);

-- Location: LCCOMB_X57_Y35_N12
\inst|high_resolution_timer|read_mux_out[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[1]~22_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(1)) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(1))))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(1),
	datad => \inst|high_resolution_timer|period_l_register\(1),
	combout => \inst|high_resolution_timer|read_mux_out[1]~22_combout\);

-- Location: LCCOMB_X58_Y34_N30
\inst|high_resolution_timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out\(1) = (\inst|high_resolution_timer|read_mux_out[1]~23_combout\) # ((\inst|high_resolution_timer|read_mux_out[1]~24_combout\) # (\inst|high_resolution_timer|read_mux_out[1]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out[1]~23_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[1]~24_combout\,
	datac => \inst|high_resolution_timer|read_mux_out[1]~22_combout\,
	combout => \inst|high_resolution_timer|read_mux_out\(1));

-- Location: FF_X58_Y34_N31
\inst|high_resolution_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(1));

-- Location: FF_X58_Y34_N9
\inst|high_resolution_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X60_Y33_N2
\inst|timer|control_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|control_wr_strobe~2_combout\ = (\inst|timer|period_l_wr_strobe~3_combout\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|control_wr_strobe~2_combout\);

-- Location: FF_X59_Y33_N7
\inst|timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|control_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|control_register\(1));

-- Location: LCCOMB_X60_Y32_N0
\inst|timer|internal_counter[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[0]~32_combout\ = !\inst|timer|internal_counter\(0)
-- \inst|timer|internal_counter[0]~33\ = CARRY(!\inst|timer|internal_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(0),
	combout => \inst|timer|internal_counter[0]~32_combout\,
	cout => \inst|timer|internal_counter[0]~33\);

-- Location: LCCOMB_X60_Y35_N6
\inst|timer|period_l_register[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[0]~5_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5),
	combout => \inst|timer|period_l_register[0]~5_combout\);

-- Location: LCCOMB_X60_Y33_N20
\inst|timer|period_l_wr_strobe~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_wr_strobe~4_combout\ = (\inst|timer|period_l_wr_strobe~3_combout\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|period_l_wr_strobe~4_combout\);

-- Location: FF_X60_Y35_N7
\inst|timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[0]~5_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(0));

-- Location: LCCOMB_X60_Y33_N6
\inst|timer|force_reload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|force_reload~0_combout\ = (\inst|timer|period_l_wr_strobe~3_combout\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|force_reload~0_combout\);

-- Location: FF_X60_Y33_N7
\inst|timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|force_reload~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|force_reload~q\);

-- Location: LCCOMB_X59_Y33_N18
\inst|timer|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|always0~0_combout\ = (\inst|timer|Equal0~10_combout\) # (\inst|timer|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer|Equal0~10_combout\,
	datad => \inst|timer|force_reload~q\,
	combout => \inst|timer|always0~0_combout\);

-- Location: LCCOMB_X59_Y33_N4
\inst|timer|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|always0~1_combout\ = (\inst|timer|counter_is_running~q\) # (\inst|timer|force_reload~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|counter_is_running~q\,
	datad => \inst|timer|force_reload~q\,
	combout => \inst|timer|always0~1_combout\);

-- Location: FF_X60_Y32_N1
\inst|timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[0]~32_combout\,
	asdata => \inst|timer|period_l_register\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(0));

-- Location: LCCOMB_X60_Y32_N2
\inst|timer|internal_counter[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[1]~34_combout\ = (\inst|timer|internal_counter\(1) & (\inst|timer|internal_counter[0]~33\ $ (GND))) # (!\inst|timer|internal_counter\(1) & (!\inst|timer|internal_counter[0]~33\ & VCC))
-- \inst|timer|internal_counter[1]~35\ = CARRY((\inst|timer|internal_counter\(1) & !\inst|timer|internal_counter[0]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(1),
	datad => VCC,
	cin => \inst|timer|internal_counter[0]~33\,
	combout => \inst|timer|internal_counter[1]~34_combout\,
	cout => \inst|timer|internal_counter[1]~35\);

-- Location: LCCOMB_X60_Y35_N30
\inst|timer|period_l_register[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[1]~3_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6),
	combout => \inst|timer|period_l_register[1]~3_combout\);

-- Location: FF_X60_Y35_N31
\inst|timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[1]~3_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(1));

-- Location: FF_X60_Y32_N3
\inst|timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[1]~34_combout\,
	asdata => \inst|timer|period_l_register\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(1));

-- Location: LCCOMB_X60_Y32_N4
\inst|timer|internal_counter[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[2]~36_combout\ = (\inst|timer|internal_counter\(2) & (!\inst|timer|internal_counter[1]~35\)) # (!\inst|timer|internal_counter\(2) & ((\inst|timer|internal_counter[1]~35\) # (GND)))
-- \inst|timer|internal_counter[2]~37\ = CARRY((!\inst|timer|internal_counter[1]~35\) # (!\inst|timer|internal_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(2),
	datad => VCC,
	cin => \inst|timer|internal_counter[1]~35\,
	combout => \inst|timer|internal_counter[2]~36_combout\,
	cout => \inst|timer|internal_counter[2]~37\);

-- Location: LCCOMB_X59_Y32_N26
\inst|timer|period_l_register[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[2]~1_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	combout => \inst|timer|period_l_register[2]~1_combout\);

-- Location: FF_X59_Y32_N27
\inst|timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[2]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(2));

-- Location: FF_X60_Y32_N5
\inst|timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[2]~36_combout\,
	asdata => \inst|timer|period_l_register\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(2));

-- Location: LCCOMB_X60_Y32_N6
\inst|timer|internal_counter[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[3]~38_combout\ = (\inst|timer|internal_counter\(3) & (\inst|timer|internal_counter[2]~37\ $ (GND))) # (!\inst|timer|internal_counter\(3) & (!\inst|timer|internal_counter[2]~37\ & VCC))
-- \inst|timer|internal_counter[3]~39\ = CARRY((\inst|timer|internal_counter\(3) & !\inst|timer|internal_counter[2]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(3),
	datad => VCC,
	cin => \inst|timer|internal_counter[2]~37\,
	combout => \inst|timer|internal_counter[3]~38_combout\,
	cout => \inst|timer|internal_counter[3]~39\);

-- Location: LCCOMB_X60_Y32_N8
\inst|timer|internal_counter[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[4]~40_combout\ = (\inst|timer|internal_counter\(4) & ((GND) # (!\inst|timer|internal_counter[3]~39\))) # (!\inst|timer|internal_counter\(4) & (\inst|timer|internal_counter[3]~39\ $ (GND)))
-- \inst|timer|internal_counter[4]~41\ = CARRY((\inst|timer|internal_counter\(4)) # (!\inst|timer|internal_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(4),
	datad => VCC,
	cin => \inst|timer|internal_counter[3]~39\,
	combout => \inst|timer|internal_counter[4]~40_combout\,
	cout => \inst|timer|internal_counter[4]~41\);

-- Location: FF_X59_Y32_N11
\inst|timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(4));

-- Location: FF_X60_Y32_N9
\inst|timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[4]~40_combout\,
	asdata => \inst|timer|period_l_register\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(4));

-- Location: LCCOMB_X60_Y32_N12
\inst|timer|internal_counter[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[6]~44_combout\ = (\inst|timer|internal_counter\(6) & ((GND) # (!\inst|timer|internal_counter[5]~43\))) # (!\inst|timer|internal_counter\(6) & (\inst|timer|internal_counter[5]~43\ $ (GND)))
-- \inst|timer|internal_counter[6]~45\ = CARRY((\inst|timer|internal_counter\(6)) # (!\inst|timer|internal_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(6),
	datad => VCC,
	cin => \inst|timer|internal_counter[5]~43\,
	combout => \inst|timer|internal_counter[6]~44_combout\,
	cout => \inst|timer|internal_counter[6]~45\);

-- Location: LCCOMB_X60_Y32_N14
\inst|timer|internal_counter[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[7]~46_combout\ = (\inst|timer|internal_counter\(7) & (\inst|timer|internal_counter[6]~45\ & VCC)) # (!\inst|timer|internal_counter\(7) & (!\inst|timer|internal_counter[6]~45\))
-- \inst|timer|internal_counter[7]~47\ = CARRY((!\inst|timer|internal_counter\(7) & !\inst|timer|internal_counter[6]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(7),
	datad => VCC,
	cin => \inst|timer|internal_counter[6]~45\,
	combout => \inst|timer|internal_counter[7]~46_combout\,
	cout => \inst|timer|internal_counter[7]~47\);

-- Location: FF_X59_Y32_N17
\inst|timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(7));

-- Location: FF_X60_Y32_N15
\inst|timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[7]~46_combout\,
	asdata => \inst|timer|period_l_register\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(7));

-- Location: LCCOMB_X60_Y32_N16
\inst|timer|internal_counter[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[8]~48_combout\ = (\inst|timer|internal_counter\(8) & (!\inst|timer|internal_counter[7]~47\)) # (!\inst|timer|internal_counter\(8) & ((\inst|timer|internal_counter[7]~47\) # (GND)))
-- \inst|timer|internal_counter[8]~49\ = CARRY((!\inst|timer|internal_counter[7]~47\) # (!\inst|timer|internal_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(8),
	datad => VCC,
	cin => \inst|timer|internal_counter[7]~47\,
	combout => \inst|timer|internal_counter[8]~48_combout\,
	cout => \inst|timer|internal_counter[8]~49\);

-- Location: LCCOMB_X60_Y35_N2
\inst|timer|period_l_register[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[8]~6_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13),
	combout => \inst|timer|period_l_register[8]~6_combout\);

-- Location: FF_X60_Y35_N3
\inst|timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[8]~6_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(8));

-- Location: FF_X60_Y32_N17
\inst|timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[8]~48_combout\,
	asdata => \inst|timer|period_l_register\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(8));

-- Location: LCCOMB_X60_Y32_N18
\inst|timer|internal_counter[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[9]~50_combout\ = (\inst|timer|internal_counter\(9) & (\inst|timer|internal_counter[8]~49\ $ (GND))) # (!\inst|timer|internal_counter\(9) & (!\inst|timer|internal_counter[8]~49\ & VCC))
-- \inst|timer|internal_counter[9]~51\ = CARRY((\inst|timer|internal_counter\(9) & !\inst|timer|internal_counter[8]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(9),
	datad => VCC,
	cin => \inst|timer|internal_counter[8]~49\,
	combout => \inst|timer|internal_counter[9]~50_combout\,
	cout => \inst|timer|internal_counter[9]~51\);

-- Location: LCCOMB_X60_Y35_N18
\inst|timer|period_l_register[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[9]~4_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14),
	combout => \inst|timer|period_l_register[9]~4_combout\);

-- Location: FF_X60_Y35_N19
\inst|timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[9]~4_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(9));

-- Location: FF_X60_Y32_N19
\inst|timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[9]~50_combout\,
	asdata => \inst|timer|period_l_register\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(9));

-- Location: LCCOMB_X60_Y32_N20
\inst|timer|internal_counter[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[10]~52_combout\ = (\inst|timer|internal_counter\(10) & (!\inst|timer|internal_counter[9]~51\)) # (!\inst|timer|internal_counter\(10) & ((\inst|timer|internal_counter[9]~51\) # (GND)))
-- \inst|timer|internal_counter[10]~53\ = CARRY((!\inst|timer|internal_counter[9]~51\) # (!\inst|timer|internal_counter\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(10),
	datad => VCC,
	cin => \inst|timer|internal_counter[9]~51\,
	combout => \inst|timer|internal_counter[10]~52_combout\,
	cout => \inst|timer|internal_counter[10]~53\);

-- Location: LCCOMB_X60_Y35_N26
\inst|timer|period_l_register[10]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[10]~2_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15),
	combout => \inst|timer|period_l_register[10]~2_combout\);

-- Location: FF_X60_Y35_N27
\inst|timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[10]~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(10));

-- Location: FF_X60_Y32_N21
\inst|timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[10]~52_combout\,
	asdata => \inst|timer|period_l_register\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(10));

-- Location: LCCOMB_X60_Y32_N22
\inst|timer|internal_counter[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[11]~54_combout\ = (\inst|timer|internal_counter\(11) & (\inst|timer|internal_counter[10]~53\ & VCC)) # (!\inst|timer|internal_counter\(11) & (!\inst|timer|internal_counter[10]~53\))
-- \inst|timer|internal_counter[11]~55\ = CARRY((!\inst|timer|internal_counter\(11) & !\inst|timer|internal_counter[10]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(11),
	datad => VCC,
	cin => \inst|timer|internal_counter[10]~53\,
	combout => \inst|timer|internal_counter[11]~54_combout\,
	cout => \inst|timer|internal_counter[11]~55\);

-- Location: LCCOMB_X60_Y32_N24
\inst|timer|internal_counter[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[12]~56_combout\ = (\inst|timer|internal_counter\(12) & ((GND) # (!\inst|timer|internal_counter[11]~55\))) # (!\inst|timer|internal_counter\(12) & (\inst|timer|internal_counter[11]~55\ $ (GND)))
-- \inst|timer|internal_counter[12]~57\ = CARRY((\inst|timer|internal_counter\(12)) # (!\inst|timer|internal_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(12),
	datad => VCC,
	cin => \inst|timer|internal_counter[11]~55\,
	combout => \inst|timer|internal_counter[12]~56_combout\,
	cout => \inst|timer|internal_counter[12]~57\);

-- Location: FF_X59_Y32_N15
\inst|timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(17),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(12));

-- Location: FF_X60_Y32_N25
\inst|timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[12]~56_combout\,
	asdata => \inst|timer|period_l_register\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(12));

-- Location: LCCOMB_X60_Y32_N26
\inst|timer|internal_counter[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[13]~58_combout\ = (\inst|timer|internal_counter\(13) & (\inst|timer|internal_counter[12]~57\ $ (GND))) # (!\inst|timer|internal_counter\(13) & (!\inst|timer|internal_counter[12]~57\ & VCC))
-- \inst|timer|internal_counter[13]~59\ = CARRY((\inst|timer|internal_counter\(13) & !\inst|timer|internal_counter[12]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(13),
	datad => VCC,
	cin => \inst|timer|internal_counter[12]~57\,
	combout => \inst|timer|internal_counter[13]~58_combout\,
	cout => \inst|timer|internal_counter[13]~59\);

-- Location: LCCOMB_X59_Y32_N22
\inst|timer|period_l_register[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[13]~7_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(18),
	combout => \inst|timer|period_l_register[13]~7_combout\);

-- Location: FF_X59_Y32_N23
\inst|timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[13]~7_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(13));

-- Location: FF_X60_Y32_N27
\inst|timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[13]~58_combout\,
	asdata => \inst|timer|period_l_register\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(13));

-- Location: FF_X59_Y32_N7
\inst|timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(16),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(11));

-- Location: FF_X60_Y32_N23
\inst|timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[11]~54_combout\,
	asdata => \inst|timer|period_l_register\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(11));

-- Location: LCCOMB_X61_Y32_N10
\inst|timer|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~3_combout\ = (!\inst|timer|internal_counter\(14) & (!\inst|timer|internal_counter\(12) & (\inst|timer|internal_counter\(13) & !\inst|timer|internal_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(14),
	datab => \inst|timer|internal_counter\(12),
	datac => \inst|timer|internal_counter\(13),
	datad => \inst|timer|internal_counter\(11),
	combout => \inst|timer|Equal0~3_combout\);

-- Location: FF_X60_Y35_N11
\inst|timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(6));

-- Location: FF_X60_Y32_N13
\inst|timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[6]~44_combout\,
	asdata => \inst|timer|period_l_register\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(6));

-- Location: LCCOMB_X59_Y32_N2
\inst|timer|period_l_register[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_l_register[3]~0_combout\ = !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	combout => \inst|timer|period_l_register[3]~0_combout\);

-- Location: FF_X59_Y32_N3
\inst|timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|period_l_register[3]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(3));

-- Location: FF_X60_Y32_N7
\inst|timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[3]~38_combout\,
	asdata => \inst|timer|period_l_register\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(3));

-- Location: LCCOMB_X60_Y34_N30
\inst|timer|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~1_combout\ = (!\inst|timer|internal_counter\(5) & (!\inst|timer|internal_counter\(6) & (!\inst|timer|internal_counter\(4) & \inst|timer|internal_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(5),
	datab => \inst|timer|internal_counter\(6),
	datac => \inst|timer|internal_counter\(4),
	datad => \inst|timer|internal_counter\(3),
	combout => \inst|timer|Equal0~1_combout\);

-- Location: LCCOMB_X61_Y34_N24
\inst|timer|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~2_combout\ = (\inst|timer|internal_counter\(9) & (!\inst|timer|internal_counter\(7) & (\inst|timer|internal_counter\(10) & \inst|timer|internal_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(9),
	datab => \inst|timer|internal_counter\(7),
	datac => \inst|timer|internal_counter\(10),
	datad => \inst|timer|internal_counter\(8),
	combout => \inst|timer|Equal0~2_combout\);

-- Location: LCCOMB_X60_Y34_N0
\inst|timer|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~4_combout\ = (\inst|timer|Equal0~0_combout\ & (\inst|timer|Equal0~3_combout\ & (\inst|timer|Equal0~1_combout\ & \inst|timer|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal0~0_combout\,
	datab => \inst|timer|Equal0~3_combout\,
	datac => \inst|timer|Equal0~1_combout\,
	datad => \inst|timer|Equal0~2_combout\,
	combout => \inst|timer|Equal0~4_combout\);

-- Location: LCCOMB_X60_Y32_N28
\inst|timer|internal_counter[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[14]~60_combout\ = (\inst|timer|internal_counter\(14) & ((GND) # (!\inst|timer|internal_counter[13]~59\))) # (!\inst|timer|internal_counter\(14) & (\inst|timer|internal_counter[13]~59\ $ (GND)))
-- \inst|timer|internal_counter[14]~61\ = CARRY((\inst|timer|internal_counter\(14)) # (!\inst|timer|internal_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(14),
	datad => VCC,
	cin => \inst|timer|internal_counter[13]~59\,
	combout => \inst|timer|internal_counter[14]~60_combout\,
	cout => \inst|timer|internal_counter[14]~61\);

-- Location: FF_X60_Y35_N15
\inst|timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(19),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(14));

-- Location: FF_X60_Y32_N29
\inst|timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[14]~60_combout\,
	asdata => \inst|timer|period_l_register\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(14));

-- Location: LCCOMB_X60_Y32_N30
\inst|timer|internal_counter[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[15]~62_combout\ = (\inst|timer|internal_counter\(15) & (\inst|timer|internal_counter[14]~61\ & VCC)) # (!\inst|timer|internal_counter\(15) & (!\inst|timer|internal_counter[14]~61\))
-- \inst|timer|internal_counter[15]~63\ = CARRY((!\inst|timer|internal_counter\(15) & !\inst|timer|internal_counter[14]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(15),
	datad => VCC,
	cin => \inst|timer|internal_counter[14]~61\,
	combout => \inst|timer|internal_counter[15]~62_combout\,
	cout => \inst|timer|internal_counter[15]~63\);

-- Location: LCCOMB_X60_Y31_N0
\inst|timer|internal_counter[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[16]~64_combout\ = (\inst|timer|internal_counter\(16) & ((GND) # (!\inst|timer|internal_counter[15]~63\))) # (!\inst|timer|internal_counter\(16) & (\inst|timer|internal_counter[15]~63\ $ (GND)))
-- \inst|timer|internal_counter[16]~65\ = CARRY((\inst|timer|internal_counter\(16)) # (!\inst|timer|internal_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(16),
	datad => VCC,
	cin => \inst|timer|internal_counter[15]~63\,
	combout => \inst|timer|internal_counter[16]~64_combout\,
	cout => \inst|timer|internal_counter[16]~65\);

-- Location: LCCOMB_X60_Y33_N22
\inst|timer|period_h_wr_strobe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|period_h_wr_strobe~2_combout\ = (\inst|timer|period_l_wr_strobe~3_combout\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|period_h_wr_strobe~2_combout\);

-- Location: FF_X60_Y35_N13
\inst|timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(0));

-- Location: FF_X60_Y31_N1
\inst|timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[16]~64_combout\,
	asdata => \inst|timer|period_h_register\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(16));

-- Location: LCCOMB_X60_Y31_N2
\inst|timer|internal_counter[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[17]~66_combout\ = (\inst|timer|internal_counter\(17) & (\inst|timer|internal_counter[16]~65\ & VCC)) # (!\inst|timer|internal_counter\(17) & (!\inst|timer|internal_counter[16]~65\))
-- \inst|timer|internal_counter[17]~67\ = CARRY((!\inst|timer|internal_counter\(17) & !\inst|timer|internal_counter[16]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(17),
	datad => VCC,
	cin => \inst|timer|internal_counter[16]~65\,
	combout => \inst|timer|internal_counter[17]~66_combout\,
	cout => \inst|timer|internal_counter[17]~67\);

-- Location: FF_X60_Y35_N21
\inst|timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(1));

-- Location: FF_X60_Y31_N3
\inst|timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[17]~66_combout\,
	asdata => \inst|timer|period_h_register\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(17));

-- Location: LCCOMB_X60_Y31_N4
\inst|timer|internal_counter[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[18]~68_combout\ = (\inst|timer|internal_counter\(18) & ((GND) # (!\inst|timer|internal_counter[17]~67\))) # (!\inst|timer|internal_counter\(18) & (\inst|timer|internal_counter[17]~67\ $ (GND)))
-- \inst|timer|internal_counter[18]~69\ = CARRY((\inst|timer|internal_counter\(18)) # (!\inst|timer|internal_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(18),
	datad => VCC,
	cin => \inst|timer|internal_counter[17]~67\,
	combout => \inst|timer|internal_counter[18]~68_combout\,
	cout => \inst|timer|internal_counter[18]~69\);

-- Location: FF_X59_Y32_N1
\inst|timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(2));

-- Location: FF_X60_Y31_N5
\inst|timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[18]~68_combout\,
	asdata => \inst|timer|period_h_register\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(18));

-- Location: LCCOMB_X60_Y31_N8
\inst|timer|internal_counter[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[20]~72_combout\ = (\inst|timer|internal_counter\(20) & ((GND) # (!\inst|timer|internal_counter[19]~71\))) # (!\inst|timer|internal_counter\(20) & (\inst|timer|internal_counter[19]~71\ $ (GND)))
-- \inst|timer|internal_counter[20]~73\ = CARRY((\inst|timer|internal_counter\(20)) # (!\inst|timer|internal_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(20),
	datad => VCC,
	cin => \inst|timer|internal_counter[19]~71\,
	combout => \inst|timer|internal_counter[20]~72_combout\,
	cout => \inst|timer|internal_counter[20]~73\);

-- Location: FF_X59_Y32_N25
\inst|timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(4));

-- Location: FF_X60_Y31_N9
\inst|timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[20]~72_combout\,
	asdata => \inst|timer|period_h_register\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(20));

-- Location: LCCOMB_X60_Y31_N10
\inst|timer|internal_counter[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[21]~74_combout\ = (\inst|timer|internal_counter\(21) & (\inst|timer|internal_counter[20]~73\ & VCC)) # (!\inst|timer|internal_counter\(21) & (!\inst|timer|internal_counter[20]~73\))
-- \inst|timer|internal_counter[21]~75\ = CARRY((!\inst|timer|internal_counter\(21) & !\inst|timer|internal_counter[20]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(21),
	datad => VCC,
	cin => \inst|timer|internal_counter[20]~73\,
	combout => \inst|timer|internal_counter[21]~74_combout\,
	cout => \inst|timer|internal_counter[21]~75\);

-- Location: FF_X60_Y35_N29
\inst|timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(5));

-- Location: FF_X60_Y31_N11
\inst|timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[21]~74_combout\,
	asdata => \inst|timer|period_h_register\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(21));

-- Location: LCCOMB_X60_Y31_N12
\inst|timer|internal_counter[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[22]~76_combout\ = (\inst|timer|internal_counter\(22) & ((GND) # (!\inst|timer|internal_counter[21]~75\))) # (!\inst|timer|internal_counter\(22) & (\inst|timer|internal_counter[21]~75\ $ (GND)))
-- \inst|timer|internal_counter[22]~77\ = CARRY((\inst|timer|internal_counter\(22)) # (!\inst|timer|internal_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(22),
	datad => VCC,
	cin => \inst|timer|internal_counter[21]~75\,
	combout => \inst|timer|internal_counter[22]~76_combout\,
	cout => \inst|timer|internal_counter[22]~77\);

-- Location: FF_X60_Y35_N17
\inst|timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(6));

-- Location: FF_X60_Y31_N13
\inst|timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[22]~76_combout\,
	asdata => \inst|timer|period_h_register\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(22));

-- Location: LCCOMB_X60_Y34_N4
\inst|timer|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~6_combout\ = (!\inst|timer|internal_counter\(23) & (!\inst|timer|internal_counter\(20) & (!\inst|timer|internal_counter\(21) & !\inst|timer|internal_counter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(23),
	datab => \inst|timer|internal_counter\(20),
	datac => \inst|timer|internal_counter\(21),
	datad => \inst|timer|internal_counter\(22),
	combout => \inst|timer|Equal0~6_combout\);

-- Location: LCCOMB_X60_Y31_N14
\inst|timer|internal_counter[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[23]~78_combout\ = (\inst|timer|internal_counter\(23) & (\inst|timer|internal_counter[22]~77\ & VCC)) # (!\inst|timer|internal_counter\(23) & (!\inst|timer|internal_counter[22]~77\))
-- \inst|timer|internal_counter[23]~79\ = CARRY((!\inst|timer|internal_counter\(23) & !\inst|timer|internal_counter[22]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(23),
	datad => VCC,
	cin => \inst|timer|internal_counter[22]~77\,
	combout => \inst|timer|internal_counter[23]~78_combout\,
	cout => \inst|timer|internal_counter[23]~79\);

-- Location: FF_X59_Y32_N19
\inst|timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(7));

-- Location: FF_X60_Y31_N15
\inst|timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[23]~78_combout\,
	asdata => \inst|timer|period_h_register\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(23));

-- Location: LCCOMB_X60_Y31_N16
\inst|timer|internal_counter[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[24]~80_combout\ = (\inst|timer|internal_counter\(24) & ((GND) # (!\inst|timer|internal_counter[23]~79\))) # (!\inst|timer|internal_counter\(24) & (\inst|timer|internal_counter[23]~79\ $ (GND)))
-- \inst|timer|internal_counter[24]~81\ = CARRY((\inst|timer|internal_counter\(24)) # (!\inst|timer|internal_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(24),
	datad => VCC,
	cin => \inst|timer|internal_counter[23]~79\,
	combout => \inst|timer|internal_counter[24]~80_combout\,
	cout => \inst|timer|internal_counter[24]~81\);

-- Location: FF_X60_Y35_N9
\inst|timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(8));

-- Location: FF_X60_Y31_N17
\inst|timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[24]~80_combout\,
	asdata => \inst|timer|period_h_register\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(24));

-- Location: LCCOMB_X60_Y31_N18
\inst|timer|internal_counter[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[25]~82_combout\ = (\inst|timer|internal_counter\(25) & (\inst|timer|internal_counter[24]~81\ & VCC)) # (!\inst|timer|internal_counter\(25) & (!\inst|timer|internal_counter[24]~81\))
-- \inst|timer|internal_counter[25]~83\ = CARRY((!\inst|timer|internal_counter\(25) & !\inst|timer|internal_counter[24]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(25),
	datad => VCC,
	cin => \inst|timer|internal_counter[24]~81\,
	combout => \inst|timer|internal_counter[25]~82_combout\,
	cout => \inst|timer|internal_counter[25]~83\);

-- Location: FF_X60_Y35_N1
\inst|timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(9));

-- Location: FF_X60_Y31_N19
\inst|timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[25]~82_combout\,
	asdata => \inst|timer|period_h_register\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(25));

-- Location: LCCOMB_X60_Y31_N20
\inst|timer|internal_counter[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[26]~84_combout\ = (\inst|timer|internal_counter\(26) & ((GND) # (!\inst|timer|internal_counter[25]~83\))) # (!\inst|timer|internal_counter\(26) & (\inst|timer|internal_counter[25]~83\ $ (GND)))
-- \inst|timer|internal_counter[26]~85\ = CARRY((\inst|timer|internal_counter\(26)) # (!\inst|timer|internal_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(26),
	datad => VCC,
	cin => \inst|timer|internal_counter[25]~83\,
	combout => \inst|timer|internal_counter[26]~84_combout\,
	cout => \inst|timer|internal_counter[26]~85\);

-- Location: FF_X60_Y35_N25
\inst|timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(10));

-- Location: FF_X60_Y31_N21
\inst|timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[26]~84_combout\,
	asdata => \inst|timer|period_h_register\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(26));

-- Location: LCCOMB_X60_Y31_N24
\inst|timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[28]~88_combout\ = (\inst|timer|internal_counter\(28) & ((GND) # (!\inst|timer|internal_counter[27]~87\))) # (!\inst|timer|internal_counter\(28) & (\inst|timer|internal_counter[27]~87\ $ (GND)))
-- \inst|timer|internal_counter[28]~89\ = CARRY((\inst|timer|internal_counter\(28)) # (!\inst|timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(28),
	datad => VCC,
	cin => \inst|timer|internal_counter[27]~87\,
	combout => \inst|timer|internal_counter[28]~88_combout\,
	cout => \inst|timer|internal_counter[28]~89\);

-- Location: FF_X59_Y32_N5
\inst|timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(17),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(12));

-- Location: FF_X60_Y31_N25
\inst|timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[28]~88_combout\,
	asdata => \inst|timer|period_h_register\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(28));

-- Location: LCCOMB_X60_Y31_N26
\inst|timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[29]~90_combout\ = (\inst|timer|internal_counter\(29) & (\inst|timer|internal_counter[28]~89\ & VCC)) # (!\inst|timer|internal_counter\(29) & (!\inst|timer|internal_counter[28]~89\))
-- \inst|timer|internal_counter[29]~91\ = CARRY((!\inst|timer|internal_counter\(29) & !\inst|timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(29),
	datad => VCC,
	cin => \inst|timer|internal_counter[28]~89\,
	combout => \inst|timer|internal_counter[29]~90_combout\,
	cout => \inst|timer|internal_counter[29]~91\);

-- Location: LCCOMB_X60_Y31_N28
\inst|timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[30]~92_combout\ = (\inst|timer|internal_counter\(30) & ((GND) # (!\inst|timer|internal_counter[29]~91\))) # (!\inst|timer|internal_counter\(30) & (\inst|timer|internal_counter[29]~91\ $ (GND)))
-- \inst|timer|internal_counter[30]~93\ = CARRY((\inst|timer|internal_counter\(30)) # (!\inst|timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|timer|internal_counter\(30),
	datad => VCC,
	cin => \inst|timer|internal_counter[29]~91\,
	combout => \inst|timer|internal_counter[30]~92_combout\,
	cout => \inst|timer|internal_counter[30]~93\);

-- Location: FF_X60_Y35_N5
\inst|timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(19),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(14));

-- Location: FF_X60_Y31_N29
\inst|timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[30]~92_combout\,
	asdata => \inst|timer|period_h_register\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(30));

-- Location: LCCOMB_X61_Y32_N4
\inst|timer|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~8_combout\ = (!\inst|timer|internal_counter\(29) & !\inst|timer|internal_counter\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(29),
	datad => \inst|timer|internal_counter\(28),
	combout => \inst|timer|Equal0~8_combout\);

-- Location: LCCOMB_X61_Y34_N26
\inst|timer|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~7_combout\ = (!\inst|timer|internal_counter\(27) & (!\inst|timer|internal_counter\(25) & (!\inst|timer|internal_counter\(26) & !\inst|timer|internal_counter\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(27),
	datab => \inst|timer|internal_counter\(25),
	datac => \inst|timer|internal_counter\(26),
	datad => \inst|timer|internal_counter\(24),
	combout => \inst|timer|Equal0~7_combout\);

-- Location: LCCOMB_X61_Y32_N14
\inst|timer|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~9_combout\ = (!\inst|timer|internal_counter\(31) & (!\inst|timer|internal_counter\(30) & (\inst|timer|Equal0~8_combout\ & \inst|timer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(31),
	datab => \inst|timer|internal_counter\(30),
	datac => \inst|timer|Equal0~8_combout\,
	datad => \inst|timer|Equal0~7_combout\,
	combout => \inst|timer|Equal0~9_combout\);

-- Location: LCCOMB_X60_Y34_N6
\inst|timer|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal0~10_combout\ = (\inst|timer|Equal0~5_combout\ & (\inst|timer|Equal0~4_combout\ & (\inst|timer|Equal0~6_combout\ & \inst|timer|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal0~5_combout\,
	datab => \inst|timer|Equal0~4_combout\,
	datac => \inst|timer|Equal0~6_combout\,
	datad => \inst|timer|Equal0~9_combout\,
	combout => \inst|timer|Equal0~10_combout\);

-- Location: LCCOMB_X59_Y33_N16
\inst|timer|counter_is_running~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_is_running~0_combout\ = (\inst|timer|counter_is_running~q\ & (!\inst|timer|force_reload~q\ & ((\inst|timer|control_register\(1)) # (!\inst|timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|control_register\(1),
	datab => \inst|timer|counter_is_running~q\,
	datac => \inst|timer|Equal0~10_combout\,
	datad => \inst|timer|force_reload~q\,
	combout => \inst|timer|counter_is_running~0_combout\);

-- Location: LCCOMB_X59_Y33_N28
\inst|timer|counter_is_running~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_is_running~1_combout\ = (\inst|timer|control_wr_strobe~2_combout\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7)) # ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8) & 
-- \inst|timer|counter_is_running~0_combout\)))) # (!\inst|timer|control_wr_strobe~2_combout\ & (((\inst|timer|counter_is_running~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	datab => \inst|timer|counter_is_running~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(7),
	datad => \inst|timer|control_wr_strobe~2_combout\,
	combout => \inst|timer|counter_is_running~1_combout\);

-- Location: FF_X59_Y33_N29
\inst|timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_is_running~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_is_running~q\);

-- Location: LCCOMB_X59_Y33_N6
\inst|timer|read_mux_out[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[1]~24_combout\ = (\inst|timer|Equal6~5_combout\ & ((\inst|timer|counter_is_running~q\) # ((\inst|timer|Equal6~4_combout\ & \inst|timer|control_register\(1))))) # (!\inst|timer|Equal6~5_combout\ & (\inst|timer|Equal6~4_combout\ & 
-- (\inst|timer|control_register\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~5_combout\,
	datab => \inst|timer|Equal6~4_combout\,
	datac => \inst|timer|control_register\(1),
	datad => \inst|timer|counter_is_running~q\,
	combout => \inst|timer|read_mux_out[1]~24_combout\);

-- Location: LCCOMB_X60_Y33_N4
\inst|timer|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal6~0_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|Equal6~0_combout\);

-- Location: LCCOMB_X60_Y35_N20
\inst|timer|read_mux_out[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[1]~22_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(1)) # ((\inst|timer|Equal6~0_combout\ & !\inst|timer|period_l_register\(1))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ & 
-- ((!\inst|timer|period_l_register\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(1),
	datad => \inst|timer|period_l_register\(1),
	combout => \inst|timer|read_mux_out[1]~22_combout\);

-- Location: LCCOMB_X58_Y34_N18
\inst|timer|read_mux_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out\(1) = (\inst|timer|read_mux_out[1]~23_combout\) # ((\inst|timer|read_mux_out[1]~24_combout\) # (\inst|timer|read_mux_out[1]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[1]~23_combout\,
	datab => \inst|timer|read_mux_out[1]~24_combout\,
	datad => \inst|timer|read_mux_out[1]~22_combout\,
	combout => \inst|timer|read_mux_out\(1));

-- Location: FF_X58_Y34_N19
\inst|timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out\(1),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(1));

-- Location: LCCOMB_X58_Y34_N10
\inst|timer_s1_translator|av_readdata_pre[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_readdata_pre[1]~feeder_combout\ = \inst|timer|readdata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|readdata\(1),
	combout => \inst|timer_s1_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X58_Y34_N11
\inst|timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X58_Y34_N8
\inst|rsp_xbar_mux_002|src_data[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(1) = (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator|av_readdata_pre\(1)) # ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|high_resolution_timer_s1_translator|av_readdata_pre\(1))))) # (!\inst|timer_s1_translator|read_latency_shift_reg\(0) & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(1),
	datad => \inst|timer_s1_translator|av_readdata_pre\(1),
	combout => \inst|rsp_xbar_mux_002|src_data\(1));

-- Location: FF_X59_Y34_N3
\inst|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X59_Y34_N2
\inst|rsp_xbar_mux_002|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~0_combout\ = (\inst|sysid_control_slave_translator|av_readdata_pre\(30) & \inst|sysid_control_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sysid_control_slave_translator|av_readdata_pre\(30),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_payload~0_combout\);

-- Location: LCCOMB_X59_Y32_N0
\inst|timer|read_mux_out[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[2]~17_combout\ = (\inst|timer|period_l_register\(2) & (\inst|timer|Equal6~1_combout\ & (\inst|timer|period_h_register\(2)))) # (!\inst|timer|period_l_register\(2) & ((\inst|timer|Equal6~0_combout\) # 
-- ((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_register\(2),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_h_register\(2),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|timer|read_mux_out[2]~17_combout\);

-- Location: LCCOMB_X60_Y33_N30
\inst|timer|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal6~3_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|Equal6~3_combout\);

-- Location: LCCOMB_X60_Y33_N12
\inst|timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|snap_strobe~0_combout\ = (\inst|timer|period_l_wr_strobe~3_combout\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_wr_strobe~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|snap_strobe~0_combout\);

-- Location: FF_X60_Y34_N23
\inst|timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(18),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(18));

-- Location: LCCOMB_X60_Y34_N16
\inst|timer|counter_snapshot[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[2]~1_combout\ = !\inst|timer|internal_counter\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer|internal_counter\(2),
	combout => \inst|timer|counter_snapshot[2]~1_combout\);

-- Location: FF_X60_Y34_N17
\inst|timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[2]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(2));

-- Location: LCCOMB_X60_Y34_N22
\inst|timer|read_mux_out[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[2]~18_combout\ = (\inst|timer|Equal6~2_combout\ & ((\inst|timer|counter_snapshot\(18)) # ((\inst|timer|Equal6~3_combout\ & \inst|timer|counter_snapshot\(2))))) # (!\inst|timer|Equal6~2_combout\ & (\inst|timer|Equal6~3_combout\ & 
-- ((\inst|timer|counter_snapshot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|timer|counter_snapshot\(18),
	datad => \inst|timer|counter_snapshot\(2),
	combout => \inst|timer|read_mux_out[2]~18_combout\);

-- Location: LCCOMB_X59_Y33_N26
\inst|timer|read_mux_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out\(2) = (\inst|timer|read_mux_out[2]~17_combout\) # ((\inst|timer|read_mux_out[2]~18_combout\) # ((\inst|timer|control_register\(2) & \inst|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|control_register\(2),
	datab => \inst|timer|read_mux_out[2]~17_combout\,
	datac => \inst|timer|read_mux_out[2]~18_combout\,
	datad => \inst|timer|Equal6~4_combout\,
	combout => \inst|timer|read_mux_out\(2));

-- Location: FF_X59_Y33_N27
\inst|timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(2));

-- Location: FF_X59_Y33_N11
\inst|timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X59_Y33_N10
\inst|rsp_xbar_mux_002|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(2) = (\inst|rsp_xbar_mux_002|src_payload~5_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|timer_s1_translator|av_readdata_pre\(2) & \inst|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~5_combout\,
	datab => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datac => \inst|timer_s1_translator|av_readdata_pre\(2),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_data\(2));

-- Location: FF_X56_Y32_N25
\inst|high_resolution_timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(3));

-- Location: LCCOMB_X56_Y32_N24
\inst|high_resolution_timer|read_mux_out[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[3]~12_combout\ = (\inst|timer|Equal6~0_combout\ & (((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(3))) # (!\inst|high_resolution_timer|period_l_register\(3)))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(3),
	datad => \inst|high_resolution_timer|period_l_register\(3),
	combout => \inst|high_resolution_timer|read_mux_out[3]~12_combout\);

-- Location: LCCOMB_X55_Y33_N8
\inst|high_resolution_timer|control_register[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|control_register[3]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	combout => \inst|high_resolution_timer|control_register[3]~feeder_combout\);

-- Location: FF_X55_Y33_N9
\inst|high_resolution_timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|control_register[3]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|control_register\(3));

-- Location: LCCOMB_X55_Y33_N12
\inst|high_resolution_timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out\(3) = (\inst|high_resolution_timer|read_mux_out[3]~13_combout\) # ((\inst|high_resolution_timer|read_mux_out[3]~12_combout\) # ((\inst|high_resolution_timer|control_register\(3) & \inst|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out[3]~13_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[3]~12_combout\,
	datac => \inst|high_resolution_timer|control_register\(3),
	datad => \inst|timer|Equal6~4_combout\,
	combout => \inst|high_resolution_timer|read_mux_out\(3));

-- Location: FF_X55_Y33_N13
\inst|high_resolution_timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(3));

-- Location: FF_X55_Y33_N1
\inst|high_resolution_timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X55_Y33_N0
\inst|rsp_xbar_mux_002|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~3_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(3),
	combout => \inst|rsp_xbar_mux_002|src_payload~3_combout\);

-- Location: LCCOMB_X59_Y33_N24
\inst|timer|control_register[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|control_register[3]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	combout => \inst|timer|control_register[3]~feeder_combout\);

-- Location: FF_X59_Y33_N25
\inst|timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|control_register[3]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|control_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|control_register\(3));

-- Location: FF_X59_Y32_N9
\inst|timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(3));

-- Location: LCCOMB_X59_Y32_N8
\inst|timer|read_mux_out[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[3]~12_combout\ = (\inst|timer|Equal6~0_combout\ & (((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(3))) # (!\inst|timer|period_l_register\(3)))) # (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & 
-- (\inst|timer|period_h_register\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_h_register\(3),
	datad => \inst|timer|period_l_register\(3),
	combout => \inst|timer|read_mux_out[3]~12_combout\);

-- Location: LCCOMB_X59_Y33_N8
\inst|timer|read_mux_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out\(3) = (\inst|timer|read_mux_out[3]~13_combout\) # ((\inst|timer|read_mux_out[3]~12_combout\) # ((\inst|timer|control_register\(3) & \inst|timer|Equal6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[3]~13_combout\,
	datab => \inst|timer|control_register\(3),
	datac => \inst|timer|read_mux_out[3]~12_combout\,
	datad => \inst|timer|Equal6~4_combout\,
	combout => \inst|timer|read_mux_out\(3));

-- Location: FF_X59_Y33_N9
\inst|timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(3));

-- Location: FF_X59_Y33_N1
\inst|timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(3),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X59_Y33_N0
\inst|rsp_xbar_mux_002|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(3) = (\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~3_combout\) # ((\inst|timer_s1_translator|av_readdata_pre\(3) & \inst|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datab => \inst|rsp_xbar_mux_002|src_payload~3_combout\,
	datac => \inst|timer_s1_translator|av_readdata_pre\(3),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_data\(3));

-- Location: LCCOMB_X59_Y32_N24
\inst|timer|read_mux_out[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[4]~6_combout\ = (\inst|timer|period_l_register\(4) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(4))))) # (!\inst|timer|period_l_register\(4) & (\inst|timer|Equal6~1_combout\ 
-- & (\inst|timer|period_h_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_register\(4),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_h_register\(4),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|timer|read_mux_out[4]~6_combout\);

-- Location: LCCOMB_X60_Y33_N16
\inst|timer|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal6~2_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|Equal6~2_combout\);

-- Location: FF_X59_Y34_N29
\inst|timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(4));

-- Location: LCCOMB_X59_Y34_N28
\inst|timer|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~7_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(4) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(4),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~7_combout\);

-- Location: LCCOMB_X59_Y34_N8
\inst|timer|read_mux_out[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[4]~8_combout\ = (\inst|timer|read_mux_out[4]~6_combout\) # ((\inst|timer|read_mux_out~7_combout\) # ((\inst|timer|counter_snapshot\(20) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|counter_snapshot\(20),
	datab => \inst|timer|read_mux_out[4]~6_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|timer|read_mux_out~7_combout\,
	combout => \inst|timer|read_mux_out[4]~8_combout\);

-- Location: FF_X59_Y34_N9
\inst|timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[4]~8_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(4));

-- Location: FF_X59_Y34_N27
\inst|timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X56_Y32_N0
\inst|high_resolution_timer|read_mux_out[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[4]~6_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(4)) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(4))))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(4),
	datad => \inst|high_resolution_timer|period_l_register\(4),
	combout => \inst|high_resolution_timer|read_mux_out[4]~6_combout\);

-- Location: LCCOMB_X58_Y33_N16
\inst|high_resolution_timer|snap_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|snap_strobe~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (\inst|high_resolution_timer|period_l_wr_strobe~3_combout\ & !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|snap_strobe~0_combout\);

-- Location: FF_X58_Y33_N29
\inst|high_resolution_timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(4));

-- Location: LCCOMB_X58_Y33_N28
\inst|high_resolution_timer|read_mux_out~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~7_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(4) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(4),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~7_combout\);

-- Location: LCCOMB_X58_Y32_N12
\inst|high_resolution_timer|counter_snapshot[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[20]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(20),
	combout => \inst|high_resolution_timer|counter_snapshot[20]~feeder_combout\);

-- Location: FF_X58_Y32_N13
\inst|high_resolution_timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[20]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(20));

-- Location: LCCOMB_X58_Y32_N0
\inst|high_resolution_timer|read_mux_out[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[4]~8_combout\ = (\inst|high_resolution_timer|read_mux_out[4]~6_combout\) # ((\inst|high_resolution_timer|read_mux_out~7_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[4]~6_combout\,
	datac => \inst|high_resolution_timer|read_mux_out~7_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(20),
	combout => \inst|high_resolution_timer|read_mux_out[4]~8_combout\);

-- Location: FF_X58_Y32_N1
\inst|high_resolution_timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[4]~8_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(4));

-- Location: FF_X59_Y34_N1
\inst|high_resolution_timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(4),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X59_Y34_N0
\inst|rsp_xbar_mux_002|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~1_combout\ = (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(4) & \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(4),
	datad => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_payload~1_combout\);

-- Location: LCCOMB_X59_Y34_N26
\inst|rsp_xbar_mux_002|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(4) = (\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~1_combout\) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & \inst|timer_s1_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_s1_translator|av_readdata_pre\(4),
	datad => \inst|rsp_xbar_mux_002|src_payload~1_combout\,
	combout => \inst|rsp_xbar_mux_002|src_data\(4));

-- Location: FF_X60_Y35_N23
\inst|timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(5));

-- Location: LCCOMB_X60_Y35_N28
\inst|timer|read_mux_out[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[5]~43_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(5)) # ((\inst|timer|Equal6~0_combout\ & \inst|timer|period_l_register\(5))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ & 
-- ((\inst|timer|period_l_register\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(5),
	datad => \inst|timer|period_l_register\(5),
	combout => \inst|timer|read_mux_out[5]~43_combout\);

-- Location: FF_X59_Y34_N11
\inst|timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(21),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(21));

-- Location: LCCOMB_X59_Y34_N4
\inst|timer|read_mux_out[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[5]~45_combout\ = (\inst|timer|read_mux_out~44_combout\) # ((\inst|timer|read_mux_out[5]~43_combout\) # ((\inst|timer|Equal6~2_combout\ & \inst|timer|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out~44_combout\,
	datab => \inst|timer|read_mux_out[5]~43_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|timer|counter_snapshot\(21),
	combout => \inst|timer|read_mux_out[5]~45_combout\);

-- Location: FF_X59_Y34_N5
\inst|timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[5]~45_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(5));

-- Location: FF_X59_Y34_N21
\inst|timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X57_Y35_N28
\inst|high_resolution_timer|read_mux_out[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[5]~43_combout\ = (\inst|high_resolution_timer|period_l_register\(5) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(5))))) # 
-- (!\inst|high_resolution_timer|period_l_register\(5) & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|period_l_register\(5),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(5),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[5]~43_combout\);

-- Location: FF_X57_Y35_N31
\inst|high_resolution_timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(5));

-- Location: FF_X57_Y33_N11
\inst|high_resolution_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[5]~42_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(5));

-- Location: FF_X58_Y33_N31
\inst|high_resolution_timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(5));

-- Location: LCCOMB_X58_Y33_N30
\inst|high_resolution_timer|read_mux_out~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~44_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(5) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(5),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~44_combout\);

-- Location: LCCOMB_X58_Y32_N6
\inst|high_resolution_timer|counter_snapshot[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[21]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(21),
	combout => \inst|high_resolution_timer|counter_snapshot[21]~feeder_combout\);

-- Location: FF_X58_Y32_N7
\inst|high_resolution_timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[21]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(21));

-- Location: LCCOMB_X58_Y32_N2
\inst|high_resolution_timer|read_mux_out[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[5]~45_combout\ = (\inst|high_resolution_timer|read_mux_out[5]~43_combout\) # ((\inst|high_resolution_timer|read_mux_out~44_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[5]~43_combout\,
	datac => \inst|high_resolution_timer|read_mux_out~44_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(21),
	combout => \inst|high_resolution_timer|read_mux_out[5]~45_combout\);

-- Location: FF_X58_Y32_N3
\inst|high_resolution_timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[5]~45_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(5));

-- Location: FF_X59_Y34_N17
\inst|high_resolution_timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X59_Y34_N16
\inst|rsp_xbar_mux_002|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~9_combout\ = (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(5) & \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(5),
	datad => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_payload~9_combout\);

-- Location: LCCOMB_X59_Y34_N20
\inst|rsp_xbar_mux_002|src_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(5) = (\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~9_combout\) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & \inst|timer_s1_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_s1_translator|av_readdata_pre\(5),
	datad => \inst|rsp_xbar_mux_002|src_payload~9_combout\,
	combout => \inst|rsp_xbar_mux_002|src_data\(5));

-- Location: FF_X58_Y34_N21
\inst|high_resolution_timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(22),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(22));

-- Location: LCCOMB_X57_Y35_N0
\inst|high_resolution_timer|read_mux_out[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[6]~40_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(6)) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(6))))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(6),
	datad => \inst|high_resolution_timer|period_l_register\(6),
	combout => \inst|high_resolution_timer|read_mux_out[6]~40_combout\);

-- Location: LCCOMB_X58_Y34_N26
\inst|high_resolution_timer|read_mux_out[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[6]~42_combout\ = (\inst|high_resolution_timer|read_mux_out~41_combout\) # ((\inst|high_resolution_timer|read_mux_out[6]~40_combout\) # ((\inst|high_resolution_timer|counter_snapshot\(22) & 
-- \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out~41_combout\,
	datab => \inst|high_resolution_timer|counter_snapshot\(22),
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|read_mux_out[6]~40_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[6]~42_combout\);

-- Location: FF_X58_Y34_N27
\inst|high_resolution_timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[6]~42_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(6));

-- Location: FF_X58_Y34_N17
\inst|high_resolution_timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X58_Y34_N16
\inst|rsp_xbar_mux_002|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~8_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_002|src_payload~8_combout\);

-- Location: LCCOMB_X60_Y34_N18
\inst|timer|counter_snapshot[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[22]~feeder_combout\ = \inst|timer|internal_counter\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(22),
	combout => \inst|timer|counter_snapshot[22]~feeder_combout\);

-- Location: FF_X60_Y34_N19
\inst|timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[22]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(22));

-- Location: FF_X59_Y34_N7
\inst|timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(6));

-- Location: LCCOMB_X59_Y34_N6
\inst|timer|read_mux_out~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~41_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(6) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(6),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~41_combout\);

-- Location: LCCOMB_X58_Y34_N4
\inst|timer|read_mux_out[6]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[6]~42_combout\ = (\inst|timer|read_mux_out[6]~40_combout\) # ((\inst|timer|read_mux_out~41_combout\) # ((\inst|timer|counter_snapshot\(22) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[6]~40_combout\,
	datab => \inst|timer|counter_snapshot\(22),
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|timer|read_mux_out~41_combout\,
	combout => \inst|timer|read_mux_out[6]~42_combout\);

-- Location: FF_X58_Y34_N5
\inst|timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[6]~42_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(6));

-- Location: FF_X58_Y34_N23
\inst|timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(6),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X58_Y34_N22
\inst|rsp_xbar_mux_002|src_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(6) = (\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~8_combout\) # ((\inst|timer_s1_translator|av_readdata_pre\(6) & \inst|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datab => \inst|rsp_xbar_mux_002|src_payload~8_combout\,
	datac => \inst|timer_s1_translator|av_readdata_pre\(6),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_data\(6));

-- Location: LCCOMB_X56_Y32_N16
\inst|high_resolution_timer|read_mux_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[7]~0_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(7)) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(7))))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(7),
	datad => \inst|high_resolution_timer|period_l_register\(7),
	combout => \inst|high_resolution_timer|read_mux_out[7]~0_combout\);

-- Location: FF_X58_Y33_N1
\inst|high_resolution_timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(7));

-- Location: LCCOMB_X58_Y33_N0
\inst|high_resolution_timer|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~1_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(7) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(7),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~1_combout\);

-- Location: LCCOMB_X58_Y34_N14
\inst|high_resolution_timer|read_mux_out[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[7]~2_combout\ = (\inst|high_resolution_timer|read_mux_out[7]~0_combout\) # ((\inst|high_resolution_timer|read_mux_out~1_combout\) # ((\inst|high_resolution_timer|counter_snapshot\(23) & 
-- \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|counter_snapshot\(23),
	datab => \inst|high_resolution_timer|read_mux_out[7]~0_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|read_mux_out~1_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[7]~2_combout\);

-- Location: FF_X58_Y34_N15
\inst|high_resolution_timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[7]~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(7));

-- Location: FF_X58_Y34_N3
\inst|high_resolution_timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(7));

-- Location: FF_X59_Y34_N23
\inst|timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(23),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(23));

-- Location: FF_X59_Y34_N19
\inst|timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(7));

-- Location: LCCOMB_X59_Y34_N18
\inst|timer|read_mux_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~1_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(7) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(7),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~1_combout\);

-- Location: LCCOMB_X59_Y34_N14
\inst|timer|read_mux_out[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[7]~2_combout\ = (\inst|timer|read_mux_out[7]~0_combout\) # ((\inst|timer|read_mux_out~1_combout\) # ((\inst|timer|Equal6~2_combout\ & \inst|timer|counter_snapshot\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[7]~0_combout\,
	datab => \inst|timer|Equal6~2_combout\,
	datac => \inst|timer|counter_snapshot\(23),
	datad => \inst|timer|read_mux_out~1_combout\,
	combout => \inst|timer|read_mux_out[7]~2_combout\);

-- Location: FF_X59_Y34_N15
\inst|timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[7]~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(7));

-- Location: FF_X58_Y34_N7
\inst|timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(7),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X58_Y34_N2
\inst|rsp_xbar_mux_002|src_data[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(7) = (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator|av_readdata_pre\(7)) # ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|high_resolution_timer_s1_translator|av_readdata_pre\(7))))) # (!\inst|timer_s1_translator|read_latency_shift_reg\(0) & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(7),
	datad => \inst|timer_s1_translator|av_readdata_pre\(7),
	combout => \inst|rsp_xbar_mux_002|src_data\(7));

-- Location: LCCOMB_X57_Y35_N20
\inst|high_resolution_timer|read_mux_out[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[8]~31_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(8)) # ((\inst|high_resolution_timer|period_h_register\(8) & \inst|timer|Equal6~1_combout\)))) # 
-- (!\inst|timer|Equal6~0_combout\ & (((\inst|high_resolution_timer|period_h_register\(8) & \inst|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|high_resolution_timer|period_l_register\(8),
	datac => \inst|high_resolution_timer|period_h_register\(8),
	datad => \inst|timer|Equal6~1_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[8]~31_combout\);

-- Location: LCCOMB_X57_Y34_N24
\inst|high_resolution_timer|counter_snapshot[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[24]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(24),
	combout => \inst|high_resolution_timer|counter_snapshot[24]~feeder_combout\);

-- Location: FF_X57_Y34_N25
\inst|high_resolution_timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[24]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(24));

-- Location: LCCOMB_X57_Y34_N8
\inst|high_resolution_timer|read_mux_out[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[8]~33_combout\ = (\inst|high_resolution_timer|read_mux_out~32_combout\) # ((\inst|high_resolution_timer|read_mux_out[8]~31_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out~32_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[8]~31_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(24),
	combout => \inst|high_resolution_timer|read_mux_out[8]~33_combout\);

-- Location: FF_X57_Y34_N9
\inst|high_resolution_timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[8]~33_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(8));

-- Location: FF_X57_Y34_N19
\inst|high_resolution_timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X57_Y34_N18
\inst|rsp_xbar_mux_002|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_payload~6_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & \inst|high_resolution_timer_s1_translator|av_readdata_pre\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux_002|src_payload~6_combout\);

-- Location: LCCOMB_X61_Y34_N2
\inst|timer|counter_snapshot[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[8]~6_combout\ = !\inst|timer|internal_counter\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(8),
	combout => \inst|timer|counter_snapshot[8]~6_combout\);

-- Location: FF_X61_Y34_N3
\inst|timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[8]~6_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(8));

-- Location: LCCOMB_X61_Y34_N28
\inst|timer|read_mux_out~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~32_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(8) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datab => \inst|timer|counter_snapshot\(8),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	combout => \inst|timer|read_mux_out~32_combout\);

-- Location: LCCOMB_X61_Y34_N30
\inst|timer|counter_snapshot[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[24]~feeder_combout\ = \inst|timer|internal_counter\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(24),
	combout => \inst|timer|counter_snapshot[24]~feeder_combout\);

-- Location: FF_X61_Y34_N31
\inst|timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[24]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(24));

-- Location: LCCOMB_X61_Y34_N4
\inst|timer|read_mux_out[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[8]~33_combout\ = (\inst|timer|read_mux_out[8]~31_combout\) # ((\inst|timer|read_mux_out~32_combout\) # ((\inst|timer|counter_snapshot\(24) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[8]~31_combout\,
	datab => \inst|timer|read_mux_out~32_combout\,
	datac => \inst|timer|counter_snapshot\(24),
	datad => \inst|timer|Equal6~2_combout\,
	combout => \inst|timer|read_mux_out[8]~33_combout\);

-- Location: FF_X61_Y34_N5
\inst|timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[8]~33_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(8));

-- Location: FF_X58_Y34_N29
\inst|timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(8),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X58_Y34_N28
\inst|rsp_xbar_mux_002|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(8) = (\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~6_combout\) # ((\inst|timer_s1_translator|av_readdata_pre\(8) & \inst|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datab => \inst|rsp_xbar_mux_002|src_payload~6_combout\,
	datac => \inst|timer_s1_translator|av_readdata_pre\(8),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_data\(8));

-- Location: LCCOMB_X57_Y35_N8
\inst|high_resolution_timer|read_mux_out[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[9]~25_combout\ = (\inst|high_resolution_timer|period_l_register\(9) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(9))))) # 
-- (!\inst|high_resolution_timer|period_l_register\(9) & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|period_l_register\(9),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(9),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[9]~25_combout\);

-- Location: FF_X57_Y34_N21
\inst|high_resolution_timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(25),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(25));

-- Location: LCCOMB_X57_Y34_N14
\inst|high_resolution_timer|read_mux_out[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[9]~27_combout\ = (\inst|high_resolution_timer|read_mux_out~26_combout\) # ((\inst|high_resolution_timer|read_mux_out[9]~25_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out~26_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[9]~25_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(25),
	combout => \inst|high_resolution_timer|read_mux_out[9]~27_combout\);

-- Location: FF_X57_Y34_N15
\inst|high_resolution_timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[9]~27_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(9));

-- Location: FF_X57_Y34_N5
\inst|high_resolution_timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(9),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X60_Y35_N0
\inst|timer|read_mux_out[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[9]~25_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(9)) # ((\inst|timer|Equal6~0_combout\ & !\inst|timer|period_l_register\(9))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ & 
-- ((!\inst|timer|period_l_register\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(9),
	datad => \inst|timer|period_l_register\(9),
	combout => \inst|timer|read_mux_out[9]~25_combout\);

-- Location: LCCOMB_X61_Y34_N16
\inst|timer|counter_snapshot[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[25]~feeder_combout\ = \inst|timer|internal_counter\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(25),
	combout => \inst|timer|counter_snapshot[25]~feeder_combout\);

-- Location: FF_X61_Y34_N17
\inst|timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[25]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(25));

-- Location: LCCOMB_X61_Y34_N10
\inst|timer|read_mux_out[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[9]~27_combout\ = (\inst|timer|read_mux_out~26_combout\) # ((\inst|timer|read_mux_out[9]~25_combout\) # ((\inst|timer|Equal6~2_combout\ & \inst|timer|counter_snapshot\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out~26_combout\,
	datab => \inst|timer|Equal6~2_combout\,
	datac => \inst|timer|read_mux_out[9]~25_combout\,
	datad => \inst|timer|counter_snapshot\(25),
	combout => \inst|timer|read_mux_out[9]~27_combout\);

-- Location: FF_X61_Y34_N11
\inst|timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[9]~27_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(9));

-- Location: LCCOMB_X57_Y34_N12
\inst|timer_s1_translator|av_readdata_pre[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_readdata_pre[9]~feeder_combout\ = \inst|timer|readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|readdata\(9),
	combout => \inst|timer_s1_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: FF_X57_Y34_N13
\inst|timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|av_readdata_pre[9]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X57_Y34_N4
\inst|rsp_xbar_mux_002|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(9) = (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator|av_readdata_pre\(9)) # ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|high_resolution_timer_s1_translator|av_readdata_pre\(9))))) # (!\inst|timer_s1_translator|read_latency_shift_reg\(0) & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(9),
	datad => \inst|timer_s1_translator|av_readdata_pre\(9),
	combout => \inst|rsp_xbar_mux_002|src_data\(9));

-- Location: LCCOMB_X57_Y35_N16
\inst|high_resolution_timer|read_mux_out[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[10]~19_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|high_resolution_timer|period_l_register\(10)) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(10))))) # 
-- (!\inst|timer|Equal6~0_combout\ & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(10),
	datad => \inst|high_resolution_timer|period_l_register\(10),
	combout => \inst|high_resolution_timer|read_mux_out[10]~19_combout\);

-- Location: FF_X57_Y34_N3
\inst|high_resolution_timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(26),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(26));

-- Location: LCCOMB_X57_Y34_N26
\inst|high_resolution_timer|read_mux_out[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[10]~21_combout\ = (\inst|high_resolution_timer|read_mux_out~20_combout\) # ((\inst|high_resolution_timer|read_mux_out[10]~19_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out~20_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[10]~19_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(26),
	combout => \inst|high_resolution_timer|read_mux_out[10]~21_combout\);

-- Location: FF_X57_Y34_N27
\inst|high_resolution_timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[10]~21_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(10));

-- Location: FF_X57_Y34_N17
\inst|high_resolution_timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(10),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(10));

-- Location: FF_X61_Y34_N19
\inst|timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(26),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(26));

-- Location: LCCOMB_X60_Y35_N24
\inst|timer|read_mux_out[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[10]~19_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(10)) # ((\inst|timer|Equal6~0_combout\ & !\inst|timer|period_l_register\(10))))) # (!\inst|timer|Equal6~1_combout\ & 
-- (\inst|timer|Equal6~0_combout\ & ((!\inst|timer|period_l_register\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(10),
	datad => \inst|timer|period_l_register\(10),
	combout => \inst|timer|read_mux_out[10]~19_combout\);

-- Location: LCCOMB_X61_Y34_N8
\inst|timer|read_mux_out[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[10]~21_combout\ = (\inst|timer|read_mux_out~20_combout\) # ((\inst|timer|read_mux_out[10]~19_combout\) # ((\inst|timer|counter_snapshot\(26) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out~20_combout\,
	datab => \inst|timer|counter_snapshot\(26),
	datac => \inst|timer|read_mux_out[10]~19_combout\,
	datad => \inst|timer|Equal6~2_combout\,
	combout => \inst|timer|read_mux_out[10]~21_combout\);

-- Location: FF_X61_Y34_N9
\inst|timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[10]~21_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(10));

-- Location: LCCOMB_X57_Y34_N0
\inst|timer_s1_translator|av_readdata_pre[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_readdata_pre[10]~feeder_combout\ = \inst|timer|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|readdata\(10),
	combout => \inst|timer_s1_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X57_Y34_N1
\inst|timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X57_Y34_N16
\inst|rsp_xbar_mux_002|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(10) = (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator|av_readdata_pre\(10)) # ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|high_resolution_timer_s1_translator|av_readdata_pre\(10))))) # (!\inst|timer_s1_translator|read_latency_shift_reg\(0) & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(10),
	datad => \inst|timer_s1_translator|av_readdata_pre\(10),
	combout => \inst|rsp_xbar_mux_002|src_data\(10));

-- Location: FF_X59_Y32_N13
\inst|timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(16),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(11));

-- Location: LCCOMB_X59_Y32_N12
\inst|timer|read_mux_out[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[11]~14_combout\ = (\inst|timer|period_l_register\(11) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|timer|period_h_register\(11))))) # (!\inst|timer|period_l_register\(11) & 
-- (\inst|timer|Equal6~1_combout\ & (\inst|timer|period_h_register\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|period_l_register\(11),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|timer|period_h_register\(11),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|timer|read_mux_out[11]~14_combout\);

-- Location: FF_X61_Y32_N13
\inst|timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(11));

-- Location: LCCOMB_X61_Y32_N12
\inst|timer|read_mux_out~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~15_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(11) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(11),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|read_mux_out~15_combout\);

-- Location: LCCOMB_X61_Y32_N2
\inst|timer|read_mux_out[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[11]~16_combout\ = (\inst|timer|read_mux_out[11]~14_combout\) # ((\inst|timer|read_mux_out~15_combout\) # ((\inst|timer|counter_snapshot\(27) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|counter_snapshot\(27),
	datab => \inst|timer|read_mux_out[11]~14_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|timer|read_mux_out~15_combout\,
	combout => \inst|timer|read_mux_out[11]~16_combout\);

-- Location: FF_X61_Y32_N3
\inst|timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[11]~16_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(11));

-- Location: FF_X57_Y34_N7
\inst|timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(11),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X57_Y34_N6
\inst|rsp_xbar_mux_002|src_data[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(11) = (\inst|rsp_xbar_mux_002|src_payload~4_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|timer_s1_translator|av_readdata_pre\(11) & \inst|timer_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~4_combout\,
	datab => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	datac => \inst|timer_s1_translator|av_readdata_pre\(11),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_data\(11));

-- Location: LCCOMB_X61_Y32_N18
\inst|timer|counter_snapshot[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[28]~feeder_combout\ = \inst|timer|internal_counter\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(28),
	combout => \inst|timer|counter_snapshot[28]~feeder_combout\);

-- Location: FF_X61_Y32_N19
\inst|timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[28]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(28));

-- Location: LCCOMB_X59_Y32_N4
\inst|timer|read_mux_out[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[12]~9_combout\ = (\inst|timer|Equal6~0_combout\ & ((\inst|timer|period_l_register\(12)) # ((\inst|timer|period_h_register\(12) & \inst|timer|Equal6~1_combout\)))) # (!\inst|timer|Equal6~0_combout\ & 
-- (((\inst|timer|period_h_register\(12) & \inst|timer|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~0_combout\,
	datab => \inst|timer|period_l_register\(12),
	datac => \inst|timer|period_h_register\(12),
	datad => \inst|timer|Equal6~1_combout\,
	combout => \inst|timer|read_mux_out[12]~9_combout\);

-- Location: FF_X61_Y32_N1
\inst|timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(12));

-- Location: LCCOMB_X61_Y32_N0
\inst|timer|read_mux_out~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~10_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(12) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(12),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|read_mux_out~10_combout\);

-- Location: LCCOMB_X61_Y32_N24
\inst|timer|read_mux_out[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[12]~11_combout\ = (\inst|timer|read_mux_out[12]~9_combout\) # ((\inst|timer|read_mux_out~10_combout\) # ((\inst|timer|Equal6~2_combout\ & \inst|timer|counter_snapshot\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|timer|counter_snapshot\(28),
	datac => \inst|timer|read_mux_out[12]~9_combout\,
	datad => \inst|timer|read_mux_out~10_combout\,
	combout => \inst|timer|read_mux_out[12]~11_combout\);

-- Location: FF_X61_Y32_N25
\inst|timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[12]~11_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(12));

-- Location: FF_X55_Y32_N19
\inst|timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X55_Y32_N18
\inst|rsp_xbar_mux_002|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(12) = (\inst|rsp_xbar_mux_002|src_payload~2_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & \inst|timer_s1_translator|av_readdata_pre\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~2_combout\,
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_s1_translator|av_readdata_pre\(12),
	datad => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	combout => \inst|rsp_xbar_mux_002|src_data\(12));

-- Location: FF_X57_Y35_N5
\inst|high_resolution_timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(18),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(13));

-- Location: LCCOMB_X57_Y35_N4
\inst|high_resolution_timer|read_mux_out[13]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[13]~37_combout\ = (\inst|high_resolution_timer|period_l_register\(13) & ((\inst|timer|Equal6~0_combout\) # ((\inst|timer|Equal6~1_combout\ & \inst|high_resolution_timer|period_h_register\(13))))) # 
-- (!\inst|high_resolution_timer|period_l_register\(13) & (\inst|timer|Equal6~1_combout\ & (\inst|high_resolution_timer|period_h_register\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|period_l_register\(13),
	datab => \inst|timer|Equal6~1_combout\,
	datac => \inst|high_resolution_timer|period_h_register\(13),
	datad => \inst|timer|Equal6~0_combout\,
	combout => \inst|high_resolution_timer|read_mux_out[13]~37_combout\);

-- Location: LCCOMB_X57_Y32_N24
\inst|high_resolution_timer|internal_counter[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[28]~88_combout\ = (\inst|high_resolution_timer|internal_counter\(28) & ((GND) # (!\inst|high_resolution_timer|internal_counter[27]~87\))) # (!\inst|high_resolution_timer|internal_counter\(28) & 
-- (\inst|high_resolution_timer|internal_counter[27]~87\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[28]~89\ = CARRY((\inst|high_resolution_timer|internal_counter\(28)) # (!\inst|high_resolution_timer|internal_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(28),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[27]~87\,
	combout => \inst|high_resolution_timer|internal_counter[28]~88_combout\,
	cout => \inst|high_resolution_timer|internal_counter[28]~89\);

-- Location: FF_X56_Y32_N13
\inst|high_resolution_timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(17),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(12));

-- Location: FF_X57_Y32_N25
\inst|high_resolution_timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[28]~88_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(12),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(28));

-- Location: LCCOMB_X57_Y32_N26
\inst|high_resolution_timer|internal_counter[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[29]~90_combout\ = (\inst|high_resolution_timer|internal_counter\(29) & (\inst|high_resolution_timer|internal_counter[28]~89\ & VCC)) # (!\inst|high_resolution_timer|internal_counter\(29) & 
-- (!\inst|high_resolution_timer|internal_counter[28]~89\))
-- \inst|high_resolution_timer|internal_counter[29]~91\ = CARRY((!\inst|high_resolution_timer|internal_counter\(29) & !\inst|high_resolution_timer|internal_counter[28]~89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(29),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[28]~89\,
	combout => \inst|high_resolution_timer|internal_counter[29]~90_combout\,
	cout => \inst|high_resolution_timer|internal_counter[29]~91\);

-- Location: FF_X57_Y32_N27
\inst|high_resolution_timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[29]~90_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(29));

-- Location: FF_X55_Y32_N25
\inst|high_resolution_timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(29),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(29));

-- Location: LCCOMB_X55_Y32_N30
\inst|high_resolution_timer|read_mux_out[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[13]~39_combout\ = (\inst|high_resolution_timer|read_mux_out~38_combout\) # ((\inst|high_resolution_timer|read_mux_out[13]~37_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out~38_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[13]~37_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(29),
	combout => \inst|high_resolution_timer|read_mux_out[13]~39_combout\);

-- Location: FF_X55_Y32_N31
\inst|high_resolution_timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[13]~39_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(13));

-- Location: FF_X55_Y32_N27
\inst|high_resolution_timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(13));

-- Location: FF_X59_Y32_N21
\inst|timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(18),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(13));

-- Location: FF_X60_Y31_N27
\inst|timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[29]~90_combout\,
	asdata => \inst|timer|period_h_register\(13),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(29));

-- Location: LCCOMB_X61_Y32_N16
\inst|timer|counter_snapshot[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[29]~feeder_combout\ = \inst|timer|internal_counter\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(29),
	combout => \inst|timer|counter_snapshot[29]~feeder_combout\);

-- Location: FF_X61_Y32_N17
\inst|timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[29]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(29));

-- Location: LCCOMB_X61_Y32_N20
\inst|timer|counter_snapshot[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[13]~7_combout\ = !\inst|timer|internal_counter\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer|internal_counter\(13),
	combout => \inst|timer|counter_snapshot[13]~7_combout\);

-- Location: FF_X61_Y32_N21
\inst|timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[13]~7_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(13));

-- Location: LCCOMB_X61_Y32_N6
\inst|timer|read_mux_out~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~38_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (\inst|timer|counter_snapshot\(13) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|timer|counter_snapshot\(13),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	combout => \inst|timer|read_mux_out~38_combout\);

-- Location: LCCOMB_X61_Y32_N22
\inst|timer|read_mux_out[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[13]~39_combout\ = (\inst|timer|read_mux_out[13]~37_combout\) # ((\inst|timer|read_mux_out~38_combout\) # ((\inst|timer|counter_snapshot\(29) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[13]~37_combout\,
	datab => \inst|timer|counter_snapshot\(29),
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|timer|read_mux_out~38_combout\,
	combout => \inst|timer|read_mux_out[13]~39_combout\);

-- Location: FF_X61_Y32_N23
\inst|timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[13]~39_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(13));

-- Location: LCCOMB_X55_Y32_N28
\inst|timer_s1_translator|av_readdata_pre[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_readdata_pre[13]~feeder_combout\ = \inst|timer|readdata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|readdata\(13),
	combout => \inst|timer_s1_translator|av_readdata_pre[13]~feeder_combout\);

-- Location: FF_X55_Y32_N29
\inst|timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|av_readdata_pre[13]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X55_Y32_N26
\inst|rsp_xbar_mux_002|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(13) = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|high_resolution_timer_s1_translator|av_readdata_pre\(13)) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_s1_translator|av_readdata_pre\(13))))) # (!\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator|av_readdata_pre\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(13),
	datad => \inst|timer_s1_translator|av_readdata_pre\(13),
	combout => \inst|rsp_xbar_mux_002|src_data\(13));

-- Location: LCCOMB_X60_Y35_N4
\inst|timer|read_mux_out[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[14]~34_combout\ = (\inst|timer|Equal6~1_combout\ & ((\inst|timer|period_h_register\(14)) # ((\inst|timer|Equal6~0_combout\ & \inst|timer|period_l_register\(14))))) # (!\inst|timer|Equal6~1_combout\ & (\inst|timer|Equal6~0_combout\ 
-- & ((\inst|timer|period_l_register\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~1_combout\,
	datab => \inst|timer|Equal6~0_combout\,
	datac => \inst|timer|period_h_register\(14),
	datad => \inst|timer|period_l_register\(14),
	combout => \inst|timer|read_mux_out[14]~34_combout\);

-- Location: FF_X61_Y32_N9
\inst|timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(14));

-- Location: LCCOMB_X61_Y32_N8
\inst|timer|read_mux_out~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~35_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(14) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(14),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|read_mux_out~35_combout\);

-- Location: LCCOMB_X61_Y32_N28
\inst|timer|read_mux_out[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[14]~36_combout\ = (\inst|timer|read_mux_out[14]~34_combout\) # ((\inst|timer|read_mux_out~35_combout\) # ((\inst|timer|counter_snapshot\(30) & \inst|timer|Equal6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|counter_snapshot\(30),
	datab => \inst|timer|read_mux_out[14]~34_combout\,
	datac => \inst|timer|read_mux_out~35_combout\,
	datad => \inst|timer|Equal6~2_combout\,
	combout => \inst|timer|read_mux_out[14]~36_combout\);

-- Location: FF_X61_Y32_N29
\inst|timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[14]~36_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(14));

-- Location: FF_X55_Y32_N1
\inst|timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|readdata\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X55_Y32_N0
\inst|rsp_xbar_mux_002|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(14) = (\inst|rsp_xbar_mux_002|src_payload~7_combout\) # ((\inst|rsp_xbar_mux_002|src_payload~0_combout\) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & \inst|timer_s1_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_002|src_payload~7_combout\,
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_s1_translator|av_readdata_pre\(14),
	datad => \inst|rsp_xbar_mux_002|src_payload~0_combout\,
	combout => \inst|rsp_xbar_mux_002|src_data\(14));

-- Location: LCCOMB_X56_Y32_N6
\inst|high_resolution_timer|period_l_register[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|period_l_register[15]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(20),
	combout => \inst|high_resolution_timer|period_l_register[15]~feeder_combout\);

-- Location: FF_X56_Y32_N7
\inst|high_resolution_timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|period_l_register[15]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_l_register\(15));

-- Location: FF_X57_Y33_N31
\inst|high_resolution_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[15]~62_combout\,
	asdata => \inst|high_resolution_timer|period_l_register\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(15));

-- Location: FF_X58_Y33_N3
\inst|high_resolution_timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(15));

-- Location: LCCOMB_X58_Y33_N2
\inst|high_resolution_timer|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out~4_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|high_resolution_timer|counter_snapshot\(15) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|high_resolution_timer|counter_snapshot\(15),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|high_resolution_timer|read_mux_out~4_combout\);

-- Location: LCCOMB_X57_Y32_N28
\inst|high_resolution_timer|internal_counter[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[30]~92_combout\ = (\inst|high_resolution_timer|internal_counter\(30) & ((GND) # (!\inst|high_resolution_timer|internal_counter[29]~91\))) # (!\inst|high_resolution_timer|internal_counter\(30) & 
-- (\inst|high_resolution_timer|internal_counter[29]~91\ $ (GND)))
-- \inst|high_resolution_timer|internal_counter[30]~93\ = CARRY((\inst|high_resolution_timer|internal_counter\(30)) # (!\inst|high_resolution_timer|internal_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|internal_counter\(30),
	datad => VCC,
	cin => \inst|high_resolution_timer|internal_counter[29]~91\,
	combout => \inst|high_resolution_timer|internal_counter[30]~92_combout\,
	cout => \inst|high_resolution_timer|internal_counter[30]~93\);

-- Location: FF_X57_Y35_N25
\inst|high_resolution_timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(19),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(14));

-- Location: FF_X57_Y32_N29
\inst|high_resolution_timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[30]~92_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(14),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(30));

-- Location: LCCOMB_X57_Y32_N30
\inst|high_resolution_timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|internal_counter[31]~94_combout\ = \inst|high_resolution_timer|internal_counter\(31) $ (!\inst|high_resolution_timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|internal_counter\(31),
	cin => \inst|high_resolution_timer|internal_counter[30]~93\,
	combout => \inst|high_resolution_timer|internal_counter[31]~94_combout\);

-- Location: FF_X56_Y32_N21
\inst|high_resolution_timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(20),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|period_h_register\(15));

-- Location: FF_X57_Y32_N31
\inst|high_resolution_timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|internal_counter[31]~94_combout\,
	asdata => \inst|high_resolution_timer|period_h_register\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|high_resolution_timer|always0~0_combout\,
	ena => \inst|high_resolution_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|internal_counter\(31));

-- Location: LCCOMB_X55_Y32_N2
\inst|high_resolution_timer|counter_snapshot[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[31]~feeder_combout\ = \inst|high_resolution_timer|internal_counter\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|high_resolution_timer|internal_counter\(31),
	combout => \inst|high_resolution_timer|counter_snapshot[31]~feeder_combout\);

-- Location: FF_X55_Y32_N3
\inst|high_resolution_timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[31]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(31));

-- Location: LCCOMB_X55_Y32_N22
\inst|high_resolution_timer|read_mux_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[15]~5_combout\ = (\inst|high_resolution_timer|read_mux_out[15]~3_combout\) # ((\inst|high_resolution_timer|read_mux_out~4_combout\) # ((\inst|timer|Equal6~2_combout\ & 
-- \inst|high_resolution_timer|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out[15]~3_combout\,
	datab => \inst|high_resolution_timer|read_mux_out~4_combout\,
	datac => \inst|timer|Equal6~2_combout\,
	datad => \inst|high_resolution_timer|counter_snapshot\(31),
	combout => \inst|high_resolution_timer|read_mux_out[15]~5_combout\);

-- Location: FF_X55_Y32_N23
\inst|high_resolution_timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out[15]~5_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(15));

-- Location: FF_X55_Y32_N21
\inst|high_resolution_timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(15));

-- Location: FF_X59_Y32_N31
\inst|timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(20),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_l_wr_strobe~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_l_register\(15));

-- Location: FF_X60_Y32_N31
\inst|timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[15]~62_combout\,
	asdata => \inst|timer|period_l_register\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(15));

-- Location: FF_X60_Y33_N27
\inst|timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|timer|internal_counter\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(15));

-- Location: LCCOMB_X60_Y33_N26
\inst|timer|read_mux_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out~4_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (\inst|timer|counter_snapshot\(15) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|timer|counter_snapshot\(15),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|read_mux_out~4_combout\);

-- Location: LCCOMB_X60_Y31_N30
\inst|timer|internal_counter[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|internal_counter[31]~94_combout\ = \inst|timer|internal_counter\(31) $ (!\inst|timer|internal_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|internal_counter\(31),
	cin => \inst|timer|internal_counter[30]~93\,
	combout => \inst|timer|internal_counter[31]~94_combout\);

-- Location: FF_X59_Y32_N29
\inst|timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(20),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|timer|period_h_wr_strobe~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|period_h_register\(15));

-- Location: FF_X60_Y31_N31
\inst|timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|internal_counter[31]~94_combout\,
	asdata => \inst|timer|period_h_register\(15),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|timer|always0~0_combout\,
	ena => \inst|timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|internal_counter\(31));

-- Location: LCCOMB_X60_Y33_N28
\inst|timer|counter_snapshot[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|counter_snapshot[31]~feeder_combout\ = \inst|timer|internal_counter\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|internal_counter\(31),
	combout => \inst|timer|counter_snapshot[31]~feeder_combout\);

-- Location: FF_X60_Y33_N29
\inst|timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|counter_snapshot[31]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|counter_snapshot\(31));

-- Location: LCCOMB_X60_Y33_N18
\inst|timer|read_mux_out[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|read_mux_out[15]~5_combout\ = (\inst|timer|read_mux_out[15]~3_combout\) # ((\inst|timer|read_mux_out~4_combout\) # ((\inst|timer|Equal6~2_combout\ & \inst|timer|counter_snapshot\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|read_mux_out[15]~3_combout\,
	datab => \inst|timer|Equal6~2_combout\,
	datac => \inst|timer|read_mux_out~4_combout\,
	datad => \inst|timer|counter_snapshot\(31),
	combout => \inst|timer|read_mux_out[15]~5_combout\);

-- Location: FF_X60_Y33_N19
\inst|timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer|read_mux_out[15]~5_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer|readdata\(15));

-- Location: LCCOMB_X60_Y33_N8
\inst|timer_s1_translator|av_readdata_pre[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_readdata_pre[15]~feeder_combout\ = \inst|timer|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|timer|readdata\(15),
	combout => \inst|timer_s1_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: FF_X60_Y33_N9
\inst|timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|av_readdata_pre[15]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X55_Y32_N20
\inst|rsp_xbar_mux_002|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(15) = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|high_resolution_timer_s1_translator|av_readdata_pre\(15)) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|timer_s1_translator|av_readdata_pre\(15))))) # (!\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator|av_readdata_pre\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(15),
	datad => \inst|timer_s1_translator|av_readdata_pre\(15),
	combout => \inst|rsp_xbar_mux_002|src_data\(15));

-- Location: LCCOMB_X46_Y41_N2
\inst|rsp_xbar_mux_001|src_payload~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~66_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(21))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(21),
	combout => \inst|rsp_xbar_mux_001|src_payload~66_combout\);

-- Location: LCCOMB_X46_Y41_N20
\inst|rsp_xbar_mux_001|src_payload~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~67_combout\ = (\inst|rsp_xbar_mux_001|src_payload~65_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~66_combout\) # ((\inst|sdram_controller|za_data\(21) & \inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(21),
	datab => \inst|rsp_xbar_mux_001|src_payload~65_combout\,
	datac => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~66_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~67_combout\);

-- Location: FF_X46_Y41_N21
\inst|cpu|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~67_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(21));

-- Location: LCCOMB_X48_Y41_N2
\inst|cpu|av_ld_byte2_data[5]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_ld_signed~q\,
	datab => \inst|cpu|M_iw\(4),
	datac => \inst|cpu|d_readdata_d1\(21),
	datad => \inst|cpu|av_sign_bit~2_combout\,
	combout => \inst|cpu|av_ld_byte2_data[5]~2_combout\);

-- Location: FF_X48_Y41_N3
\inst|cpu|av_ld_data_aligned_or_div[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[5]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(21));

-- Location: LCCOMB_X48_Y41_N4
\inst|cpu|M_wr_data_unfiltered[21]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[21]~26_combout\,
	datab => \inst|cpu|M_shift_rot_result\(21),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(21),
	combout => \inst|cpu|M_wr_data_unfiltered[21]~27_combout\);

-- Location: LCCOMB_X54_Y42_N14
\inst|cpu|E_src1_prelim[27]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(27),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[27]~0_combout\);

-- Location: FF_X54_Y42_N15
\inst|cpu|E_src1_prelim[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[27]~0_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(27));

-- Location: LCCOMB_X48_Y40_N10
\inst|cpu|E_src1[27]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_prelim\(27),
	datac => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\,
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[27]~5_combout\);

-- Location: FF_X48_Y40_N11
\inst|cpu|M_ci_multi_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[27]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(27));

-- Location: LCCOMB_X60_Y44_N8
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|crc_value\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(19),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26));

-- Location: LCCOMB_X58_Y40_N24
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ $ (\inst|cpu|M_ci_multi_src1\(12) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\);

-- Location: LCCOMB_X61_Y43_N16
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(4) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(4));

-- Location: LCCOMB_X61_Y43_N18
\inst|crc_custom|wrapper_wiring|crc_value~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~18_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~17_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~17_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(4),
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~18_combout\);

-- Location: FF_X61_Y43_N19
\inst|crc_custom|wrapper_wiring|crc_value[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(4));

-- Location: LCCOMB_X60_Y43_N18
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ 
-- (\inst|cpu|M_ci_multi_src1\(27) $ (\inst|crc_custom|wrapper_wiring|crc_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(27),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\);

-- Location: LCCOMB_X60_Y43_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~18_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\);

-- Location: LCCOMB_X60_Y43_N24
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[8]~11_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[8]~11_combout\);

-- Location: LCCOMB_X59_Y43_N0
\inst|crc_custom|wrapper_wiring|crc_value~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~26_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~20_combout\ $ ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\)))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[8]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~20_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[8]~19_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[8]~11_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~26_combout\);

-- Location: LCCOMB_X57_Y42_N14
\inst|crc_custom|wrapper_wiring|crc_value~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~27_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~26_combout\))) # (!\inst|cpu|M_iw\(6) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(8),
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~26_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~27_combout\);

-- Location: FF_X57_Y42_N15
\inst|crc_custom|wrapper_wiring|crc_value[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(8));

-- Location: LCCOMB_X57_Y42_N4
\inst|crc_custom|wrapper_wiring|crc_value~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~2_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~16_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(8),
	datad => \inst|cpu|M_iw\(6),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~2_combout\);

-- Location: LCCOMB_X57_Y42_N12
\inst|crc_custom|wrapper_wiring|crc_value~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~3_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~2_combout\) # (\inst|crc_custom|wrapper_wiring|always0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~3_combout\);

-- Location: FF_X57_Y42_N13
\inst|crc_custom|wrapper_wiring|crc_value[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(24));

-- Location: LCCOMB_X57_Y43_N12
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ = \inst|cpu|M_ci_multi_src1\(7) $ (\inst|crc_custom|wrapper_wiring|crc_value\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(24),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\);

-- Location: LCCOMB_X60_Y44_N4
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(14),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\);

-- Location: LCCOMB_X59_Y40_N10
\inst|crc_custom|wrapper_wiring|crc_value~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~13_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~12_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value~12_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~13_combout\);

-- Location: FF_X59_Y40_N11
\inst|crc_custom|wrapper_wiring|crc_value[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(30));

-- Location: LCCOMB_X57_Y43_N16
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(30) $ (\inst|cpu|M_ci_multi_src1\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	datad => \inst|cpu|M_ci_multi_src1\(1),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\);

-- Location: LCCOMB_X58_Y42_N4
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\);

-- Location: LCCOMB_X58_Y42_N14
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~7_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\);

-- Location: LCCOMB_X54_Y42_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ = \inst|cpu|M_ci_multi_src1\(10) $ (\inst|crc_custom|wrapper_wiring|crc_value\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(10),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(21),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\);

-- Location: LCCOMB_X58_Y42_N18
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\ = \inst|cpu|M_ci_multi_src1\(9) $ (\inst|crc_custom|wrapper_wiring|crc_value\(22) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(9),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\);

-- Location: FF_X50_Y41_N3
\inst|cpu|M_ci_multi_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[19]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(19));

-- Location: LCCOMB_X61_Y43_N0
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(12) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\ $ (\inst|cpu|M_ci_multi_src1\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(19),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0));

-- Location: LCCOMB_X61_Y43_N10
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output\(26) = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(12) $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(12),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output\(26));

-- Location: LCCOMB_X61_Y43_N20
\inst|crc_custom|wrapper_wiring|crc_value~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~7_combout\ = (\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output\(26))))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\ $ ((\inst|crc_custom|wrapper_wiring|crc_value\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output\(26),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~7_combout\);

-- Location: LCCOMB_X61_Y43_N24
\inst|crc_custom|wrapper_wiring|crc_value~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~8_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~6_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~7_combout\ & \inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value~7_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~8_combout\);

-- Location: FF_X61_Y43_N25
\inst|crc_custom|wrapper_wiring|crc_value[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(28));

-- Location: LCCOMB_X58_Y44_N22
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\ = \inst|cpu|M_ci_multi_src1\(4) $ (\inst|cpu|M_ci_multi_src1\(3) $ (\inst|crc_custom|wrapper_wiring|crc_value\(27) $ (\inst|crc_custom|wrapper_wiring|crc_value\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(4),
	datab => \inst|cpu|M_ci_multi_src1\(3),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(27),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(28),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\);

-- Location: LCCOMB_X57_Y41_N18
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0) = \inst|crc_custom|wrapper_wiring|crc_value\(18) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\ $ (\inst|cpu|M_ci_multi_src1\(13) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(18),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(13),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0));

-- Location: LCCOMB_X58_Y44_N16
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\(23) = \inst|crc_custom|wrapper_wiring|crc_value\(27) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(17) $ 
-- (\inst|cpu|M_ci_multi_src1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(27),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(17),
	datad => \inst|cpu|M_ci_multi_src1\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\(23));

-- Location: LCCOMB_X58_Y44_N18
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0) = \inst|crc_custom|wrapper_wiring|crc_value\(23) $ (\inst|crc_custom|wrapper_wiring|crc_value\(29) $ (\inst|cpu|M_ci_multi_src1\(8) $ (\inst|cpu|M_ci_multi_src1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	datac => \inst|cpu|M_ci_multi_src1\(8),
	datad => \inst|cpu|M_ci_multi_src1\(2),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0));

-- Location: LCCOMB_X58_Y40_N0
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\(23) $ (\inst|cpu|M_ci_multi_src1\(14) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output\(23),
	datac => \inst|cpu|M_ci_multi_src1\(14),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\);

-- Location: LCCOMB_X58_Y40_N4
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26) $ (\inst|cpu|M_ci_multi_src1\(12) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26),
	datab => \inst|cpu|M_ci_multi_src1\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\);

-- Location: LCCOMB_X60_Y41_N30
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0) $ (\inst|cpu|M_ci_multi_src1\(20) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0),
	datab => \inst|cpu|M_ci_multi_src1\(20),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\);

-- Location: LCCOMB_X59_Y41_N24
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0) = \inst|cpu|M_ci_multi_src1\(17) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(17),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0));

-- Location: LCCOMB_X60_Y43_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\);

-- Location: LCCOMB_X58_Y42_N12
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\ = \inst|cpu|M_ci_multi_src1\(9) $ (\inst|crc_custom|wrapper_wiring|crc_value\(22) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(9),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\);

-- Location: LCCOMB_X59_Y44_N24
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~14_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~13_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~16_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~14_combout\);

-- Location: LCCOMB_X60_Y41_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(11) $ (\inst|crc_custom|wrapper_wiring|crc_value\(27) $ (\inst|cpu|M_ci_multi_src1\(4) $ (\inst|cpu|M_ci_multi_src1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(11),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(27),
	datac => \inst|cpu|M_ci_multi_src1\(4),
	datad => \inst|cpu|M_ci_multi_src1\(20),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\);

-- Location: LCCOMB_X60_Y42_N2
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[26]~10_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\);

-- Location: LCCOMB_X58_Y44_N28
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(29) $ (\inst|cpu|M_ci_multi_src1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	datad => \inst|cpu|M_ci_multi_src1\(2),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\);

-- Location: LCCOMB_X61_Y42_N24
\inst|crc_custom|wrapper_wiring|crc_value~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~39_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(5) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(5),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]~8_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~39_combout\);

-- Location: LCCOMB_X60_Y42_N0
\inst|crc_custom|wrapper_wiring|crc_value~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~41_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|crc_value~40_combout\ $ ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\)))) # (!\inst|cpu|M_iw\(7) & 
-- (((\inst|crc_custom|wrapper_wiring|crc_value~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~40_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[12]~13_combout\,
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value~39_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~41_combout\);

-- Location: LCCOMB_X59_Y44_N28
\inst|crc_custom|wrapper_wiring|crc_value~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~42_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~41_combout\))) # (!\inst|cpu|M_iw\(6) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[12]~14_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value~41_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~42_combout\);

-- Location: FF_X59_Y44_N29
\inst|crc_custom|wrapper_wiring|crc_value[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~42_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(13));

-- Location: FF_X56_Y36_N25
\inst|cpu|M_ci_multi_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[18]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(18));

-- Location: LCCOMB_X59_Y44_N8
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(13) $ (\inst|cpu|M_ci_multi_src1\(18) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(13),
	datac => \inst|cpu|M_ci_multi_src1\(18),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\);

-- Location: LCCOMB_X59_Y44_N18
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~4_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\);

-- Location: LCCOMB_X59_Y41_N8
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[16]~6_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[16]~6_combout\);

-- Location: LCCOMB_X60_Y41_N14
\inst|crc_custom|wrapper_wiring|crc_value~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~59_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[16]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[2]~17_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[16]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~59_combout\);

-- Location: LCCOMB_X58_Y40_N26
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(11) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(2) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(2),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(11));

-- Location: LCCOMB_X59_Y40_N22
\inst|crc_custom|wrapper_wiring|crc_value~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~36_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~35_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(11) & 
-- !\inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~35_combout\,
	datab => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(11),
	datad => \inst|cpu|M_iw\(6),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~36_combout\);

-- Location: FF_X59_Y40_N23
\inst|crc_custom|wrapper_wiring|crc_value[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~36_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(11));

-- Location: LCCOMB_X60_Y41_N8
\inst|crc_custom|wrapper_wiring|crc_value~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~60_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~59_combout\) # ((!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value~59_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(11),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~60_combout\);

-- Location: LCCOMB_X60_Y44_N12
\inst|crc_custom|wrapper_wiring|crc_value~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~61_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~58_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~60_combout\ & \inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~58_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value~60_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~61_combout\);

-- Location: FF_X60_Y44_N13
\inst|crc_custom|wrapper_wiring|crc_value[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~61_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(19));

-- Location: LCCOMB_X60_Y44_N18
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\ = \inst|cpu|M_ci_multi_src1\(12) $ (\inst|crc_custom|wrapper_wiring|crc_value\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(12),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(19),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\);

-- Location: LCCOMB_X57_Y41_N0
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(13) $ (\inst|cpu|M_ci_multi_src1\(21) $ (\inst|cpu|M_ci_multi_src1\(18) $ (\inst|crc_custom|wrapper_wiring|crc_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(13),
	datab => \inst|cpu|M_ci_multi_src1\(21),
	datac => \inst|cpu|M_ci_multi_src1\(18),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(10),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\);

-- Location: LCCOMB_X59_Y42_N20
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\ $ 
-- (\inst|cpu|M_ci_multi_src1\(17) $ (\inst|crc_custom|wrapper_wiring|crc_value\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(17),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(14),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\);

-- Location: LCCOMB_X60_Y42_N8
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[16]~12_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[26]~17_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[16]~12_combout\);

-- Location: LCCOMB_X59_Y42_N26
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(14) $ (\inst|cpu|M_ci_multi_src1\(17) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(14),
	datac => \inst|cpu|M_ci_multi_src1\(17),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\);

-- Location: LCCOMB_X60_Y42_N16
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\);

-- Location: LCCOMB_X60_Y42_N10
\inst|crc_custom|wrapper_wiring|crc_value~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~55_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[16]~12_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[16]~12_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[26]~5_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~55_combout\);

-- Location: LCCOMB_X57_Y42_N28
\inst|crc_custom|wrapper_wiring|crc_value~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~56_combout\ = (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(10) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(10),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~56_combout\);

-- Location: LCCOMB_X57_Y42_N26
\inst|crc_custom|wrapper_wiring|crc_value~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~57_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~54_combout\) # ((\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~55_combout\) # (\inst|crc_custom|wrapper_wiring|crc_value~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~54_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~55_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~56_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~57_combout\);

-- Location: FF_X57_Y42_N27
\inst|crc_custom|wrapper_wiring|crc_value[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~57_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(18));

-- Location: LCCOMB_X57_Y41_N22
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\ = \inst|cpu|M_ci_multi_src1\(13) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(18) $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(13),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~11_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(18),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(9),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\);

-- Location: LCCOMB_X57_Y43_N22
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(24) $ (\inst|cpu|M_ci_multi_src1\(7) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(24),
	datac => \inst|cpu|M_ci_multi_src1\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\);

-- Location: LCCOMB_X59_Y43_N2
\inst|crc_custom|wrapper_wiring|crc_value~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~74_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[23]~18_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~74_combout\);

-- Location: LCCOMB_X59_Y43_N4
\inst|crc_custom|wrapper_wiring|crc_value~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~76_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~74_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~75_combout\ & \inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~75_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~74_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~76_combout\);

-- Location: FF_X59_Y43_N5
\inst|crc_custom|wrapper_wiring|crc_value[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~76_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(25));

-- Location: LCCOMB_X58_Y44_N4
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) = \inst|crc_custom|wrapper_wiring|crc_value\(31) $ (\inst|crc_custom|wrapper_wiring|crc_value\(25) $ (\inst|cpu|M_ci_multi_src1\(0) $ (\inst|cpu|M_ci_multi_src1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(25),
	datac => \inst|cpu|M_ci_multi_src1\(0),
	datad => \inst|cpu|M_ci_multi_src1\(6),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0));

-- Location: LCCOMB_X60_Y44_N20
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(5) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(5));

-- Location: FF_X50_Y40_N17
\inst|cpu|M_ci_multi_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[15]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(15));

-- Location: LCCOMB_X57_Y42_N6
\inst|crc_custom|wrapper_wiring|crc_value~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~48_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\ $ (((\inst|cpu|M_iw\(6) & 
-- \inst|crc_custom|wrapper_wiring|crc_value\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(8),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~4_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~48_combout\);

-- Location: LCCOMB_X57_Y42_N8
\inst|crc_custom|wrapper_wiring|crc_value~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~49_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~26_combout\)) # (!\inst|cpu|M_iw\(7) & 
-- ((\inst|crc_custom|wrapper_wiring|crc_value~48_combout\))))) # (!\inst|cpu|M_iw\(6) & (((\inst|crc_custom|wrapper_wiring|crc_value~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~26_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value~48_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~49_combout\);

-- Location: LCCOMB_X57_Y42_N16
\inst|crc_custom|wrapper_wiring|crc_value~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~50_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # (\inst|crc_custom|wrapper_wiring|crc_value~49_combout\ $ (((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~17_combout\ & 
-- !\inst|cpu|M_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[16]~17_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~49_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~50_combout\);

-- Location: FF_X57_Y42_N17
\inst|crc_custom|wrapper_wiring|crc_value[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~50_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(16));

-- Location: LCCOMB_X59_Y42_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\ = \inst|cpu|M_ci_multi_src1\(3) $ (\inst|cpu|M_ci_multi_src1\(15) $ (\inst|crc_custom|wrapper_wiring|crc_value\(28) $ (\inst|crc_custom|wrapper_wiring|crc_value\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(3),
	datab => \inst|cpu|M_ci_multi_src1\(15),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(28),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\);

-- Location: LCCOMB_X60_Y43_N22
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\ = \inst|cpu|M_ci_multi_src1\(1) $ (\inst|crc_custom|wrapper_wiring|crc_value\(30) $ (\inst|cpu|M_ci_multi_src1\(27) $ (\inst|crc_custom|wrapper_wiring|crc_value\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(1),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	datac => \inst|cpu|M_ci_multi_src1\(27),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\);

-- Location: LCCOMB_X59_Y42_N16
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[22]~8_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\);

-- Location: LCCOMB_X58_Y41_N4
\inst|crc_custom|wrapper_wiring|crc_value~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~82_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~4_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~82_combout\);

-- Location: LCCOMB_X58_Y41_N10
\inst|crc_custom|wrapper_wiring|crc_value~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~84_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~82_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~83_combout\ & \inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~83_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~82_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~84_combout\);

-- Location: FF_X58_Y41_N11
\inst|crc_custom|wrapper_wiring|crc_value[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~84_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(1));

-- Location: LCCOMB_X58_Y44_N24
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(25) $ (\inst|crc_custom|wrapper_wiring|crc_value\(29) $ (\inst|cpu|M_ci_multi_src1\(2) $ (\inst|cpu|M_ci_multi_src1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(25),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	datac => \inst|cpu|M_ci_multi_src1\(2),
	datad => \inst|cpu|M_ci_multi_src1\(6),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\);

-- Location: LCCOMB_X60_Y43_N26
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~6_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(1) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(1),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~6_combout\);

-- Location: LCCOMB_X60_Y42_N26
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~8_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~6_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\);

-- Location: LCCOMB_X59_Y41_N16
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\);

-- Location: LCCOMB_X59_Y40_N18
\inst|crc_custom|wrapper_wiring|crc_value~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~22_combout\ = (\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ $ (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\))))) # 
-- (!\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(5),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[8]~12_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~22_combout\);

-- Location: LCCOMB_X57_Y43_N0
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\ $ (\inst|cpu|M_ci_multi_src1\(1) $ (\inst|crc_custom|wrapper_wiring|crc_value\(30) $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(1),
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(30),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(21),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26));

-- Location: LCCOMB_X58_Y40_N12
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\ = \inst|cpu|M_ci_multi_src1\(10) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(10),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\);

-- Location: LCCOMB_X58_Y40_N18
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(5) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(5));

-- Location: LCCOMB_X59_Y40_N4
\inst|crc_custom|wrapper_wiring|crc_value~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~23_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~22_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|crc_value~22_combout\,
	datac => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(5),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~23_combout\);

-- Location: FF_X59_Y40_N5
\inst|crc_custom|wrapper_wiring|crc_value[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(6));

-- Location: LCCOMB_X56_Y44_N8
\inst|crc_custom|wrapper_wiring|readdata[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[25]~8_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(6),
	combout => \inst|crc_custom|wrapper_wiring|readdata[25]~8_combout\);

-- Location: FF_X56_Y44_N9
\inst|crc_custom|wrapper_wiring|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[25]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(25));

-- Location: LCCOMB_X56_Y44_N24
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(25) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (\inst|crc_custom|wrapper_wiring|readdata\(25) & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|readdata\(25),
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(25));

-- Location: FF_X56_Y44_N25
\inst|cpu|M_ci_multi_result_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(25),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(25));

-- Location: LCCOMB_X52_Y42_N18
\inst|cpu|M_wr_data_unfiltered[25]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_alu_result\(25),
	datad => \inst|cpu|M_ci_multi_result_d1\(25),
	combout => \inst|cpu|M_wr_data_unfiltered[25]~18_combout\);

-- Location: IOIBUF_X0_Y35_N15
\SDRAM_DQ[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(25),
	o => \SDRAM_DQ[25]~input_o\);

-- Location: FF_X0_Y35_N17
\inst|sdram_controller|za_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[25]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(25));

-- Location: LCCOMB_X47_Y39_N16
\inst|rsp_xbar_mux_001|src_payload~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~58_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(25)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(25) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(25) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(25),
	datac => \inst|sdram_controller|za_data\(25),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~58_combout\);

-- Location: LCCOMB_X47_Y39_N10
\inst|rsp_xbar_mux_001|src_payload~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~85_combout\ = (\inst|rsp_xbar_mux_001|src_payload~58_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & 
-- (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst|rsp_xbar_mux_001|src_payload~58_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~85_combout\);

-- Location: FF_X47_Y39_N11
\inst|cpu|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~85_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(25));

-- Location: LCCOMB_X47_Y39_N20
\inst|cpu|av_ld_byte3_data[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_ld_signed~q\,
	datab => \inst|cpu|av_sign_bit~2_combout\,
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|d_readdata_d1\(25),
	combout => \inst|cpu|av_ld_byte3_data[1]~2_combout\);

-- Location: FF_X47_Y39_N21
\inst|cpu|av_ld_data_aligned_or_div[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte3_data[1]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(25));

-- Location: LCCOMB_X52_Y42_N12
\inst|cpu|M_wr_data_unfiltered[25]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[25]~18_combout\,
	datac => \inst|cpu|av_ld_data_aligned_or_div\(25),
	datad => \inst|cpu|M_shift_rot_result\(25),
	combout => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\);

-- Location: LCCOMB_X52_Y42_N26
\inst|cpu|E_src2_prelim[25]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(25),
	combout => \inst|cpu|E_src2_prelim[25]~26_combout\);

-- Location: FF_X52_Y42_N27
\inst|cpu|E_src2_prelim[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[25]~26_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(25));

-- Location: LCCOMB_X55_Y42_N4
\inst|cpu|E_st_data[25]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[25]~35_combout\,
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\,
	datad => \inst|cpu|E_src2_prelim\(25),
	combout => \inst|cpu|E_st_data[25]~36_combout\);

-- Location: FF_X55_Y42_N5
\inst|cpu|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[25]~36_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(25));

-- Location: LCCOMB_X45_Y43_N30
\inst|cmd_xbar_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~21_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(25),
	combout => \inst|cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCCOMB_X47_Y43_N18
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(31),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3_combout\);

-- Location: FF_X47_Y43_N19
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[31]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X47_Y39_N14
\inst|rsp_xbar_mux|src_data[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(31) = (\inst|sdram_controller|za_data\(31) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(31) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(31),
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(31));

-- Location: FF_X47_Y39_N15
\inst|cpu|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(31),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(31));

-- Location: LCCOMB_X50_Y41_N0
\inst|cpu|E_src1_prelim[20]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(20),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \inst|cpu|E_src1_prelim[20]~21_combout\);

-- Location: FF_X50_Y41_N1
\inst|cpu|E_src1_prelim[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[20]~21_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(20));

-- Location: LCCOMB_X50_Y41_N8
\inst|cpu|E_src1[20]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[20]~29_combout\,
	datac => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(20),
	combout => \inst|cpu|E_src1[20]~12_combout\);

-- Location: FF_X48_Y41_N15
\inst|cpu|M_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[20]~21_combout\,
	asdata => \inst|cpu|E_src1[20]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(20));

-- Location: LCCOMB_X48_Y41_N28
\inst|cpu|M_shift_rot_result[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(20),
	datad => \inst|cpu|M_shift_rot_result\(22),
	combout => \inst|cpu|M_shift_rot_result[21]~22_combout\);

-- Location: FF_X48_Y41_N29
\inst|cpu|M_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[21]~22_combout\,
	asdata => \inst|cpu|E_src1[21]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(21));

-- Location: LCCOMB_X48_Y41_N10
\inst|cpu|M_shift_rot_result[22]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(23),
	datad => \inst|cpu|M_shift_rot_result\(21),
	combout => \inst|cpu|M_shift_rot_result[22]~23_combout\);

-- Location: FF_X48_Y41_N11
\inst|cpu|M_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[22]~23_combout\,
	asdata => \inst|cpu|E_src1[22]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(22));

-- Location: LCCOMB_X48_Y41_N24
\inst|cpu|M_shift_rot_result[23]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(24),
	datad => \inst|cpu|M_shift_rot_result\(22),
	combout => \inst|cpu|M_shift_rot_result[23]~24_combout\);

-- Location: FF_X48_Y41_N25
\inst|cpu|M_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[23]~24_combout\,
	asdata => \inst|cpu|E_src1[23]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(23));

-- Location: LCCOMB_X55_Y40_N18
\inst|cpu|M_shift_rot_result[24]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(23),
	datad => \inst|cpu|M_shift_rot_result\(25),
	combout => \inst|cpu|M_shift_rot_result[24]~25_combout\);

-- Location: FF_X55_Y40_N19
\inst|cpu|M_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[24]~25_combout\,
	asdata => \inst|cpu|E_src1[24]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(24));

-- Location: FF_X55_Y42_N27
\inst|cpu|M_ci_multi_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[26]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(26));

-- Location: LCCOMB_X60_Y41_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(11) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ $ (\inst|cpu|M_ci_multi_src1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(11),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(20),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\);

-- Location: LCCOMB_X59_Y44_N26
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~16_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\ $ (\inst|cpu|M_ci_multi_src1\(26) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(26),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~7_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(5),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~16_combout\);

-- Location: FF_X56_Y40_N31
\inst|cpu|M_ci_multi_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[31]~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(31));

-- Location: LCCOMB_X59_Y43_N16
\inst|crc_custom|wrapper_wiring|crc_value~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~88_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~87_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((!\inst|cpu|M_iw\(6) & 
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~87_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~88_combout\);

-- Location: FF_X59_Y43_N17
\inst|crc_custom|wrapper_wiring|crc_value[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~88_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(0));

-- Location: LCCOMB_X57_Y41_N20
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~11_combout\ = \inst|cpu|M_ci_multi_src1\(31) $ (\inst|crc_custom|wrapper_wiring|crc_value\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ci_multi_src1\(31),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~11_combout\);

-- Location: FF_X54_Y41_N5
\inst|cpu|M_ci_multi_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[9]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(9));

-- Location: LCCOMB_X58_Y42_N30
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(22) $ (\inst|cpu|M_ci_multi_src1\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datad => \inst|cpu|M_ci_multi_src1\(9),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\);

-- Location: LCCOMB_X57_Y41_N8
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~13_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\ $ (\inst|cpu|M_ci_multi_src1\(21) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~10_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(21),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(10),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~13_combout\);

-- Location: LCCOMB_X57_Y41_N26
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~12_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~11_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~13_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~12_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~11_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~13_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\);

-- Location: LCCOMB_X59_Y44_N4
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~17_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~16_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_5|stage_output[0]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~16_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~17_combout\);

-- Location: LCCOMB_X59_Y43_N28
\inst|crc_custom|wrapper_wiring|crc_value~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~24_combout\ = (\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~17_combout\)))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\ $ (((\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[10]~10_combout\,
	datab => \inst|cpu|M_iw\(7),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~17_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[7]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~24_combout\);

-- Location: LCCOMB_X58_Y40_N28
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26) $ 
-- (\inst|cpu|M_ci_multi_src1\(10) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26),
	datac => \inst|cpu|M_ci_multi_src1\(10),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[4]~12_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\);

-- Location: LCCOMB_X58_Y40_N30
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(7) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[10]~13_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(7));

-- Location: LCCOMB_X59_Y43_N24
\inst|crc_custom|wrapper_wiring|crc_value~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~25_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~24_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value~24_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~25_combout\);

-- Location: FF_X59_Y43_N25
\inst|crc_custom|wrapper_wiring|crc_value[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(7));

-- Location: LCCOMB_X55_Y44_N16
\inst|crc_custom|wrapper_wiring|readdata[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[24]~9_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(7),
	combout => \inst|crc_custom|wrapper_wiring|readdata[24]~9_combout\);

-- Location: FF_X55_Y44_N17
\inst|crc_custom|wrapper_wiring|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[24]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(24));

-- Location: LCCOMB_X55_Y44_N24
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(24) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(24),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(24));

-- Location: FF_X55_Y44_N25
\inst|cpu|M_ci_multi_result_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(24),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(24));

-- Location: LCCOMB_X52_Y40_N26
\inst|cpu|M_wr_data_unfiltered[24]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[24]~20_combout\,
	datab => \inst|cpu|M_shift_rot_result\(24),
	datac => \inst|cpu|M_ci_multi_result_d1\(24),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\);

-- Location: FF_X52_Y40_N27
\inst|cpu|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(24));

-- Location: LCCOMB_X48_Y42_N18
\inst|cpu|E_src2_prelim[24]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(24),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|cpu|E_src2_prelim[24]~25_combout\);

-- Location: FF_X48_Y42_N19
\inst|cpu|E_src2_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[24]~25_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(24));

-- Location: LCCOMB_X53_Y44_N16
\inst|cpu|E_src2_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(0),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu|E_src2_prelim[0]~1_combout\);

-- Location: FF_X53_Y44_N17
\inst|cpu|E_src2_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[0]~1_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(0));

-- Location: FF_X54_Y41_N17
\inst|cpu|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(8));

-- Location: LCCOMB_X53_Y44_N10
\inst|cpu|E_src2_prelim[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst|cpu|W_wr_data\(8),
	combout => \inst|cpu|E_src2_prelim[8]~9_combout\);

-- Location: FF_X53_Y44_N11
\inst|cpu|E_src2_prelim[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[8]~9_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(8));

-- Location: LCCOMB_X53_Y44_N24
\inst|cpu|E_st_data[24]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(3),
	datab => \inst|cpu|E_src2_prelim\(0),
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_src2_prelim\(8),
	combout => \inst|cpu|E_st_data[24]~37_combout\);

-- Location: LCCOMB_X53_Y44_N18
\inst|cpu|E_st_data[24]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_st_data[24]~47_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_st_data[24]~37_combout\,
	combout => \inst|cpu|E_st_data[24]~38_combout\);

-- Location: LCCOMB_X52_Y40_N22
\inst|cpu|E_st_data[24]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	datab => \inst|cpu|E_iw\(4),
	datac => \inst|cpu|E_src2_prelim\(24),
	datad => \inst|cpu|E_st_data[24]~38_combout\,
	combout => \inst|cpu|E_st_data[24]~39_combout\);

-- Location: FF_X52_Y40_N23
\inst|cpu|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[24]~39_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(24));

-- Location: LCCOMB_X45_Y43_N8
\inst|cmd_xbar_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~23_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(24),
	combout => \inst|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X47_Y38_N6
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[30]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(30),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[30]~23_combout\);

-- Location: FF_X47_Y38_N7
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[30]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X47_Y38_N18
\inst|rsp_xbar_mux|src_data[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(30) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30)) # ((\inst|sdram_controller|za_data\(30) & \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|sdram_controller|za_data\(30) & (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(30),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux|src_data\(30));

-- Location: FF_X47_Y38_N19
\inst|cpu|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(30),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(30));

-- Location: LCCOMB_X50_Y41_N26
\inst|cpu|E_src1_prelim[19]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(19),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \inst|cpu|E_src1_prelim[19]~20_combout\);

-- Location: FF_X50_Y41_N27
\inst|cpu|E_src1_prelim[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[19]~20_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(19));

-- Location: LCCOMB_X50_Y41_N2
\inst|cpu|E_src1[19]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|E_src1_prelim\(19),
	datad => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\,
	combout => \inst|cpu|E_src1[19]~13_combout\);

-- Location: LCCOMB_X49_Y40_N0
\inst|cpu|E_alu_result[19]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src2[19]~17_combout\,
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src1[19]~13_combout\,
	combout => \inst|cpu|E_alu_result[19]~25_combout\);

-- Location: LCCOMB_X54_Y36_N22
\inst|cpu|D_extra_pc[17]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(17),
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|Add1~16_combout\,
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[17]~8_combout\);

-- Location: FF_X54_Y36_N23
\inst|cpu|E_extra_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[17]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(17));

-- Location: LCCOMB_X49_Y40_N10
\inst|cpu|E_alu_result[19]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_alu_result[19]~25_combout\,
	datac => \inst|cpu|E_extra_pc\(17),
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[19]~26_combout\);

-- Location: LCCOMB_X49_Y40_N24
\inst|cpu|E_alu_result[19]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[20]~40_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|E_alu_result[19]~26_combout\,
	combout => \inst|cpu|E_alu_result[19]~27_combout\);

-- Location: FF_X49_Y40_N25
\inst|cpu|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[19]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(19));

-- Location: LCCOMB_X48_Y41_N20
\inst|cpu|M_wr_data_unfiltered[19]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(19),
	datab => \inst|cpu|M_alu_result\(19),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[19]~30_combout\);

-- Location: LCCOMB_X48_Y41_N6
\inst|cpu|M_wr_data_unfiltered[19]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(19),
	datab => \inst|cpu|M_wr_data_unfiltered[19]~30_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_shift_rot_result\(19),
	combout => \inst|cpu|M_wr_data_unfiltered[19]~31_combout\);

-- Location: LCCOMB_X49_Y42_N12
\inst|cpu|E_src2_prelim[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(15),
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \inst|cpu|D_src2_hazard_W~combout\,
	combout => \inst|cpu|E_src2_prelim[15]~16_combout\);

-- Location: FF_X49_Y42_N13
\inst|cpu|E_src2_prelim[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[15]~16_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(15));

-- Location: LCCOMB_X50_Y40_N28
\inst|cpu|E_stw_data[15]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(15),
	combout => \inst|cpu|E_stw_data[15]~0_combout\);

-- Location: LCCOMB_X50_Y38_N6
\inst|cpu|Equal183~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_iw\(4),
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|Equal183~0_combout\);

-- Location: FF_X50_Y43_N9
\inst|cpu|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[15]~7_combout\,
	asdata => \inst|cpu|E_stw_data[15]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(15));

-- Location: LCCOMB_X54_Y33_N10
\inst|addr_router_002|src_channel[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_002|src_channel[2]~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46) & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44)) # ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)) # 
-- (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45))))) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46) & (((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45),
	combout => \inst|addr_router_002|src_channel[2]~0_combout\);

-- Location: LCCOMB_X53_Y33_N28
\inst|limiter_001|suppress~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|suppress~1_combout\ = (\inst|addr_router_002|Equal1~0_combout\ & ((\inst|limiter_001|last_channel\(2)) # ((!\inst|limiter_001|last_channel\(1))))) # (!\inst|addr_router_002|Equal1~0_combout\ & ((\inst|limiter_001|last_channel\(1)) # 
-- (\inst|limiter_001|last_channel\(2) $ (!\inst|addr_router_002|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|last_channel\(2),
	datab => \inst|addr_router_002|Equal2~0_combout\,
	datac => \inst|addr_router_002|Equal1~0_combout\,
	datad => \inst|limiter_001|last_channel\(1),
	combout => \inst|limiter_001|suppress~1_combout\);

-- Location: LCCOMB_X53_Y33_N18
\inst|mm_clock_crossing_bridge_0|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\ & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37),
	combout => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\);

-- Location: LCCOMB_X54_Y33_N18
\inst|limiter_001|save_dest_id\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|save_dest_id~combout\ = (\inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (!\inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ & ((!\inst|limiter_001|suppress~0_combout\) # 
-- (!\inst|limiter_001|suppress~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst|limiter_001|suppress~1_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\,
	datad => \inst|limiter_001|suppress~0_combout\,
	combout => \inst|limiter_001|save_dest_id~combout\);

-- Location: FF_X54_Y33_N11
\inst|limiter_001|last_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|addr_router_002|src_channel[2]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(2));

-- Location: LCCOMB_X52_Y33_N20
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ = (!\inst|addr_router_002|Equal2~0_combout\ & (!\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46)) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_002|Equal2~0_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45),
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\);

-- Location: LCCOMB_X53_Y33_N8
\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\ = (\inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\ & (\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\ & 
-- ((\inst|limiter_001|last_channel\(2)) # (!\inst|limiter_001|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|limiter_001|suppress~0_combout\,
	datac => \inst|limiter_001|last_channel\(2),
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~2_combout\,
	combout => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X53_Y33_N20
\inst|mm_clock_crossing_bridge_0|old_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|old_read~0_combout\ = (\inst|mm_clock_crossing_bridge_0|m0_read~0_combout\ & !\inst|limiter_001|nonposted_cmd_accepted~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	datad => \inst|limiter_001|nonposted_cmd_accepted~5_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|old_read~0_combout\);

-- Location: FF_X53_Y33_N21
\inst|mm_clock_crossing_bridge_0|old_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|old_read~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|old_read~q\);

-- Location: LCCOMB_X53_Y33_N26
\inst|mm_clock_crossing_bridge_0|m0_read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(38) & ((\inst|mm_clock_crossing_bridge_0|old_read~q\) # 
-- (!\inst|mm_clock_crossing_bridge_0|stop_cmd_r~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|stop_cmd_r~q\,
	datab => \inst|mm_clock_crossing_bridge_0|old_read~q\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(38),
	combout => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\);

-- Location: LCCOMB_X53_Y33_N12
\inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\ = (\inst|mm_clock_crossing_bridge_0|m0_read~0_combout\) # ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37),
	combout => \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\);

-- Location: LCCOMB_X52_Y33_N12
\inst|high_resolution_timer_s1_translator|wait_latency_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|wait_latency_counter~0_combout\ = (\inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\ & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (!\inst|high_resolution_timer_s1_translator|wait_latency_counter\(0) & \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\,
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0),
	datad => \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \inst|high_resolution_timer_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X52_Y33_N13
\inst|high_resolution_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator|wait_latency_counter~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X52_Y33_N4
\inst|high_resolution_timer_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|Add0~0_combout\ = \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1) $ (\inst|high_resolution_timer_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|high_resolution_timer_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X52_Y33_N16
\inst|high_resolution_timer_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|wait_latency_counter~1_combout\ = (\inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\ & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\inst|high_resolution_timer_s1_translator|Add0~0_combout\ & \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~1_combout\,
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \inst|high_resolution_timer_s1_translator|Add0~0_combout\,
	datad => \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	combout => \inst|high_resolution_timer_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X52_Y33_N17
\inst|high_resolution_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator|wait_latency_counter~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X52_Y33_N6
\inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\ = \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0) $ (((\inst|addr_router_002|src_channel[2]~0_combout\ & (\inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ 
-- & !\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(0),
	datab => \inst|addr_router_002|src_channel[2]~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X52_Y33_N24
\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\ = (\inst|mm_clock_crossing_bridge_0|m0_read~0_combout\ & (!\inst|high_resolution_timer_s1_translator|wait_latency_counter\(1) & 
-- (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\ & \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	datab => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X52_Y33_N25
\inst|high_resolution_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X56_Y33_N15
\inst|high_resolution_timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|internal_counter\(16),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(16));

-- Location: LCCOMB_X56_Y33_N24
\inst|high_resolution_timer|counter_snapshot[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|counter_snapshot[0]~1_combout\ = !\inst|high_resolution_timer|internal_counter\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|high_resolution_timer|internal_counter\(0),
	combout => \inst|high_resolution_timer|counter_snapshot[0]~1_combout\);

-- Location: FF_X56_Y33_N25
\inst|high_resolution_timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|counter_snapshot[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|high_resolution_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|counter_snapshot\(0));

-- Location: LCCOMB_X56_Y33_N14
\inst|high_resolution_timer|read_mux_out[0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[0]~29_combout\ = (\inst|timer|Equal6~2_combout\ & ((\inst|high_resolution_timer|counter_snapshot\(16)) # ((\inst|timer|Equal6~3_combout\ & \inst|high_resolution_timer|counter_snapshot\(0))))) # 
-- (!\inst|timer|Equal6~2_combout\ & (\inst|timer|Equal6~3_combout\ & ((\inst|high_resolution_timer|counter_snapshot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~2_combout\,
	datab => \inst|timer|Equal6~3_combout\,
	datac => \inst|high_resolution_timer|counter_snapshot\(16),
	datad => \inst|high_resolution_timer|counter_snapshot\(0),
	combout => \inst|high_resolution_timer|read_mux_out[0]~29_combout\);

-- Location: FF_X55_Y33_N3
\inst|high_resolution_timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(5),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|high_resolution_timer|control_wr_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|control_register\(0));

-- Location: LCCOMB_X60_Y33_N10
\inst|timer|Equal6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer|Equal6~5_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(42),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	combout => \inst|timer|Equal6~5_combout\);

-- Location: LCCOMB_X55_Y33_N16
\inst|high_resolution_timer|status_wr_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|status_wr_strobe~0_combout\ = (\inst|high_resolution_timer|period_l_wr_strobe~3_combout\ & (\inst|timer|Equal6~5_combout\ & !\inst|addr_router_002|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|high_resolution_timer|period_l_wr_strobe~3_combout\,
	datac => \inst|timer|Equal6~5_combout\,
	datad => \inst|addr_router_002|Equal2~0_combout\,
	combout => \inst|high_resolution_timer|status_wr_strobe~0_combout\);

-- Location: LCCOMB_X55_Y33_N24
\inst|high_resolution_timer|timeout_occurred~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|timeout_occurred~0_combout\ = (!\inst|high_resolution_timer|status_wr_strobe~0_combout\ & ((\inst|high_resolution_timer|timeout_occurred~q\) # ((!\inst|high_resolution_timer|delayed_unxcounter_is_zeroxx0~q\ & 
-- \inst|high_resolution_timer|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|delayed_unxcounter_is_zeroxx0~q\,
	datab => \inst|high_resolution_timer|Equal0~10_combout\,
	datac => \inst|high_resolution_timer|timeout_occurred~q\,
	datad => \inst|high_resolution_timer|status_wr_strobe~0_combout\,
	combout => \inst|high_resolution_timer|timeout_occurred~0_combout\);

-- Location: FF_X55_Y33_N25
\inst|high_resolution_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|timeout_occurred~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|timeout_occurred~q\);

-- Location: LCCOMB_X55_Y33_N2
\inst|high_resolution_timer|read_mux_out[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out[0]~30_combout\ = (\inst|timer|Equal6~5_combout\ & ((\inst|high_resolution_timer|timeout_occurred~q\) # ((\inst|timer|Equal6~4_combout\ & \inst|high_resolution_timer|control_register\(0))))) # 
-- (!\inst|timer|Equal6~5_combout\ & (\inst|timer|Equal6~4_combout\ & (\inst|high_resolution_timer|control_register\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer|Equal6~5_combout\,
	datab => \inst|timer|Equal6~4_combout\,
	datac => \inst|high_resolution_timer|control_register\(0),
	datad => \inst|high_resolution_timer|timeout_occurred~q\,
	combout => \inst|high_resolution_timer|read_mux_out[0]~30_combout\);

-- Location: LCCOMB_X56_Y33_N8
\inst|high_resolution_timer|read_mux_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer|read_mux_out\(0) = (\inst|high_resolution_timer|read_mux_out[0]~28_combout\) # ((\inst|high_resolution_timer|read_mux_out[0]~29_combout\) # (\inst|high_resolution_timer|read_mux_out[0]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer|read_mux_out[0]~28_combout\,
	datab => \inst|high_resolution_timer|read_mux_out[0]~29_combout\,
	datad => \inst|high_resolution_timer|read_mux_out[0]~30_combout\,
	combout => \inst|high_resolution_timer|read_mux_out\(0));

-- Location: FF_X56_Y33_N9
\inst|high_resolution_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer|read_mux_out\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer|readdata\(0));

-- Location: FF_X59_Y33_N21
\inst|high_resolution_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|high_resolution_timer|readdata\(0),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X59_Y33_N20
\inst|rsp_xbar_mux_002|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_002|src_data\(0) = (\inst|timer_s1_translator|av_readdata_pre\(0) & ((\inst|timer_s1_translator|read_latency_shift_reg\(0)) # ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|high_resolution_timer_s1_translator|av_readdata_pre\(0))))) # (!\inst|timer_s1_translator|av_readdata_pre\(0) & (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & (\inst|high_resolution_timer_s1_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|av_readdata_pre\(0),
	datab => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|high_resolution_timer_s1_translator|av_readdata_pre\(0),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_002|src_data\(0));

-- Location: LCCOMB_X45_Y35_N14
\inst|rsp_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~23_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(15))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(15),
	combout => \inst|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X47_Y43_N24
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(15),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2_combout\);

-- Location: FF_X47_Y43_N25
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[15]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X45_Y39_N12
\inst|rsp_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~22_combout\ = (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X45_Y39_N24
\inst|rsp_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~24_combout\ = (\inst|rsp_xbar_mux_001|src_payload~23_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~22_combout\) # ((\inst|sdram_controller|za_data\(15) & \inst|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(15),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|rsp_xbar_mux_001|src_payload~23_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~22_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X45_Y39_N25
\inst|cpu|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(15));

-- Location: FF_X48_Y39_N31
\inst|cpu|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(3));

-- Location: LCCOMB_X53_Y43_N0
\inst|cpu|D_src2_imm[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(2),
	datac => \inst|cpu|D_iw\(6),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[0]~4_combout\);

-- Location: FF_X53_Y43_N1
\inst|cpu|E_src2_imm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[0]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(0));

-- Location: LCCOMB_X53_Y44_N2
\inst|cpu|E_src2[0]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(0),
	combout => \inst|cpu|E_src2[0]~52_combout\);

-- Location: LCCOMB_X53_Y44_N20
\inst|cpu|E_src2[0]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	datab => \inst|cpu|E_src2_prelim\(0),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[0]~52_combout\,
	combout => \inst|cpu|E_src2[0]~53_combout\);

-- Location: LCCOMB_X56_Y42_N4
\inst|cpu|E_wrctl_data_bstatus_reg_pie~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[0]~4_combout\,
	datac => \inst|cpu|E_src2[0]~53_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\);

-- Location: LCCOMB_X57_Y39_N14
\inst|cpu|E_wrctl_data_bstatus_reg_pie~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\,
	datac => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\);

-- Location: FF_X55_Y38_N29
\inst|cpu|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(11),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(11));

-- Location: FF_X50_Y38_N25
\inst|cpu|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(1));

-- Location: FF_X50_Y38_N21
\inst|cpu|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(5));

-- Location: FF_X50_Y38_N13
\inst|cpu|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(2));

-- Location: LCCOMB_X50_Y38_N20
\inst|cpu|Equal131~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_iw\(3),
	datac => \inst|cpu|E_iw\(5),
	datad => \inst|cpu|E_iw\(2),
	combout => \inst|cpu|Equal131~0_combout\);

-- Location: LCCOMB_X50_Y38_N24
\inst|cpu|Equal131~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(0),
	datac => \inst|cpu|E_iw\(1),
	datad => \inst|cpu|Equal131~0_combout\,
	combout => \inst|cpu|Equal131~1_combout\);

-- Location: LCCOMB_X55_Y38_N28
\inst|cpu|E_op_eret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_iw\(12),
	datac => \inst|cpu|E_iw\(11),
	datad => \inst|cpu|Equal131~1_combout\,
	combout => \inst|cpu|E_op_eret~0_combout\);

-- Location: LCCOMB_X55_Y38_N16
\inst|cpu|M_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(16),
	datab => \inst|cpu|E_op_eret~0_combout\,
	datac => \inst|cpu|E_iw\(15),
	datad => \inst|cpu|E_iw\(13),
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X57_Y39_N24
\inst|cpu|M_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_wrctl_status~combout\,
	datab => \inst|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datac => \inst|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datad => \inst|cpu|M_status_reg_pie_inst_nxt~0_combout\,
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X57_Y39_N12
\inst|cpu|M_status_reg_pie_inst_nxt~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_status_reg_pie_inst_nxt~4_combout\,
	datab => \inst|cpu|E_ctrl_exception~q\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_ctrl_crst~q\,
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X57_Y39_N2
\inst|cpu|M_status_reg_pie_inst_nxt~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_br_result~0_combout\,
	datab => \inst|cpu|M_status_reg_pie_inst_nxt~1_combout\,
	datac => \inst|cpu|E_ctrl_cmp~q\,
	datad => \inst|cpu|M_status_reg_pie_inst_nxt~5_combout\,
	combout => \inst|cpu|M_status_reg_pie_inst_nxt~6_combout\);

-- Location: FF_X57_Y39_N3
\inst|cpu|M_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_status_reg_pie_inst_nxt~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|M_status_reg_pie~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_status_reg_pie~q\);

-- Location: LCCOMB_X56_Y39_N6
\inst|cpu|D_control_reg_rddata_muxed[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_bstatus_reg_pie~q\,
	datab => \inst|cpu|D_iw\(6),
	datac => \inst|cpu|D_iw\(7),
	datad => \inst|cpu|M_status_reg_pie~q\,
	combout => \inst|cpu|D_control_reg_rddata_muxed[0]~3_combout\);

-- Location: LCCOMB_X56_Y39_N28
\inst|cpu|D_control_reg_rddata_muxed[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_estatus_reg_pie~q\,
	datab => \inst|cpu|D_iw\(6),
	datac => \inst|cpu|D_iw\(8),
	datad => \inst|cpu|D_control_reg_rddata_muxed[0]~3_combout\,
	combout => \inst|cpu|D_control_reg_rddata_muxed[0]~4_combout\);

-- Location: FF_X56_Y39_N29
\inst|cpu|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_control_reg_rddata_muxed[0]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_control_reg_rddata\(0));

-- Location: LCCOMB_X57_Y39_N8
\inst|cpu|E_wrctl_data_bstatus_reg_pie~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_rdctl_inst~q\,
	datab => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \inst|cpu|E_control_reg_rddata\(0),
	combout => \inst|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\);

-- Location: LCCOMB_X57_Y39_N0
\inst|cpu|E_wrctl_data_bstatus_reg_pie~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_br_result~0_combout\,
	datab => \inst|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datac => \inst|cpu|E_ctrl_cmp~q\,
	datad => \inst|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	combout => \inst|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\);

-- Location: FF_X57_Y39_N1
\inst|cpu|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(0));

-- Location: LCCOMB_X47_Y39_N22
\inst|cpu|av_sign_bit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(4),
	datac => \inst|cpu|M_iw\(3),
	datad => \inst|cpu|M_alu_result\(0),
	combout => \inst|cpu|av_sign_bit~0_combout\);

-- Location: LCCOMB_X47_Y39_N24
\inst|cpu|av_sign_bit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(7),
	datab => \inst|cpu|d_readdata_d1\(23),
	datac => \inst|cpu|av_sign_bit~0_combout\,
	datad => \inst|cpu|M_alu_result\(1),
	combout => \inst|cpu|av_sign_bit~1_combout\);

-- Location: LCCOMB_X47_Y39_N18
\inst|cpu|av_sign_bit~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(31),
	datab => \inst|cpu|d_readdata_d1\(15),
	datac => \inst|cpu|av_sign_bit~0_combout\,
	datad => \inst|cpu|av_sign_bit~1_combout\,
	combout => \inst|cpu|av_sign_bit~2_combout\);

-- Location: LCCOMB_X47_Y41_N2
\inst|cpu|av_fill_bit\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_ctrl_ld_signed~q\,
	datad => \inst|cpu|av_sign_bit~2_combout\,
	combout => \inst|cpu|av_fill_bit~combout\);

-- Location: FF_X47_Y40_N17
\inst|cpu|av_ld_data_aligned_or_div[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(13));

-- Location: LCCOMB_X47_Y40_N20
\inst|cpu|M_wr_data_unfiltered[13]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[13]~42_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_shift_rot_result\(13),
	datad => \inst|cpu|av_ld_data_aligned_or_div\(13),
	combout => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\);

-- Location: FF_X50_Y42_N17
\inst|cpu|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(14));

-- Location: LCCOMB_X50_Y42_N24
\inst|cpu|E_src2_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \inst|cpu|W_wr_data\(14),
	combout => \inst|cpu|E_src2_prelim[14]~15_combout\);

-- Location: FF_X50_Y42_N25
\inst|cpu|E_src2_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[14]~15_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(14));

-- Location: LCCOMB_X50_Y42_N12
\inst|cpu|E_stw_data[14]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(14),
	combout => \inst|cpu|E_stw_data[14]~1_combout\);

-- Location: FF_X50_Y43_N27
\inst|cpu|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[14]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[14]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(14));

-- Location: LCCOMB_X41_Y41_N22
\inst|cmd_xbar_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~26_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(14),
	combout => \inst|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCCOMB_X47_Y43_N30
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[12]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(12),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[12]~6_combout\);

-- Location: FF_X47_Y43_N31
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[12]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X45_Y39_N8
\inst|rsp_xbar_mux|src_data[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(12) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(12)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(12),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	combout => \inst|rsp_xbar_mux|src_data\(12));

-- Location: FF_X45_Y39_N9
\inst|cpu|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(12),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(12));

-- Location: LCCOMB_X47_Y43_N4
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[14]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(14),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[14]~22_combout\);

-- Location: FF_X47_Y43_N5
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[14]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: IOIBUF_X0_Y21_N22
\SDRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(14),
	o => \SDRAM_DQ[14]~input_o\);

-- Location: FF_X0_Y21_N24
\inst|sdram_controller|za_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[14]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(14));

-- Location: LCCOMB_X46_Y41_N28
\inst|rsp_xbar_mux|src_data[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(14) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14)) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|sdram_controller|za_data\(14))))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datad => \inst|sdram_controller|za_data\(14),
	combout => \inst|rsp_xbar_mux|src_data\(14));

-- Location: FF_X46_Y41_N29
\inst|cpu|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(14));

-- Location: LCCOMB_X45_Y39_N22
\inst|rsp_xbar_mux|src_data[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(15) = (\inst|sdram_controller|za_data\(15) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(15) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(15),
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(15));

-- Location: FF_X45_Y39_N23
\inst|cpu|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(15),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(15));

-- Location: LCCOMB_X46_Y41_N18
\inst|rsp_xbar_mux|src_data[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(21) = (\inst|sdram_controller|za_data\(21) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(21) & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(21),
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(21));

-- Location: FF_X46_Y41_N19
\inst|cpu|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(21),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(21));

-- Location: M9K_X51_Y39_N0
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|i_readdatavalid_d1~q\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y39_N2
\inst|cpu|F_iw[8]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[8]~31_combout\);

-- Location: FF_X52_Y39_N3
\inst|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[8]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(8));

-- Location: FF_X56_Y39_N11
\inst|cpu|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(8),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(8));

-- Location: FF_X56_Y37_N19
\inst|cpu|M_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(8),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(8));

-- Location: LCCOMB_X56_Y37_N30
\inst|crc_custom|wrapper_wiring|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|always0~0_combout\ = (\inst|cpu|M_ci_multi_stall~q\ & (\inst|cpu|M_ci_multi_start~q\ & (!\inst|cpu|M_iw\(8) & \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_stall~q\,
	datab => \inst|cpu|M_ci_multi_start~q\,
	datac => \inst|cpu|M_iw\(8),
	datad => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|always0~0_combout\);

-- Location: LCCOMB_X61_Y43_N12
\inst|crc_custom|wrapper_wiring|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|always0~1_combout\ = (\inst|crc_custom|wrapper_wiring|always0~0_combout\ & (!\inst|cpu|M_iw\(6) & !\inst|cpu|M_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|always0~1_combout\);

-- Location: LCCOMB_X60_Y43_N30
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(1),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\);

-- Location: LCCOMB_X58_Y43_N22
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~15_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[8]~7_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~15_combout\);

-- Location: LCCOMB_X58_Y44_N30
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(25) $ (\inst|crc_custom|wrapper_wiring|crc_value\(15) $ (\inst|cpu|M_ci_multi_src1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(25),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(15),
	datad => \inst|cpu|M_ci_multi_src1\(6),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\);

-- Location: LCCOMB_X58_Y43_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[26]~1_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[12]~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[23]~8_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[26]~1_combout\);

-- Location: LCCOMB_X60_Y44_N10
\inst|crc_custom|wrapper_wiring|crc_value~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~15_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~14_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[26]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~14_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[26]~1_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~15_combout\);

-- Location: FF_X60_Y44_N11
\inst|crc_custom|wrapper_wiring|crc_value[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(31));

-- Location: LCCOMB_X58_Y43_N4
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~9_combout\ = \inst|cpu|M_ci_multi_src1\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(31) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_src1\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~9_combout\);

-- Location: LCCOMB_X58_Y43_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~17_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\ $ (\inst|cpu|M_ci_multi_src1\(11) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~0_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(11),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~17_combout\);

-- Location: LCCOMB_X58_Y43_N18
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~14_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~17_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~14_combout\);

-- Location: LCCOMB_X58_Y43_N8
\inst|crc_custom|wrapper_wiring|crc_value~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~51_combout\ = (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|crc_value\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(9),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~51_combout\);

-- Location: LCCOMB_X58_Y44_N6
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(25) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\ $ (\inst|cpu|M_ci_multi_src1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(25),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(6),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\);

-- Location: LCCOMB_X60_Y42_N14
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~15_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~8_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[16]~15_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[16]~31_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~15_combout\);

-- Location: LCCOMB_X58_Y43_N12
\inst|crc_custom|wrapper_wiring|crc_value~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~52_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~51_combout\) # ((\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~14_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~14_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value~51_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[16]~15_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~52_combout\);

-- Location: LCCOMB_X58_Y43_N28
\inst|crc_custom|wrapper_wiring|crc_value~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~53_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~52_combout\))) # (!\inst|cpu|M_iw\(6) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~15_combout\,
	datad => \inst|crc_custom|wrapper_wiring|crc_value~52_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~53_combout\);

-- Location: FF_X58_Y43_N29
\inst|crc_custom|wrapper_wiring|crc_value[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~53_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(17));

-- Location: LCCOMB_X58_Y40_N22
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\ $ 
-- (\inst|cpu|M_ci_multi_src1\(14) $ (\inst|crc_custom|wrapper_wiring|crc_value\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(14),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(17),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\);

-- Location: LCCOMB_X59_Y42_N4
\inst|crc_custom|wrapper_wiring|crc_value~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~70_combout\ = (!\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value\(7) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[23]~20_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_0|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~70_combout\);

-- Location: LCCOMB_X57_Y42_N22
\inst|crc_custom|wrapper_wiring|crc_value~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~73_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~70_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|crc_value~72_combout\ & \inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~72_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~70_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~73_combout\);

-- Location: FF_X57_Y42_N23
\inst|crc_custom|wrapper_wiring|crc_value[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~73_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(23));

-- Location: LCCOMB_X60_Y44_N14
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(19) $ (\inst|crc_custom|wrapper_wiring|crc_value\(23) $ (\inst|cpu|M_ci_multi_src1\(12) $ (\inst|cpu|M_ci_multi_src1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(19),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datac => \inst|cpu|M_ci_multi_src1\(12),
	datad => \inst|cpu|M_ci_multi_src1\(8),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\);

-- Location: LCCOMB_X59_Y42_N18
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(7) $ (\inst|cpu|M_ci_multi_src1\(24) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(7),
	datab => \inst|cpu|M_ci_multi_src1\(24),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\);

-- Location: LCCOMB_X59_Y44_N12
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_1|stage_output[0]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[16]~12_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_0|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\);

-- Location: LCCOMB_X59_Y44_N22
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[26]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[26]~4_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[26]~4_combout\);

-- Location: LCCOMB_X59_Y44_N16
\inst|crc_custom|wrapper_wiring|crc_value~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~9_combout\ = (\inst|cpu|M_iw\(7) & ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[26]~4_combout\)))) # 
-- (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output\(26),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[7]~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[26]~4_combout\,
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~9_combout\);

-- Location: LCCOMB_X60_Y43_N20
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(13) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(13),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~0_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~1_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\);

-- Location: LCCOMB_X59_Y44_N0
\inst|crc_custom|wrapper_wiring|crc_value~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~10_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~9_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|crc_value~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~10_combout\);

-- Location: FF_X59_Y44_N1
\inst|crc_custom|wrapper_wiring|crc_value[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(29));

-- Location: LCCOMB_X58_Y44_N12
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(29) $ (\inst|cpu|M_ci_multi_src1\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(29),
	datac => \inst|cpu|M_ci_multi_src1\(2),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\);

-- Location: LCCOMB_X60_Y44_N30
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(20) $ (\inst|cpu|M_ci_multi_src1\(11) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	datac => \inst|cpu|M_ci_multi_src1\(11),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0));

-- Location: LCCOMB_X58_Y40_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output\(0) = \inst|cpu|M_ci_multi_src1\(12) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_ci_multi_src1\(12),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output\(0));

-- Location: LCCOMB_X58_Y40_N20
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_1|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output\(0),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_0|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\);

-- Location: LCCOMB_X59_Y40_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(12) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output[12]~14_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(5),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(12));

-- Location: LCCOMB_X59_Y40_N0
\inst|crc_custom|wrapper_wiring|crc_value~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~44_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~43_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~43_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_5|stage_output\(12),
	datac => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	datad => \inst|cpu|M_iw\(6),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~44_combout\);

-- Location: FF_X59_Y40_N1
\inst|crc_custom|wrapper_wiring|crc_value[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~44_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(14));

-- Location: LCCOMB_X59_Y40_N28
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(22) = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(5) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[22]~30_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output\(5),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[23]~32_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_1|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(22));

-- Location: LCCOMB_X59_Y40_N30
\inst|crc_custom|wrapper_wiring|crc_value~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~68_combout\ = (\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(22))))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\ $ ((\inst|crc_custom|wrapper_wiring|crc_value\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[0]~5_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(14),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(22),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~68_combout\);

-- Location: LCCOMB_X57_Y42_N20
\inst|crc_custom|wrapper_wiring|crc_value~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~69_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~67_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & \inst|crc_custom|wrapper_wiring|crc_value~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~67_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~68_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~69_combout\);

-- Location: FF_X57_Y42_N21
\inst|crc_custom|wrapper_wiring|crc_value[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~69_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(22));

-- Location: LCCOMB_X58_Y42_N8
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(16) $ (\inst|crc_custom|wrapper_wiring|crc_value\(22) $ (\inst|cpu|M_ci_multi_src1\(15) $ (\inst|cpu|M_ci_multi_src1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(16),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(22),
	datac => \inst|cpu|M_ci_multi_src1\(15),
	datad => \inst|cpu|M_ci_multi_src1\(9),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\);

-- Location: LCCOMB_X58_Y42_N2
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output[0]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~4_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\);

-- Location: LCCOMB_X57_Y43_N10
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\ $ 
-- (\inst|cpu|M_ci_multi_src1\(7) $ (\inst|crc_custom|wrapper_wiring|crc_value\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[1]~6_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_1|stage_output[0]~0_combout\,
	datac => \inst|cpu|M_ci_multi_src1\(7),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(24),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\);

-- Location: LCCOMB_X61_Y43_N8
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(12) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[12]~10_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(12));

-- Location: LCCOMB_X61_Y43_N28
\inst|crc_custom|wrapper_wiring|crc_value~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~38_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~37_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(12) & 
-- !\inst|cpu|M_iw\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~37_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(12),
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~38_combout\);

-- Location: FF_X61_Y43_N29
\inst|crc_custom|wrapper_wiring|crc_value[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~38_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(12));

-- Location: LCCOMB_X57_Y41_N24
\inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\(0) = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\ $ (\inst|cpu|M_ci_multi_src1\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[26]~16_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(21),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\(0));

-- Location: LCCOMB_X59_Y41_N10
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\ $ (\inst|cpu|M_ci_multi_src1\(18) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_4|stage_output[26]~2_combout\,
	datab => \inst|cpu|M_ci_multi_src1\(18),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_5|stage_output\(0),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_6|stage_output[0]~3_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\);

-- Location: LCCOMB_X61_Y43_N26
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~6_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_7|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[16]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~6_combout\);

-- Location: LCCOMB_X61_Y43_N4
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~7_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(4) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~6_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(4),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~6_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_3|stage_output\(0),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~7_combout\);

-- Location: LCCOMB_X61_Y43_N30
\inst|crc_custom|wrapper_wiring|crc_value~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~62_combout\ = (\inst|cpu|M_iw\(7) & (((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~7_combout\)))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\ $ ((\inst|crc_custom|wrapper_wiring|crc_value\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_3|stage_output[0]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[16]~7_combout\,
	datad => \inst|cpu|M_iw\(7),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~62_combout\);

-- Location: LCCOMB_X61_Y43_N14
\inst|crc_custom|wrapper_wiring|crc_value~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~63_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~62_combout\))) # (!\inst|cpu|M_iw\(6) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[16]~3_combout\,
	datab => \inst|cpu|M_iw\(6),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~62_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~63_combout\);

-- Location: FF_X61_Y43_N15
\inst|crc_custom|wrapper_wiring|crc_value[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~63_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(20));

-- Location: LCCOMB_X55_Y44_N0
\inst|crc_custom|wrapper_wiring|readdata[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[11]~22_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	combout => \inst|crc_custom|wrapper_wiring|readdata[11]~22_combout\);

-- Location: FF_X55_Y44_N1
\inst|crc_custom|wrapper_wiring|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[11]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(11));

-- Location: LCCOMB_X55_Y44_N8
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(11) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(11),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(11));

-- Location: FF_X55_Y44_N9
\inst|cpu|M_ci_multi_result_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(11),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(11));

-- Location: LCCOMB_X54_Y40_N8
\inst|cpu|M_wr_data_unfiltered[11]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_alu_result\(11),
	datac => \inst|cpu|M_ci_multi_result_d1\(11),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[11]~46_combout\);

-- Location: LCCOMB_X46_Y38_N28
\inst|rsp_xbar_mux_001|src_payload~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~40_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(11)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(11) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(11) & \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(11),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(11),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~40_combout\);

-- Location: LCCOMB_X46_Y38_N18
\inst|rsp_xbar_mux_001|src_payload~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~84_combout\ = (\inst|rsp_xbar_mux_001|src_payload~40_combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|rsp_xbar_mux_001|src_payload~40_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~84_combout\);

-- Location: FF_X46_Y38_N19
\inst|cpu|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~84_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(11));

-- Location: LCCOMB_X46_Y40_N28
\inst|cpu|av_ld_data_aligned_or_div[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ld_align_sh16~combout\,
	datab => \inst|cpu|d_readdata_d1\(27),
	datad => \inst|cpu|d_readdata_d1\(11),
	combout => \inst|cpu|av_ld_data_aligned_or_div[11]~11_combout\);

-- Location: FF_X46_Y40_N29
\inst|cpu|av_ld_data_aligned_or_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(11));

-- Location: LCCOMB_X54_Y40_N26
\inst|cpu|M_wr_data_unfiltered[11]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_shift_rot_result\(11),
	datac => \inst|cpu|M_wr_data_unfiltered[11]~46_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(11),
	combout => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\);

-- Location: LCCOMB_X49_Y43_N2
\inst|cpu|E_src2_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(5),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|cpu|E_src2_prelim[5]~6_combout\);

-- Location: FF_X49_Y43_N3
\inst|cpu|E_src2_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[5]~6_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(5));

-- Location: LCCOMB_X49_Y43_N28
\inst|cpu|M_st_data[13]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(5),
	combout => \inst|cpu|M_st_data[13]~5_combout\);

-- Location: LCCOMB_X50_Y43_N20
\inst|cpu|M_st_data[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data[13]~5_combout\,
	combout => \inst|cpu|M_st_data[13]~feeder_combout\);

-- Location: LCCOMB_X49_Y43_N0
\inst|cpu|E_src2_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(13),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|cpu|E_src2_prelim[13]~14_combout\);

-- Location: FF_X49_Y43_N1
\inst|cpu|E_src2_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[13]~14_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(13));

-- Location: LCCOMB_X49_Y43_N4
\inst|cpu|E_stw_data[13]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	datad => \inst|cpu|E_src2_prelim\(13),
	combout => \inst|cpu|E_stw_data[13]~2_combout\);

-- Location: FF_X50_Y43_N21
\inst|cpu|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[13]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[13]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(13));

-- Location: LCCOMB_X45_Y43_N4
\inst|cmd_xbar_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~28_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(13),
	combout => \inst|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X47_Y43_N8
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[28]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(28),
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[28]~7_combout\);

-- Location: FF_X47_Y43_N9
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[28]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X47_Y41_N6
\inst|rsp_xbar_mux|src_data[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(28) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(28)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(28),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	combout => \inst|rsp_xbar_mux|src_data\(28));

-- Location: FF_X47_Y41_N7
\inst|cpu|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(28),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(28));

-- Location: LCCOMB_X54_Y42_N16
\inst|cpu|E_src1_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(4),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[4]~5_combout\);

-- Location: FF_X54_Y42_N17
\inst|cpu|E_src1_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[4]~5_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(4));

-- Location: LCCOMB_X54_Y42_N6
\inst|cpu|E_src1[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	datad => \inst|cpu|E_src1_prelim\(4),
	combout => \inst|cpu|E_src1[4]~0_combout\);

-- Location: FF_X54_Y42_N7
\inst|cpu|M_ci_multi_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[4]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(4));

-- Location: LCCOMB_X58_Y44_N26
\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(27) $ (\inst|cpu|M_ci_multi_src1\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(27),
	datad => \inst|cpu|M_ci_multi_src1\(4),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\);

-- Location: LCCOMB_X60_Y44_N26
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(20) $ (\inst|crc_custom|wrapper_wiring|crc_value\(23) $ (\inst|cpu|M_ci_multi_src1\(11) $ (\inst|cpu|M_ci_multi_src1\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(20),
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(23),
	datac => \inst|cpu|M_ci_multi_src1\(11),
	datad => \inst|cpu|M_ci_multi_src1\(8),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\);

-- Location: LCCOMB_X54_Y42_N12
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(17) $ (\inst|cpu|M_ci_multi_src1\(14) $ (\inst|cpu|M_ci_multi_src1\(10) $ (\inst|crc_custom|wrapper_wiring|crc_value\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(17),
	datab => \inst|cpu|M_ci_multi_src1\(14),
	datac => \inst|cpu|M_ci_multi_src1\(10),
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(21),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\);

-- Location: LCCOMB_X60_Y41_N0
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\ = \inst|crc_custom|wrapper_wiring|crc_value\(11) $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value\(11),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_4|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_3|stage_output[26]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~10_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\);

-- Location: LCCOMB_X60_Y41_N28
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\ $ (\inst|cpu|M_ci_multi_src1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\,
	datad => \inst|cpu|M_ci_multi_src1\(20),
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\);

-- Location: LCCOMB_X60_Y41_N10
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(26) = \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(11) $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block2|bit_0|stage_output\(0),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(11),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[26]~16_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(26));

-- Location: LCCOMB_X60_Y41_N4
\inst|crc_custom|wrapper_wiring|crc_value~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~4_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|cpu|M_iw\(7) & ((\inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(26)))) # (!\inst|cpu|M_iw\(7) & 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26),
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output\(26),
	combout => \inst|crc_custom|wrapper_wiring|crc_value~4_combout\);

-- Location: LCCOMB_X60_Y41_N16
\inst|crc_custom|wrapper_wiring|crc_value~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~5_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~4_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((!\inst|cpu|M_iw\(6) & 
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_6|stage_output[26]~11_combout\,
	datac => \inst|crc_custom|wrapper_wiring|crc_value~4_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~5_combout\);

-- Location: FF_X60_Y41_N17
\inst|crc_custom|wrapper_wiring|crc_value[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(27));

-- Location: LCCOMB_X56_Y44_N16
\inst|crc_custom|wrapper_wiring|readdata[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[4]~1_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(27),
	combout => \inst|crc_custom|wrapper_wiring|readdata[4]~1_combout\);

-- Location: FF_X56_Y44_N17
\inst|crc_custom|wrapper_wiring|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[4]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(4));

-- Location: LCCOMB_X56_Y44_N10
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(4) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(4),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(4));

-- Location: FF_X56_Y44_N11
\inst|cpu|M_ci_multi_result_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(4));

-- Location: LCCOMB_X54_Y44_N30
\inst|cpu|M_wr_data_unfiltered[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[4]~4_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_ci_multi_result_d1\(4),
	datad => \inst|cpu|M_shift_rot_result\(4),
	combout => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\);

-- Location: FF_X54_Y44_N31
\inst|cpu|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(4));

-- Location: LCCOMB_X54_Y44_N0
\inst|cpu|E_src2_prelim[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \inst|cpu|W_wr_data\(4),
	datad => \inst|cpu|D_src2_hazard_W~combout\,
	combout => \inst|cpu|E_src2_prelim[4]~5_combout\);

-- Location: FF_X54_Y44_N1
\inst|cpu|E_src2_prelim[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[4]~5_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(4));

-- Location: LCCOMB_X54_Y44_N20
\inst|cpu|M_st_data[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	datad => \inst|cpu|E_src2_prelim\(4),
	combout => \inst|cpu|M_st_data[12]~4_combout\);

-- Location: LCCOMB_X50_Y43_N14
\inst|cpu|M_st_data[12]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data[12]~4_combout\,
	combout => \inst|cpu|M_st_data[12]~feeder_combout\);

-- Location: LCCOMB_X54_Y44_N28
\inst|cpu|E_stw_data[12]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(12),
	combout => \inst|cpu|E_stw_data[12]~3_combout\);

-- Location: FF_X50_Y43_N15
\inst|cpu|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[12]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[12]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(12));

-- Location: LCCOMB_X50_Y43_N10
\inst|cmd_xbar_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~10_combout\ = (\inst|cpu|M_st_data\(12) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(12),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X40_Y38_N0
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[26]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(26),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[26]~13_combout\);

-- Location: FF_X40_Y38_N1
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[26]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X40_Y38_N24
\inst|rsp_xbar_mux|src_data[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(26) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(26)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(26),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst|rsp_xbar_mux|src_data\(26));

-- Location: FF_X40_Y38_N25
\inst|cpu|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(26),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(26));

-- Location: M9K_X51_Y38_N0
\inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "SoC:inst|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|cpu|i_readdatavalid_d1~q\,
	portbre => \inst|cpu|W_stall~1_combout\,
	clk0 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \inst|cpu|i_readdatavalid_d1~q\,
	ena1 => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0~0_combout\,
	portadatain => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X55_Y41_N25
\inst|cpu|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(3));

-- Location: LCCOMB_X54_Y43_N24
\inst|cpu|E_src2_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst|cpu|W_wr_data\(3),
	combout => \inst|cpu|E_src2_prelim[3]~4_combout\);

-- Location: FF_X54_Y43_N25
\inst|cpu|E_src2_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[3]~4_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(3));

-- Location: LCCOMB_X54_Y43_N12
\inst|cpu|M_st_data[11]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	datad => \inst|cpu|E_src2_prelim\(3),
	combout => \inst|cpu|M_st_data[11]~3_combout\);

-- Location: LCCOMB_X50_Y43_N16
\inst|cpu|M_st_data[11]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data[11]~3_combout\,
	combout => \inst|cpu|M_st_data[11]~feeder_combout\);

-- Location: LCCOMB_X54_Y43_N2
\inst|cpu|E_stw_data[11]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	datad => \inst|cpu|E_src2_prelim\(11),
	combout => \inst|cpu|E_stw_data[11]~4_combout\);

-- Location: FF_X50_Y43_N17
\inst|cpu|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[11]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[11]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(11));

-- Location: LCCOMB_X50_Y43_N12
\inst|cmd_xbar_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~13_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(11),
	combout => \inst|cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X47_Y43_N14
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[25]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(25),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[25]~16_combout\);

-- Location: FF_X47_Y43_N15
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[25]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X47_Y39_N26
\inst|rsp_xbar_mux|src_data[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(25) = (\inst|sdram_controller|za_data\(25) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(25) & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(25),
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(25));

-- Location: FF_X47_Y39_N27
\inst|cpu|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(25),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(25));

-- Location: LCCOMB_X55_Y43_N24
\inst|cpu|E_src2_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(2),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \inst|cpu|E_src2_prelim[2]~3_combout\);

-- Location: FF_X55_Y43_N25
\inst|cpu|E_src2_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[2]~3_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(2));

-- Location: LCCOMB_X55_Y43_N4
\inst|cpu|M_st_data[10]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(2),
	combout => \inst|cpu|M_st_data[10]~2_combout\);

-- Location: LCCOMB_X50_Y43_N18
\inst|cpu|M_st_data[10]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data[10]~2_combout\,
	combout => \inst|cpu|M_st_data[10]~feeder_combout\);

-- Location: FF_X54_Y40_N23
\inst|cpu|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(10));

-- Location: LCCOMB_X55_Y43_N2
\inst|cpu|E_src2_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(10),
	combout => \inst|cpu|E_src2_prelim[10]~11_combout\);

-- Location: FF_X55_Y43_N3
\inst|cpu|E_src2_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[10]~11_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(10));

-- Location: LCCOMB_X55_Y43_N12
\inst|cpu|E_stw_data[10]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(10),
	combout => \inst|cpu|E_stw_data[10]~5_combout\);

-- Location: FF_X50_Y43_N19
\inst|cpu|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[10]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[10]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(10));

-- Location: LCCOMB_X50_Y43_N22
\inst|cmd_xbar_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~17_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(10),
	combout => \inst|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X46_Y42_N6
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[24]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(24),
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[24]~19_combout\);

-- Location: FF_X46_Y42_N7
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[24]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X46_Y42_N14
\inst|rsp_xbar_mux|src_data[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(24) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(24)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(24),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst|rsp_xbar_mux|src_data\(24));

-- Location: FF_X46_Y42_N15
\inst|cpu|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(24),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(24));

-- Location: LCCOMB_X50_Y36_N22
\inst|cpu|F_iw[26]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[26]~11_combout\);

-- Location: FF_X50_Y36_N23
\inst|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[26]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(26));

-- Location: LCCOMB_X53_Y35_N6
\inst|cpu|W_wr_dst_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_wr_dst_reg~q\,
	combout => \inst|cpu|W_wr_dst_reg~0_combout\);

-- Location: FF_X53_Y35_N7
\inst|cpu|W_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|W_wr_dst_reg~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_dst_reg~q\);

-- Location: LCCOMB_X53_Y35_N24
\inst|cpu|D_src2_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(26),
	datac => \inst|cpu|W_dst_regnum\(4),
	datad => \inst|cpu|W_wr_dst_reg~q\,
	combout => \inst|cpu|D_src2_hazard_W~2_combout\);

-- Location: LCCOMB_X49_Y42_N24
\inst|cpu|D_src2_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~1_combout\,
	datab => \inst|cpu|D_src2_hazard_W~0_combout\,
	datac => \inst|cpu|D_src2_hazard_W~2_combout\,
	datad => \inst|cpu|D_ctrl_b_not_src~combout\,
	combout => \inst|cpu|D_src2_hazard_W~combout\);

-- Location: FF_X47_Y42_N7
\inst|cpu|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(1));

-- Location: LCCOMB_X47_Y42_N8
\inst|cpu|E_src2_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(1),
	combout => \inst|cpu|E_src2_prelim[1]~2_combout\);

-- Location: FF_X47_Y42_N9
\inst|cpu|E_src2_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[1]~2_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(1));

-- Location: LCCOMB_X47_Y42_N12
\inst|cpu|M_st_data[9]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(1),
	datad => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	combout => \inst|cpu|M_st_data[9]~1_combout\);

-- Location: LCCOMB_X50_Y43_N4
\inst|cpu|M_st_data[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data[9]~1_combout\,
	combout => \inst|cpu|M_st_data[9]~feeder_combout\);

-- Location: LCCOMB_X47_Y42_N2
\inst|cpu|E_src2_prelim[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(9),
	datab => \inst|cpu|D_src2_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|cpu|E_src2_prelim[9]~10_combout\);

-- Location: FF_X47_Y42_N3
\inst|cpu|E_src2_prelim[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[9]~10_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(9));

-- Location: LCCOMB_X47_Y42_N4
\inst|cpu|E_stw_data[9]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	datad => \inst|cpu|E_src2_prelim\(9),
	combout => \inst|cpu|E_stw_data[9]~6_combout\);

-- Location: FF_X50_Y43_N5
\inst|cpu|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[9]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[9]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(9));

-- Location: LCCOMB_X50_Y43_N24
\inst|cmd_xbar_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~20_combout\ = (\inst|cpu|M_st_data\(9) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(9),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X50_Y46_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(8),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(11),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X50_Y46_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X49_Y44_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(28),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X49_Y44_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X49_Y44_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X49_Y44_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X49_Y44_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(28),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(28),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCCOMB_X48_Y47_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(30),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~57_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: FF_X48_Y47_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~58_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X48_Y47_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~55_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(29),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: FF_X48_Y47_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~56_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X50_Y44_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X50_Y44_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X50_Y44_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(26),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(26),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCCOMB_X48_Y47_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(28),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~53_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X48_Y47_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~54_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27));

-- Location: FF_X48_Y47_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: FF_X49_Y47_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[3]~11_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X47_Y38_N2
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(23),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1_combout\);

-- Location: FF_X47_Y38_N3
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[23]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X47_Y38_N16
\inst|rsp_xbar_mux|src_data[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(23) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(23)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(23),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	combout => \inst|rsp_xbar_mux|src_data\(23));

-- Location: FF_X47_Y38_N17
\inst|cpu|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(23),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(23));

-- Location: LCCOMB_X50_Y35_N28
\inst|cpu|F_iw[25]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \inst|cpu|F_iw[25]~10_combout\);

-- Location: FF_X50_Y35_N29
\inst|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[25]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(25));

-- Location: LCCOMB_X53_Y35_N30
\inst|cpu|D_dst_regnum[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~combout\,
	datab => \inst|cpu|D_dst_regnum[1]~3_combout\,
	datac => \inst|cpu|D_iw\(20),
	datad => \inst|cpu|D_iw\(25),
	combout => \inst|cpu|D_dst_regnum[3]~7_combout\);

-- Location: FF_X53_Y35_N31
\inst|cpu|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[3]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_dst_regnum\(3));

-- Location: FF_X53_Y35_N9
\inst|cpu|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_dst_regnum\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_dst_regnum\(3));

-- Location: LCCOMB_X54_Y42_N28
\inst|cpu|E_src1_prelim[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(1),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[1]~2_combout\);

-- Location: FF_X54_Y42_N29
\inst|cpu|E_src1_prelim[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[1]~2_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(1));

-- Location: LCCOMB_X54_Y42_N26
\inst|cpu|E_src1[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_prelim\(1),
	datac => \inst|cpu|M_wr_data_unfiltered[1]~11_combout\,
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[1]~3_combout\);

-- Location: LCCOMB_X53_Y42_N14
\inst|cpu|Add8|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_alu_subtract~q\,
	datad => VCC,
	cout => \inst|cpu|Add8|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X53_Y42_N16
\inst|cpu|Add8|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~9_combout\,
	datab => \inst|cpu|E_src1[0]~4_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[0]~1_cout\,
	combout => \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X53_Y42_N18
\inst|cpu|Add8|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~7_combout\,
	datab => \inst|cpu|E_src1[1]~3_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[1]~3\,
	combout => \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X49_Y38_N10
\inst|cpu|E_mem_byte_en[1]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|E_mem_byte_en[1]~6_combout\);

-- Location: FF_X49_Y38_N11
\inst|cpu|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[1]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_mem_byte_en\(1));

-- Location: LCCOMB_X49_Y38_N4
\inst|cmd_xbar_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(33) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|M_mem_byte_en\(1),
	combout => \inst|cmd_xbar_mux|src_data\(33));

-- Location: LCCOMB_X49_Y44_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(28),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(25),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X49_Y44_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X49_Y44_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X49_Y44_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X49_Y44_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(25),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(25),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X48_Y47_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(27),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~51_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X48_Y47_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~52_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X48_Y47_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X48_Y47_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: FF_X49_Y47_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[2]~9_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(26),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X49_Y47_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[4]~14\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~16\);

-- Location: FF_X49_Y47_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~15_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(29),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X49_Y47_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[5]~16\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~18\);

-- Location: FF_X49_Y47_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~17_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(30),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X49_Y47_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[6]~18\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~20\);

-- Location: LCCOMB_X49_Y49_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~61_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: FF_X49_Y49_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(32),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X48_Y47_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(31),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X48_Y47_N11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: FF_X49_Y47_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~19_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(31),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X49_Y47_N20
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[7]~20\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21_combout\,
	cout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~22\);

-- Location: FF_X49_Y47_N21
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[8]~21_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X49_Y47_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	cin => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[9]~24\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25_combout\);

-- Location: FF_X49_Y47_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg[10]~25_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(17),
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X49_Y49_N12
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X49_Y49_N13
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\);

-- Location: LCCOMB_X49_Y50_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|DRsize.000~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X45_Y42_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	datad => \inst|cpu|M_st_data\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X45_Y42_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X48_Y50_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X48_Y50_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X48_Y50_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X48_Y50_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: FF_X49_Y50_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X49_Y50_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X49_Y50_N15
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X50_Y46_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(0),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X50_Y46_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X49_Y46_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(0),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X49_Y46_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~11_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X49_Y46_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1));

-- Location: LCCOMB_X49_Y50_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(1),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X49_Y50_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X50_Y46_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(1),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: FF_X50_Y46_N23
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X49_Y46_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(1),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X49_Y46_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~14_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: FF_X49_Y46_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2));

-- Location: LCCOMB_X49_Y50_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(2),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X49_Y50_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X50_Y46_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(2),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(37),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X50_Y46_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X49_Y46_N22
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(2),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCCOMB_X49_Y46_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(4),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~16_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X49_Y46_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[1]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X49_Y46_N26
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(3),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X49_Y46_N27
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCCOMB_X50_Y46_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(0),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X50_Y46_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~9_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X47_Y43_N20
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[20]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(20),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[20]~5_combout\);

-- Location: FF_X47_Y43_N21
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[20]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X46_Y38_N16
\inst|rsp_xbar_mux|src_data[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(20) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(20)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(20),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	combout => \inst|rsp_xbar_mux|src_data\(20));

-- Location: FF_X46_Y38_N17
\inst|cpu|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(20),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(20));

-- Location: LCCOMB_X52_Y39_N26
\inst|cpu|F_iw[18]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datac => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \inst|cpu|F_iw[18]~38_combout\);

-- Location: FF_X52_Y39_N27
\inst|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[18]~38_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(18));

-- Location: LCCOMB_X52_Y38_N20
\inst|cpu|D_dst_regnum[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(23),
	datab => \inst|cpu|D_iw\(18),
	datac => \inst|cpu|Equal4~3_combout\,
	datad => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~2_combout\);

-- Location: LCCOMB_X52_Y38_N8
\inst|cpu|D_dst_regnum[1]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[1]~3_combout\,
	datac => \inst|cpu|D_ctrl_implicit_dst_retaddr~1_combout\,
	datad => \inst|cpu|D_dst_regnum[1]~2_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~4_combout\);

-- Location: FF_X52_Y38_N9
\inst|cpu|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[1]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_dst_regnum\(1));

-- Location: FF_X52_Y38_N17
\inst|cpu|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_dst_regnum\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_dst_regnum\(1));

-- Location: LCCOMB_X55_Y41_N18
\inst|cpu|E_src1_prelim[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(0),
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu|E_src1_prelim[0]~1_combout\);

-- Location: FF_X55_Y41_N19
\inst|cpu|E_src1_prelim[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[0]~1_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(0));

-- Location: LCCOMB_X55_Y41_N16
\inst|cpu|E_src1[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	datad => \inst|cpu|E_src1_prelim\(0),
	combout => \inst|cpu|E_src1[0]~4_combout\);

-- Location: LCCOMB_X49_Y38_N20
\inst|cpu|E_mem_byte_en[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datad => \inst|cpu|E_iw\(3),
	combout => \inst|cpu|E_mem_byte_en[0]~7_combout\);

-- Location: FF_X49_Y38_N21
\inst|cpu|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_mem_byte_en[0]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_mem_byte_en\(0));

-- Location: LCCOMB_X49_Y38_N30
\inst|cmd_xbar_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(32) = (\inst|cmd_xbar_mux|saved_grant\(0)) # ((\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|M_mem_byte_en\(0),
	combout => \inst|cmd_xbar_mux|src_data\(32));

-- Location: LCCOMB_X47_Y43_N10
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[17]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(17),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[17]~14_combout\);

-- Location: FF_X47_Y43_N11
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[17]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X46_Y41_N14
\inst|rsp_xbar_mux|src_data[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(17) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17)) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|sdram_controller|za_data\(17))))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|sdram_controller|za_data\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(17),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	combout => \inst|rsp_xbar_mux|src_data\(17));

-- Location: FF_X46_Y41_N15
\inst|cpu|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(17),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(17));

-- Location: LCCOMB_X52_Y39_N14
\inst|cpu|F_iw[17]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datac => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \inst|cpu|F_iw[17]~37_combout\);

-- Location: FF_X52_Y39_N15
\inst|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[17]~37_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(17));

-- Location: LCCOMB_X53_Y43_N20
\inst|cpu|D_src2_imm[11]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(17),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[11]~21_combout\);

-- Location: FF_X53_Y43_N21
\inst|cpu|E_src2_imm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[11]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(11));

-- Location: LCCOMB_X54_Y43_N14
\inst|cpu|E_src2[11]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_src2_imm\(11),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[11]~30_combout\);

-- Location: LCCOMB_X54_Y43_N8
\inst|cpu|E_src2[11]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2[11]~30_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[11]~47_combout\,
	datad => \inst|cpu|E_src2_prelim\(11),
	combout => \inst|cpu|E_src2[11]~31_combout\);

-- Location: LCCOMB_X54_Y41_N12
\inst|cpu|E_alu_result[11]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[11]~21_combout\,
	datab => \inst|cpu|E_src2[11]~31_combout\,
	datac => \inst|cpu|E_compare_op\(1),
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[11]~43_combout\);

-- Location: LCCOMB_X54_Y41_N14
\inst|cpu|E_alu_result[11]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(9),
	datab => \inst|cpu|E_ctrl_retaddr~q\,
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_result[11]~43_combout\,
	combout => \inst|cpu|E_alu_result[11]~44_combout\);

-- Location: LCCOMB_X54_Y41_N26
\inst|cpu|E_alu_result[11]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[12]~24_combout\,
	datac => \inst|cpu|E_alu_result[11]~44_combout\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[11]~45_combout\);

-- Location: FF_X54_Y41_N27
\inst|cpu|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[11]~45_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(11));

-- Location: LCCOMB_X45_Y37_N12
\inst|addr_router_001|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal0~0_combout\ = (!\inst|cpu|M_alu_result\(10) & !\inst|cpu|M_alu_result\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_alu_result\(10),
	datad => \inst|cpu|M_alu_result\(11),
	combout => \inst|addr_router_001|Equal0~0_combout\);

-- Location: LCCOMB_X45_Y37_N8
\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (\inst|addr_router_001|Equal1~4_combout\ & (!\inst|addr_router_001|Equal0~1_combout\ & 
-- (!\inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8) & \inst|addr_router_001|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~4_combout\,
	datab => \inst|addr_router_001|Equal0~1_combout\,
	datac => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(8),
	datad => \inst|addr_router_001|Equal0~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: LCCOMB_X47_Y35_N0
\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0) $ (((\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\ & 
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0),
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1_combout\);

-- Location: FF_X47_Y35_N1
\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0));

-- Location: LCCOMB_X54_Y33_N2
\inst|addr_router_002|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_002|Equal2~0_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44) & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46) & 
-- !\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(44),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(43),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45),
	combout => \inst|addr_router_002|Equal2~0_combout\);

-- Location: LCCOMB_X54_Y34_N20
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|timer_s1_translator|read_latency_shift_reg~1_combout\) # ((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg~1_combout\,
	datab => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X54_Y34_N21
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X54_Y34_N4
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|timer_s1_translator|read_latency_shift_reg~1_combout\ & (\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|timer_s1_translator|read_latency_shift_reg\(0))))) # (!\inst|timer_s1_translator|read_latency_shift_reg~1_combout\ & 
-- (\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|timer_s1_translator|read_latency_shift_reg\(0)) # (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg~1_combout\,
	datab => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X54_Y34_N5
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X54_Y34_N26
\inst|cmd_xbar_demux_002|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_002|WideOr0~2_combout\ = (\inst|addr_router_002|Equal1~0_combout\ & (((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst|timer_s1_translator|wait_latency_counter\(1))) # 
-- (!\inst|timer_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|addr_router_002|Equal1~0_combout\,
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|cmd_xbar_demux_002|WideOr0~2_combout\);

-- Location: LCCOMB_X52_Y33_N10
\inst|cmd_xbar_demux_002|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_002|WideOr0~1_combout\ = (!\inst|addr_router_002|Equal1~0_combout\ & ((\inst|high_resolution_timer_s1_translator|wait_latency_counter\(1)) # 
-- ((\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_002|Equal1~0_combout\,
	datab => \inst|high_resolution_timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|high_resolution_timer_s1_translator|av_waitrequest_generated~0_combout\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|cmd_xbar_demux_002|WideOr0~1_combout\);

-- Location: LCCOMB_X54_Y33_N24
\inst|limiter_001|nonposted_cmd_accepted~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|nonposted_cmd_accepted~5_combout\ = (\inst|limiter_001|nonposted_cmd_accepted~4_combout\ & ((\inst|addr_router_002|Equal2~0_combout\) # ((!\inst|cmd_xbar_demux_002|WideOr0~2_combout\ & !\inst|cmd_xbar_demux_002|WideOr0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|nonposted_cmd_accepted~4_combout\,
	datab => \inst|addr_router_002|Equal2~0_combout\,
	datac => \inst|cmd_xbar_demux_002|WideOr0~2_combout\,
	datad => \inst|cmd_xbar_demux_002|WideOr0~1_combout\,
	combout => \inst|limiter_001|nonposted_cmd_accepted~5_combout\);

-- Location: LCCOMB_X53_Y33_N6
\inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\ = ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~0_combout\ & \inst|limiter_001|nonposted_cmd_accepted~5_combout\)) # 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datad => \inst|limiter_001|nonposted_cmd_accepted~5_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\);

-- Location: LCCOMB_X48_Y35_N26
\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0) $ (((\inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\ & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\);

-- Location: LCCOMB_X47_Y35_N26
\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(2) $ (((\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(2),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(0),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\);

-- Location: FF_X47_Y35_N27
\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(2));

-- Location: LCCOMB_X48_Y35_N24
\inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~1_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(2) $ (\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(2),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(1),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~1_combout\);

-- Location: FF_X48_Y35_N25
\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(1));

-- Location: LCCOMB_X48_Y35_N2
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(1),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\);

-- Location: FF_X48_Y35_N3
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~q\);

-- Location: LCCOMB_X48_Y35_N18
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|din_s1~q\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\);

-- Location: FF_X48_Y35_N19
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg[0]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg\(0));

-- Location: FF_X48_Y35_N7
\inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(2));

-- Location: LCCOMB_X48_Y35_N8
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray\(2),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X48_Y35_N9
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X48_Y35_N31
\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|din_s1~q\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X48_Y35_N30
\inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg\(0))) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\))))) # 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\))) # 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\(0) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[1].u|dreg\(0),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[2].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X48_Y35_N22
\inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~1_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0_combout\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg\(0) $ 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\)) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\))) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\) # (\inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg\(0) $ (\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[0].u|dreg\(0),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[0]~1_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~0_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~1_combout\);

-- Location: FF_X48_Y35_N23
\inst|mm_clock_crossing_bridge_0|cmd_fifo|empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Equal0~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\);

-- Location: LCCOMB_X48_Y35_N4
\inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1) $ (((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\ & 
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\);

-- Location: FF_X48_Y35_N5
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|mem_rd_ptr[1]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1));

-- Location: LCCOMB_X48_Y35_N20
\inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~1_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2) $ (((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0),
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~1_combout\);

-- Location: LCCOMB_X48_Y35_N10
\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~1_combout\)) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\ & ((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2)))))) # 
-- (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\ & (((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|empty~q\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~1_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|internal_out_ready~1_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\);

-- Location: FF_X48_Y35_N11
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_out_rd_ptr[2]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2));

-- Location: FF_X48_Y35_N29
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2),
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(2));

-- Location: LCCOMB_X47_Y35_N22
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(2),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X47_Y35_N23
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~q\);

-- Location: FF_X47_Y35_N7
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|din_s1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X48_Y35_N14
\inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~0_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1) $ (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(2),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~0_combout\);

-- Location: FF_X48_Y35_N15
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|bin2gray~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(1));

-- Location: FF_X47_Y35_N9
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|din_s1~q\);

-- Location: FF_X47_Y35_N17
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|din_s1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|dreg\(0));

-- Location: LCCOMB_X47_Y35_N16
\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~0_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\ & (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|dreg\(0) & 
-- (\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|dreg\(0) $ (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\)))) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\ & 
-- (\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|dreg\(0) & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|dreg\(0) $ (\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[2]~4_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[2].u|dreg\(0),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[1].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~0_combout\);

-- Location: LCCOMB_X48_Y35_N0
\inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~0_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1) $ (\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(1),
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr\(0),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~0_combout\);

-- Location: FF_X48_Y35_N1
\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|Add1~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(0));

-- Location: LCCOMB_X48_Y35_N16
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray\(0),
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: FF_X48_Y35_N17
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~q\);

-- Location: LCCOMB_X47_Y35_N18
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|din_s1~q\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\);

-- Location: FF_X47_Y35_N19
\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X47_Y35_N24
\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~1_combout\ = (\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~0_combout\ & (\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1_combout\ $ 
-- (\inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg\(0) $ (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[0]~1_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[0].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr[1]~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~1_combout\);

-- Location: FF_X47_Y35_N25
\inst|mm_clock_crossing_bridge_0|cmd_fifo|full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\);

-- Location: LCCOMB_X47_Y35_N28
\inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\ & (\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & 
-- \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|mm_clock_crossing_bridge_0|cmd_fifo|full~q\,
	datac => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datad => \inst|mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|cmd_fifo|next_in_wr_ptr~3_combout\);

-- Location: LCCOMB_X54_Y33_N16
\inst|addr_router_002|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_002|Equal1~0_combout\ = (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46) & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(46),
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(45),
	combout => \inst|addr_router_002|Equal1~0_combout\);

-- Location: FF_X54_Y33_N17
\inst|limiter_001|last_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|addr_router_002|Equal1~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter_001|save_dest_id~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|last_channel\(1));

-- Location: LCCOMB_X53_Y33_N4
\inst|limiter_001|cmd_src_valid[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|cmd_src_valid[1]~0_combout\ = (\inst|limiter_001|last_channel\(1)) # (((\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\ & \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37))) # 
-- (!\inst|limiter_001|has_pending_responses~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datab => \inst|limiter_001|last_channel\(1),
	datac => \inst|limiter_001|has_pending_responses~q\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37),
	combout => \inst|limiter_001|cmd_src_valid[1]~0_combout\);

-- Location: LCCOMB_X54_Y34_N18
\inst|timer_s1_translator|wait_latency_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|wait_latency_counter~0_combout\ = (\inst|addr_router_002|Equal1~0_combout\ & (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|timer_s1_translator|wait_latency_counter\(1)) # 
-- (!\inst|timer_s1_translator|av_waitrequest_generated~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|av_waitrequest_generated~0_combout\,
	datab => \inst|addr_router_002|Equal1~0_combout\,
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timer_s1_translator|wait_latency_counter\(1),
	combout => \inst|timer_s1_translator|wait_latency_counter~0_combout\);

-- Location: LCCOMB_X53_Y33_N2
\inst|timer_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|wait_latency_counter~1_combout\ = (\inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\ & 
-- (\inst|limiter_001|cmd_src_valid[1]~0_combout\ & \inst|timer_s1_translator|wait_latency_counter~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\,
	datac => \inst|limiter_001|cmd_src_valid[1]~0_combout\,
	datad => \inst|timer_s1_translator|wait_latency_counter~0_combout\,
	combout => \inst|timer_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCCOMB_X54_Y34_N10
\inst|timer_s1_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|wait_latency_counter~2_combout\ = (!\inst|timer_s1_translator|wait_latency_counter\(0) & \inst|timer_s1_translator|wait_latency_counter~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|timer_s1_translator|wait_latency_counter\(0),
	datad => \inst|timer_s1_translator|wait_latency_counter~1_combout\,
	combout => \inst|timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X54_Y34_N11
\inst|timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X54_Y34_N24
\inst|timer_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|wait_latency_counter~3_combout\ = (\inst|timer_s1_translator|wait_latency_counter~1_combout\ & (\inst|timer_s1_translator|wait_latency_counter\(1) $ (\inst|timer_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|wait_latency_counter~1_combout\,
	datac => \inst|timer_s1_translator|wait_latency_counter\(1),
	datad => \inst|timer_s1_translator|wait_latency_counter\(0),
	combout => \inst|timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X54_Y34_N25
\inst|timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X54_Y34_N6
\inst|timer_s1_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|av_waitrequest_generated~0_combout\ = \inst|timer_s1_translator|wait_latency_counter\(0) $ (((\inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ & (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) 
-- & \inst|addr_router_002|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|wait_latency_counter\(0),
	datab => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\,
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|addr_router_002|Equal1~0_combout\,
	combout => \inst|timer_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X54_Y34_N0
\inst|timer_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator|read_latency_shift_reg~1_combout\ = (\inst|timer_s1_translator|read_latency_shift_reg~0_combout\ & (!\inst|timer_s1_translator|wait_latency_counter\(1) & 
-- (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|timer_s1_translator|av_waitrequest_generated~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \inst|timer_s1_translator|wait_latency_counter\(1),
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|timer_s1_translator|av_waitrequest_generated~0_combout\,
	combout => \inst|timer_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X54_Y34_N1
\inst|timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X54_Y34_N28
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ = (\inst|timer_s1_translator|read_latency_shift_reg\(0) & (\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # 
-- (!\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\))) # 
-- (!\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datad => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\);

-- Location: FF_X54_Y34_N29
\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\);

-- Location: LCCOMB_X54_Y34_N8
\inst|limiter_001|response_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|response_accepted~0_combout\ = (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ & ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\inst|timer_s1_translator|read_latency_shift_reg\(0) & \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\)))) # (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\ & 
-- (\inst|timer_s1_translator|read_latency_shift_reg\(0) & ((\inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datab => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|limiter_001|response_accepted~0_combout\);

-- Location: FF_X52_Y33_N23
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\);

-- Location: LCCOMB_X52_Y33_N22
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\) # 
-- (!\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]~q\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X52_Y33_N28
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\ = (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)) # (!\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\))) # 
-- (!\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datab => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	datac => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\);

-- Location: FF_X52_Y33_N29
\inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\);

-- Location: LCCOMB_X52_Y33_N14
\inst|limiter_001|response_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|response_accepted~1_combout\ = (\inst|limiter_001|response_accepted~0_combout\) # ((\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0) & 
-- \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|limiter_001|response_accepted~0_combout\,
	datad => \inst|high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]~q\,
	combout => \inst|limiter_001|response_accepted~1_combout\);

-- Location: LCCOMB_X53_Y33_N0
\inst|limiter_001|pending_response_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|pending_response_count[0]~0_combout\ = \inst|limiter_001|nonposted_cmd_accepted~combout\ $ (\inst|limiter_001|pending_response_count\(0) $ (\inst|limiter_001|response_accepted~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|nonposted_cmd_accepted~combout\,
	datac => \inst|limiter_001|pending_response_count\(0),
	datad => \inst|limiter_001|response_accepted~1_combout\,
	combout => \inst|limiter_001|pending_response_count[0]~0_combout\);

-- Location: FF_X53_Y33_N1
\inst|limiter_001|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|limiter_001|pending_response_count[0]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|pending_response_count\(0));

-- Location: LCCOMB_X53_Y33_N14
\inst|limiter_001|has_pending_responses~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|has_pending_responses~0_combout\ = (\inst|limiter_001|nonposted_cmd_accepted~combout\ & ((\inst|limiter_001|has_pending_responses~q\) # ((!\inst|limiter_001|pending_response_count\(0) & !\inst|limiter_001|response_accepted~1_combout\)))) 
-- # (!\inst|limiter_001|nonposted_cmd_accepted~combout\ & (\inst|limiter_001|has_pending_responses~q\ & ((!\inst|limiter_001|response_accepted~1_combout\) # (!\inst|limiter_001|pending_response_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|nonposted_cmd_accepted~combout\,
	datab => \inst|limiter_001|pending_response_count\(0),
	datac => \inst|limiter_001|has_pending_responses~q\,
	datad => \inst|limiter_001|response_accepted~1_combout\,
	combout => \inst|limiter_001|has_pending_responses~0_combout\);

-- Location: FF_X53_Y33_N15
\inst|limiter_001|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|limiter_001|has_pending_responses~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter_001|has_pending_responses~q\);

-- Location: LCCOMB_X53_Y33_N24
\inst|limiter_001|suppress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter_001|suppress~0_combout\ = (\inst|limiter_001|has_pending_responses~q\ & ((!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37)) # (!\inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_valid~q\,
	datac => \inst|limiter_001|has_pending_responses~q\,
	datad => \inst|mm_clock_crossing_bridge_0|cmd_fifo|out_payload\(37),
	combout => \inst|limiter_001|suppress~0_combout\);

-- Location: LCCOMB_X54_Y33_N4
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\) # 
-- ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X54_Y33_N5
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X54_Y33_N20
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ & 
-- (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0))))) # (!\inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ & (\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X54_Y33_N21
\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X54_Y33_N14
\inst|sysid_control_slave_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ = (\inst|addr_router_002|Equal2~0_combout\ & (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((\inst|limiter_001|last_channel\(0)) # 
-- (!\inst|limiter_001|suppress~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter_001|last_channel\(0),
	datab => \inst|limiter_001|suppress~0_combout\,
	datac => \inst|addr_router_002|Equal2~0_combout\,
	datad => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X54_Y33_N6
\inst|sysid_control_slave_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ = (\inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\ & (\inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & 
-- (\inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent|cp_valid~combout\,
	datab => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datad => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X54_Y33_N26
\inst|sysid_control_slave_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\ = (!\inst|sysid_control_slave_translator|wait_latency_counter\(0) & \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\);

-- Location: FF_X54_Y33_N27
\inst|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X54_Y33_N28
\inst|sysid_control_slave_translator|av_waitrequest_generated~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\ = \inst|sysid_control_slave_translator|wait_latency_counter\(0) $ (((\inst|mm_clock_crossing_bridge_0|m0_write~0_combout\ & 
-- (!\inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|addr_router_002|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|m0_write~0_combout\,
	datab => \inst|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datad => \inst|addr_router_002|Equal2~0_combout\,
	combout => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\);

-- Location: LCCOMB_X54_Y33_N0
\inst|sysid_control_slave_translator|wait_latency_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\ & (\inst|sysid_control_slave_translator|wait_latency_counter\(0) $ 
-- (\inst|sysid_control_slave_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sysid_control_slave_translator|wait_latency_counter\(0),
	datac => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	datad => \inst|sysid_control_slave_translator|wait_latency_counter[0]~1_combout\,
	combout => \inst|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X54_Y33_N1
\inst|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X54_Y33_N30
\inst|sysid_control_slave_translator|av_waitrequest_generated~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ = (\inst|sysid_control_slave_translator|wait_latency_counter\(1)) # (!\inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sysid_control_slave_translator|av_waitrequest_generated~0_combout\,
	datad => \inst|sysid_control_slave_translator|wait_latency_counter\(1),
	combout => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\);

-- Location: LCCOMB_X54_Y33_N8
\inst|sysid_control_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\ & (\inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\ & \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|high_resolution_timer_s1_translator|waitrequest_reset_override~q\,
	datab => \inst|sysid_control_slave_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst|sysid_control_slave_translator|av_waitrequest_generated~1_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|m0_read~0_combout\,
	combout => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X54_Y33_N9
\inst|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|sysid_control_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X59_Y34_N24
\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\ = (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|full~q\ & ((\inst|sysid_control_slave_translator|read_latency_shift_reg\(0)) # ((\inst|timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (\inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|full~q\,
	datab => \inst|sysid_control_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|timer_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|high_resolution_timer_s1_translator|read_latency_shift_reg\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\);

-- Location: LCCOMB_X53_Y34_N20
\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2) $ (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1) & 
-- (\inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\ & \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\);

-- Location: FF_X53_Y34_N21
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|next_in_wr_ptr[2]~3_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2));

-- Location: LCCOMB_X52_Y32_N2
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\);

-- Location: FF_X52_Y32_N3
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[2]~feeder_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(2));

-- Location: LCCOMB_X52_Y32_N0
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(2),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\);

-- Location: FF_X52_Y32_N1
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~q\);

-- Location: LCCOMB_X52_Y34_N24
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg[0]~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|din_s1~q\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg[0]~feeder_combout\);

-- Location: FF_X52_Y34_N25
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg\(0));

-- Location: LCCOMB_X52_Y34_N26
\inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~0_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(2),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~0_combout\);

-- Location: FF_X52_Y34_N27
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|bin2gray~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(1));

-- Location: FF_X52_Y34_N9
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|din_s1~q\);

-- Location: FF_X52_Y34_N29
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|din_s1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|dreg\(0));

-- Location: FF_X52_Y34_N21
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2));

-- Location: LCCOMB_X52_Y34_N20
\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2) $ (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\ & (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(0),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(2),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr\(1),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\);

-- Location: LCCOMB_X52_Y34_N28
\inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg\(0) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\ & 
-- ((!\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|dreg\(0)))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\ & (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\)))) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg\(0) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\ & (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\)) # 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|dreg\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[2].u|dreg\(0),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[1].u|dreg\(0),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~2_combout\,
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y34_N16
\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add0~0_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1) $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(1),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add0~0_combout\);

-- Location: FF_X52_Y34_N17
\inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[1]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add0~0_combout\,
	clrn => \inst|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(0));

-- Location: LCCOMB_X52_Y34_N4
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\ = \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\);

-- Location: FF_X52_Y34_N5
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~q\);

-- Location: FF_X52_Y34_N13
\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|din_s1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|dreg\(0));

-- Location: LCCOMB_X52_Y34_N0
\inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~1_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\ $ 
-- (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|dreg\(0))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0_combout\))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\ & 
-- ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0_combout\) # (\inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\ $ (\inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~1_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~0_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Add1~0_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[0].u|dreg\(0),
	combout => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~1_combout\);

-- Location: FF_X52_Y34_N1
\inst|mm_clock_crossing_bridge_0|rsp_fifo|empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|mm_clock_crossing_bridge_0|rsp_fifo|Equal0~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\);

-- Location: FF_X46_Y36_N9
\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|mm_clock_crossing_bridge_0|rsp_fifo|empty~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\);

-- Location: FF_X45_Y42_N25
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|av_readdata\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X47_Y39_N30
\inst|rsp_xbar_mux_001|src_payload~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~56_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(9) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\) # ((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(9) & (((\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(9),
	datab => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \inst|rsp_xbar_mux_001|src_payload~56_combout\);

-- Location: LCCOMB_X47_Y39_N12
\inst|rsp_xbar_mux_001|src_payload~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~55_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~55_combout\);

-- Location: LCCOMB_X47_Y39_N0
\inst|rsp_xbar_mux_001|src_payload~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~57_combout\ = (\inst|rsp_xbar_mux_001|src_payload~56_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~55_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(9),
	datac => \inst|rsp_xbar_mux_001|src_payload~56_combout\,
	datad => \inst|rsp_xbar_mux_001|src_payload~55_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~57_combout\);

-- Location: FF_X47_Y39_N1
\inst|cpu|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~57_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(9));

-- Location: LCCOMB_X47_Y39_N2
\inst|cpu|av_ld_data_aligned_or_div[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(25),
	datab => \inst|cpu|d_readdata_d1\(9),
	datad => \inst|cpu|M_ld_align_sh16~combout\,
	combout => \inst|cpu|av_ld_data_aligned_or_div[9]~9_combout\);

-- Location: FF_X47_Y39_N3
\inst|cpu|av_ld_data_aligned_or_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(9));

-- Location: LCCOMB_X54_Y41_N8
\inst|cpu|M_wr_data_unfiltered[9]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|av_ld_data_aligned_or_div\(9),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|M_shift_rot_result\(9),
	combout => \inst|cpu|M_wr_data_unfiltered[9]~50_combout\);

-- Location: LCCOMB_X54_Y41_N10
\inst|cpu|M_wr_data_unfiltered[9]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_ci_multi_result_d1\(9),
	datac => \inst|cpu|M_wr_data_unfiltered[9]~50_combout\,
	datad => \inst|cpu|M_alu_result\(9),
	combout => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\);

-- Location: LCCOMB_X47_Y42_N24
\inst|cpu|E_src2[9]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(9),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_prelim\(9),
	combout => \inst|cpu|E_src2[9]~38_combout\);

-- Location: LCCOMB_X47_Y42_N10
\inst|cpu|E_src2[9]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[9]~51_combout\,
	datad => \inst|cpu|E_src2[9]~38_combout\,
	combout => \inst|cpu|E_src2[9]~39_combout\);

-- Location: LCCOMB_X49_Y40_N4
\inst|cpu|E_alu_result[9]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src2[9]~39_combout\,
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src1[9]~23_combout\,
	combout => \inst|cpu|E_alu_result[9]~55_combout\);

-- Location: LCCOMB_X49_Y40_N22
\inst|cpu|E_alu_result[9]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_extra_pc\(7),
	datac => \inst|cpu|E_alu_result[9]~55_combout\,
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[9]~56_combout\);

-- Location: LCCOMB_X49_Y40_N12
\inst|cpu|E_alu_result[9]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|E_alu_result[9]~56_combout\,
	datad => \inst|cpu|Add8|auto_generated|result_int[10]~20_combout\,
	combout => \inst|cpu|E_alu_result[9]~57_combout\);

-- Location: FF_X49_Y40_N13
\inst|cpu|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[9]~57_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(9));

-- Location: LCCOMB_X49_Y40_N20
\inst|cmd_xbar_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(45) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|M_alu_result\(9)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cpu|ic_fill_line\(4))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (\inst|cmd_xbar_mux|saved_grant\(0) & 
-- (\inst|cpu|ic_fill_line\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cpu|ic_fill_line\(4),
	datad => \inst|cpu|M_alu_result\(9),
	combout => \inst|cmd_xbar_mux|src_data\(45));

-- Location: LCCOMB_X46_Y42_N22
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[10]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(10),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[10]~12_combout\);

-- Location: FF_X46_Y42_N23
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[10]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X46_Y42_N8
\inst|rsp_xbar_mux|src_data[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(10) = (\inst|sdram_controller|za_data\(10) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10))))) # 
-- (!\inst|sdram_controller|za_data\(10) & (\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(10),
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(10));

-- Location: FF_X46_Y42_N9
\inst|cpu|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(10));

-- Location: LCCOMB_X52_Y39_N0
\inst|cpu|F_iw[9]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	combout => \inst|cpu|F_iw[9]~30_combout\);

-- Location: FF_X52_Y39_N1
\inst|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[9]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(9));

-- Location: FF_X56_Y37_N9
\inst|cpu|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(9));

-- Location: FF_X56_Y37_N21
\inst|cpu|M_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(9));

-- Location: LCCOMB_X56_Y44_N28
\inst|crc_custom|wrapper_wiring|readdata[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[0]~5_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(31),
	combout => \inst|crc_custom|wrapper_wiring|readdata[0]~5_combout\);

-- Location: FF_X56_Y44_N29
\inst|crc_custom|wrapper_wiring|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[0]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(0));

-- Location: LCCOMB_X56_Y44_N30
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(0) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(0),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(0));

-- Location: FF_X56_Y44_N31
\inst|cpu|M_ci_multi_result_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(0));

-- Location: LCCOMB_X49_Y37_N18
\inst|addr_router_001|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~0_combout\ = (\inst|cpu|M_alu_result\(24) & (!\inst|cpu|M_alu_result\(8) & (!\inst|cpu|M_alu_result\(9) & \inst|cpu|M_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(24),
	datab => \inst|cpu|M_alu_result\(8),
	datac => \inst|cpu|M_alu_result\(9),
	datad => \inst|cpu|M_alu_result\(12),
	combout => \inst|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X49_Y37_N20
\inst|addr_router_001|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~1_combout\ = (!\inst|cpu|M_alu_result\(7) & (!\inst|cpu|M_alu_result\(6) & \inst|addr_router_001|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(7),
	datac => \inst|cpu|M_alu_result\(6),
	datad => \inst|addr_router_001|Equal2~0_combout\,
	combout => \inst|addr_router_001|Equal2~1_combout\);

-- Location: LCCOMB_X45_Y37_N6
\inst|addr_router_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal2~2_combout\ = (!\inst|cpu|M_alu_result\(5) & (\inst|addr_router_001|Equal1~4_combout\ & (\inst|addr_router_001|Equal2~1_combout\ & \inst|addr_router_001|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(5),
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|addr_router_001|Equal2~1_combout\,
	datad => \inst|addr_router_001|Equal0~0_combout\,
	combout => \inst|addr_router_001|Equal2~2_combout\);

-- Location: LCCOMB_X42_Y36_N8
\inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\ = \inst|crosser|clock_xer|out_data_toggle_flopped~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crosser|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X42_Y36_N9
\inst|crosser|clock_xer|out_to_in_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~q\);

-- Location: FF_X43_Y38_N3
\inst|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|crosser|clock_xer|out_to_in_synchronizer|din_s1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_to_in_synchronizer|dreg\(0));

-- Location: LCCOMB_X43_Y38_N2
\inst|crosser|clock_xer|take_in_data~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|take_in_data~2_combout\ = (!\inst|cpu|M_alu_result\(4) & (\inst|addr_router_001|Equal2~2_combout\ & (\inst|crosser|clock_xer|out_to_in_synchronizer|dreg\(0) $ (!\inst|crosser|clock_xer|in_data_toggle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(4),
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|crosser|clock_xer|out_to_in_synchronizer|dreg\(0),
	datad => \inst|crosser|clock_xer|in_data_toggle~q\,
	combout => \inst|crosser|clock_xer|take_in_data~2_combout\);

-- Location: LCCOMB_X43_Y38_N0
\inst|crosser|clock_xer|in_data_toggle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|in_data_toggle~0_combout\ = \inst|crosser|clock_xer|in_data_toggle~q\ $ (((\inst|crosser|clock_xer|take_in_data~2_combout\ & \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crosser|clock_xer|take_in_data~2_combout\,
	datac => \inst|crosser|clock_xer|in_data_toggle~q\,
	datad => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	combout => \inst|crosser|clock_xer|in_data_toggle~0_combout\);

-- Location: FF_X43_Y38_N1
\inst|crosser|clock_xer|in_data_toggle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crosser|clock_xer|in_data_toggle~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_toggle~q\);

-- Location: LCCOMB_X43_Y38_N28
\inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\ = \inst|crosser|clock_xer|in_data_toggle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crosser|clock_xer|in_data_toggle~q\,
	combout => \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\);

-- Location: LCCOMB_X56_Y72_N12
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X56_Y72_N13
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X56_Y72_N2
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X56_Y72_N3
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X56_Y72_N0
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X56_Y72_N1
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G12
\inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X43_Y38_N29
\inst|crosser|clock_xer|in_to_out_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~q\);

-- Location: FF_X42_Y36_N3
\inst|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser|clock_xer|in_to_out_synchronizer|din_s1~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0));

-- Location: FF_X42_Y36_N21
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\);

-- Location: LCCOMB_X45_Y36_N28
\inst|crosser|clock_xer|take_in_data\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|take_in_data~combout\ = (\inst|crosser|clock_xer|take_in_data~2_combout\ & ((\inst|cpu|d_write~q\) # ((\inst|cpu|d_read~q\ & !\inst|cpu_data_master_translator|read_accepted~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|crosser|clock_xer|take_in_data~2_combout\,
	datac => \inst|cpu|d_write~q\,
	datad => \inst|cpu_data_master_translator|read_accepted~q\,
	combout => \inst|crosser|clock_xer|take_in_data~combout\);

-- Location: FF_X43_Y36_N11
\inst|crosser|clock_xer|in_data_buffer[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|d_write~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(66));

-- Location: FF_X42_Y36_N15
\inst|crosser|clock_xer|out_data_buffer[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser|clock_xer|in_data_buffer\(66),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(66));

-- Location: FF_X43_Y36_N19
\inst|crosser|clock_xer|in_data_buffer[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|d_write~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(65));

-- Location: FF_X42_Y36_N17
\inst|crosser|clock_xer|out_data_buffer[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser|clock_xer|in_data_buffer\(65),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(65));

-- Location: LCCOMB_X43_Y36_N0
\inst|crosser|clock_xer|in_data_buffer[101]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|in_data_buffer[101]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|crosser|clock_xer|in_data_buffer[101]~feeder_combout\);

-- Location: FF_X43_Y36_N1
\inst|crosser|clock_xer|in_data_buffer[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crosser|clock_xer|in_data_buffer[101]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(101));

-- Location: LCCOMB_X43_Y36_N24
\inst|crosser|clock_xer|out_data_buffer[101]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|out_data_buffer[101]~feeder_combout\ = \inst|crosser|clock_xer|in_data_buffer\(101)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crosser|clock_xer|in_data_buffer\(101),
	combout => \inst|crosser|clock_xer|out_data_buffer[101]~feeder_combout\);

-- Location: FF_X43_Y36_N25
\inst|crosser|clock_xer|out_data_buffer[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser|clock_xer|out_data_buffer[101]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(101));

-- Location: LCCOMB_X42_Y36_N16
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|crosser|clock_xer|out_data_buffer\(66) & (!\inst|crosser|clock_xer|out_data_buffer\(65) & \inst|crosser|clock_xer|out_data_buffer\(101)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crosser|clock_xer|out_data_buffer\(66),
	datac => \inst|crosser|clock_xer|out_data_buffer\(65),
	datad => \inst|crosser|clock_xer|out_data_buffer\(101),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X42_Y36_N20
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\) # ((\inst|pll|wire_pfdena_reg_ena~0_combout\ & \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\)))) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|pll|wire_pfdena_reg_ena~0_combout\ & ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|pll|wire_pfdena_reg_ena~0_combout\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X42_Y36_N18
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~2_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & 
-- (((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\)) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~2_combout\);

-- Location: FF_X42_Y36_N19
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\);

-- Location: LCCOMB_X41_Y36_N8
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ = (!\inst|crosser_001|clock_xer|in_ready~0_combout\ & (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crosser_001|clock_xer|in_ready~0_combout\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\);

-- Location: LCCOMB_X42_Y36_N28
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X42_Y36_N29
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X45_Y36_N23
\inst|crosser|clock_xer|in_data_buffer[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_data_master_translator|uav_read~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(67));

-- Location: FF_X42_Y36_N31
\inst|crosser|clock_xer|out_data_buffer[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser|clock_xer|in_data_buffer\(67),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(67));

-- Location: LCCOMB_X42_Y36_N30
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\ & 
-- (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|crosser|clock_xer|out_data_buffer\(67)) # (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|crosser|clock_xer|out_data_buffer\(67),
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X42_Y36_N22
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|pll_pll_slave_translator|waitrequest_reset_override~q\ & (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ 
-- & (\inst|crosser|clock_xer|out_data_toggle_flopped~q\ $ (\inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|crosser|clock_xer|out_data_toggle_flopped~q\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X42_Y36_N12
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & ((!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|uncompressor|sink_ready~0_combout\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X42_Y36_N13
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X42_Y36_N0
\inst|crosser|clock_xer|out_data_toggle_flopped~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|out_data_toggle_flopped~0_combout\ = (\inst|pll_pll_slave_translator|waitrequest_reset_override~q\ & ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|crosser|clock_xer|out_data_toggle_flopped~q\))) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0))))) # 
-- (!\inst|pll_pll_slave_translator|waitrequest_reset_override~q\ & (((\inst|crosser|clock_xer|out_data_toggle_flopped~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datac => \inst|crosser|clock_xer|out_data_toggle_flopped~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|crosser|clock_xer|out_data_toggle_flopped~0_combout\);

-- Location: FF_X42_Y36_N1
\inst|crosser|clock_xer|out_data_toggle_flopped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser|clock_xer|out_data_toggle_flopped~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_toggle_flopped~q\);

-- Location: LCCOMB_X42_Y36_N2
\inst|pll|wire_pfdena_reg_ena~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|wire_pfdena_reg_ena~0_combout\ = (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|crosser|clock_xer|out_data_toggle_flopped~q\ $ (\inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crosser|clock_xer|out_data_toggle_flopped~q\,
	datac => \inst|crosser|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|pll|wire_pfdena_reg_ena~0_combout\);

-- Location: LCCOMB_X42_Y36_N4
\inst|pll_pll_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator|read_latency_shift_reg~0_combout\ = (\inst|pll_pll_slave_translator|waitrequest_reset_override~q\ & (\inst|pll|wire_pfdena_reg_ena~0_combout\ & \inst|crosser|clock_xer|out_data_buffer\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|waitrequest_reset_override~q\,
	datab => \inst|pll|wire_pfdena_reg_ena~0_combout\,
	datac => \inst|crosser|clock_xer|out_data_buffer\(67),
	combout => \inst|pll_pll_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X42_Y36_N5
\inst|pll_pll_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X41_Y36_N26
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ = (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & !\inst|pll_pll_slave_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datad => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\);

-- Location: LCCOMB_X41_Y36_N20
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ = (!\inst|crosser_001|clock_xer|in_ready~0_combout\ & (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\ & 
-- ((!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0)) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crosser_001|clock_xer|in_ready~0_combout\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0_combout\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\);

-- Location: LCCOMB_X41_Y36_N0
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1)) # ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & \inst|pll_pll_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\ & ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)) # 
-- ((!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1) & \inst|pll_pll_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(1),
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0_combout\,
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datad => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\);

-- Location: FF_X41_Y36_N1
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0));

-- Location: LCCOMB_X11_Y5_N6
\inst|pll|sd1|pll_lock_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|sd1|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|pll|sd1|pll_lock_sync~feeder_combout\);

-- Location: FF_X43_Y36_N7
\inst|crosser|clock_xer|in_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_st_data\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(0));

-- Location: LCCOMB_X43_Y36_N26
\inst|crosser|clock_xer|out_data_buffer[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|out_data_buffer[0]~feeder_combout\ = \inst|crosser|clock_xer|in_data_buffer\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crosser|clock_xer|in_data_buffer\(0),
	combout => \inst|crosser|clock_xer|out_data_buffer[0]~feeder_combout\);

-- Location: FF_X43_Y36_N27
\inst|crosser|clock_xer|out_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser|clock_xer|out_data_buffer[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(0));

-- Location: LCCOMB_X43_Y36_N30
\inst|crosser|clock_xer|in_data_buffer[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|in_data_buffer[39]~feeder_combout\ = \inst|cpu|M_alu_result\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_alu_result\(3),
	combout => \inst|crosser|clock_xer|in_data_buffer[39]~feeder_combout\);

-- Location: FF_X43_Y36_N31
\inst|crosser|clock_xer|in_data_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crosser|clock_xer|in_data_buffer[39]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(39));

-- Location: FF_X42_Y36_N25
\inst|crosser|clock_xer|out_data_buffer[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser|clock_xer|in_data_buffer\(39),
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(39));

-- Location: LCCOMB_X42_Y36_N14
\inst|pll|wire_pfdena_reg_ena~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|wire_pfdena_reg_ena~1_combout\ = (\inst|crosser|clock_xer|out_data_buffer\(38) & (\inst|pll|wire_pfdena_reg_ena~0_combout\ & (\inst|crosser|clock_xer|out_data_buffer\(66) & !\inst|crosser|clock_xer|out_data_buffer\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crosser|clock_xer|out_data_buffer\(38),
	datab => \inst|pll|wire_pfdena_reg_ena~0_combout\,
	datac => \inst|crosser|clock_xer|out_data_buffer\(66),
	datad => \inst|crosser|clock_xer|out_data_buffer\(39),
	combout => \inst|pll|wire_pfdena_reg_ena~1_combout\);

-- Location: LCCOMB_X43_Y36_N16
\inst|pll|w_reset\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|w_reset~combout\ = (\inst|crosser|clock_xer|out_data_buffer\(0) & \inst|pll|wire_pfdena_reg_ena~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crosser|clock_xer|out_data_buffer\(0),
	datad => \inst|pll|wire_pfdena_reg_ena~1_combout\,
	combout => \inst|pll|w_reset~combout\);

-- Location: FF_X43_Y36_N17
\inst|pll|prev_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|w_reset~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll|prev_reset~q\);

-- Location: CLKCTRL_G0
\inst|pll|prev_reset~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|pll|prev_reset~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|pll|prev_reset~clkctrl_outclk\);

-- Location: FF_X11_Y5_N7
\inst|pll|sd1|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_locked\,
	d => \inst|pll|sd1|pll_lock_sync~feeder_combout\,
	clrn => \inst|pll|ALT_INV_prev_reset~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll|sd1|pll_lock_sync~q\);

-- Location: LCCOMB_X11_Y5_N12
\inst|pll|sd1|locked\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|sd1|locked~combout\ = (\inst|pll|sd1|wire_pll7_locked\ & \inst|pll|sd1|pll_lock_sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll|sd1|wire_pll7_locked\,
	datad => \inst|pll|sd1|pll_lock_sync~q\,
	combout => \inst|pll|sd1|locked~combout\);

-- Location: FF_X11_Y5_N13
\inst|pll|stdsync2|dffpipe3|dffe4a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|sd1|locked~combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll|stdsync2|dffpipe3|dffe4a\(0));

-- Location: LCCOMB_X11_Y5_N2
\inst|pll|stdsync2|dffpipe3|dffe5a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\ = \inst|pll|stdsync2|dffpipe3|dffe4a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|pll|stdsync2|dffpipe3|dffe4a\(0),
	combout => \inst|pll|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\);

-- Location: FF_X11_Y5_N3
\inst|pll|stdsync2|dffpipe3|dffe5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|stdsync2|dffpipe3|dffe5a[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll|stdsync2|dffpipe3|dffe5a\(0));

-- Location: LCCOMB_X11_Y5_N16
\inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\ = \inst|pll|stdsync2|dffpipe3|dffe5a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|pll|stdsync2|dffpipe3|dffe5a\(0),
	combout => \inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\);

-- Location: FF_X11_Y5_N17
\inst|pll|stdsync2|dffpipe3|dffe6a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|stdsync2|dffpipe3|dffe6a[0]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll|stdsync2|dffpipe3|dffe6a\(0));

-- Location: LCCOMB_X43_Y36_N20
\inst|crosser|clock_xer|in_data_buffer[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|in_data_buffer[38]~feeder_combout\ = \inst|cpu|M_alu_result\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_alu_result\(2),
	combout => \inst|crosser|clock_xer|in_data_buffer[38]~feeder_combout\);

-- Location: FF_X43_Y36_N21
\inst|crosser|clock_xer|in_data_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crosser|clock_xer|in_data_buffer[38]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|in_data_buffer\(38));

-- Location: LCCOMB_X43_Y36_N4
\inst|crosser|clock_xer|out_data_buffer[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser|clock_xer|out_data_buffer[38]~feeder_combout\ = \inst|crosser|clock_xer|in_data_buffer\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crosser|clock_xer|in_data_buffer\(38),
	combout => \inst|crosser|clock_xer|out_data_buffer[38]~feeder_combout\);

-- Location: FF_X43_Y36_N5
\inst|crosser|clock_xer|out_data_buffer[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser|clock_xer|out_data_buffer[38]~feeder_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser|clock_xer|out_data_buffer\(38));

-- Location: LCCOMB_X42_Y36_N24
\inst|pll|readdata[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|readdata[1]~0_combout\ = (\inst|crosser|clock_xer|out_data_buffer\(67) & (\inst|pll|wire_pfdena_reg_ena~0_combout\ & !\inst|crosser|clock_xer|out_data_buffer\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crosser|clock_xer|out_data_buffer\(67),
	datab => \inst|pll|wire_pfdena_reg_ena~0_combout\,
	datac => \inst|crosser|clock_xer|out_data_buffer\(39),
	combout => \inst|pll|readdata[1]~0_combout\);

-- Location: LCCOMB_X41_Y36_N22
\inst|pll|readdata[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll|readdata[0]~2_combout\ = (\inst|pll|readdata[1]~0_combout\ & ((\inst|crosser|clock_xer|out_data_buffer\(38) & (\inst|pll|prev_reset~q\)) # (!\inst|crosser|clock_xer|out_data_buffer\(38) & ((\inst|pll|stdsync2|dffpipe3|dffe6a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll|prev_reset~q\,
	datab => \inst|pll|stdsync2|dffpipe3|dffe6a\(0),
	datac => \inst|crosser|clock_xer|out_data_buffer\(38),
	datad => \inst|pll|readdata[1]~0_combout\,
	combout => \inst|pll|readdata[0]~2_combout\);

-- Location: FF_X41_Y36_N23
\inst|pll_pll_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll|readdata[0]~2_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|pll_pll_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X41_Y36_N18
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & 
-- (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\)) # (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0) & ((\inst|pll_pll_slave_translator|read_latency_shift_reg\(0) & 
-- ((\inst|pll_pll_slave_translator|av_readdata_pre\(0)))) # (!\inst|pll_pll_slave_translator|read_latency_shift_reg\(0) & (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]~q\,
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datac => \inst|pll_pll_slave_translator|av_readdata_pre\(0),
	datad => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\);

-- Location: FF_X45_Y35_N27
\inst|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|in_data_toggle~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~q\);

-- Location: FF_X45_Y35_N23
\inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0));

-- Location: FF_X45_Y35_N21
\inst|crosser_001|clock_xer|out_data_toggle_flopped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|out_data_toggle_flopped~q\);

-- Location: FF_X43_Y35_N1
\inst|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~q\);

-- Location: FF_X41_Y36_N31
\inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~q\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0));

-- Location: LCCOMB_X41_Y36_N6
\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ = (\inst|pll_pll_slave_translator|read_latency_shift_reg\(0)) # ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0)) # 
-- ((\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\ & \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used\(0),
	datac => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\);

-- Location: LCCOMB_X41_Y36_N28
\inst|crosser_001|clock_xer|in_data_toggle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser_001|clock_xer|in_data_toggle~0_combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (!\inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0))) # 
-- (!\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & ((\inst|crosser_001|clock_xer|in_data_toggle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	datac => \inst|crosser_001|clock_xer|in_data_toggle~q\,
	datad => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	combout => \inst|crosser_001|clock_xer|in_data_toggle~0_combout\);

-- Location: FF_X41_Y36_N29
\inst|crosser_001|clock_xer|in_data_toggle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|crosser_001|clock_xer|in_data_toggle~0_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|in_data_toggle~q\);

-- Location: LCCOMB_X41_Y36_N14
\inst|crosser_001|clock_xer|take_in_data\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser_001|clock_xer|take_in_data~combout\ = (\inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\ & (\inst|crosser_001|clock_xer|in_data_toggle~q\ $ (!\inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~combout\,
	datab => \inst|crosser_001|clock_xer|in_data_toggle~q\,
	datad => \inst|crosser_001|clock_xer|out_to_in_synchronizer|dreg\(0),
	combout => \inst|crosser_001|clock_xer|take_in_data~combout\);

-- Location: FF_X41_Y36_N19
\inst|crosser_001|clock_xer|in_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \INPUT_CLOCK~inputclkctrl_outclk\,
	d => \inst|pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[0]~1_combout\,
	clrn => \inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crosser_001|clock_xer|take_in_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|in_data_buffer\(0));

-- Location: FF_X46_Y38_N1
\inst|crosser_001|clock_xer|out_data_buffer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|crosser_001|clock_xer|in_data_buffer\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crosser_001|clock_xer|out_data_buffer\(0));

-- Location: LCCOMB_X45_Y35_N22
\inst|crosser_001|clock_xer|out_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crosser_001|clock_xer|out_valid~combout\ = \inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0) $ (\inst|crosser_001|clock_xer|out_data_toggle_flopped~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datad => \inst|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	combout => \inst|crosser_001|clock_xer|out_valid~combout\);

-- Location: LCCOMB_X46_Y38_N0
\inst|rsp_xbar_mux_001|src_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~7_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(0)) # ((\inst|crosser_001|clock_xer|out_data_buffer\(0) & \inst|crosser_001|clock_xer|out_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|crosser_001|clock_xer|out_data_buffer\(0) & \inst|crosser_001|clock_xer|out_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(0),
	datac => \inst|crosser_001|clock_xer|out_data_buffer\(0),
	datad => \inst|crosser_001|clock_xer|out_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_data[0]~7_combout\);

-- Location: LCCOMB_X46_Y38_N4
\inst|rsp_xbar_mux_001|src_data[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data[0]~9_combout\ = (\inst|rsp_xbar_mux_001|src_data[0]~6_combout\) # ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & 
-- (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_data[0]~6_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	combout => \inst|rsp_xbar_mux_001|src_data[0]~9_combout\);

-- Location: LCCOMB_X46_Y38_N14
\inst|rsp_xbar_mux_001|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_data\(0) = (\inst|rsp_xbar_mux_001|src_data[0]~7_combout\) # ((\inst|rsp_xbar_mux_001|src_data[0]~9_combout\) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|rsp_xbar_mux_001|src_data[0]~7_combout\,
	datac => \inst|rsp_xbar_mux_001|src_data[0]~9_combout\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(0),
	combout => \inst|rsp_xbar_mux_001|src_data\(0));

-- Location: FF_X46_Y38_N15
\inst|cpu|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_data\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(0));

-- Location: LCCOMB_X43_Y39_N22
\inst|cpu|av_ld_data_aligned_or_div[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(16),
	datab => \inst|cpu|M_ld_align_sh16~combout\,
	datad => \inst|cpu|d_readdata_d1\(0),
	combout => \inst|cpu|av_ld_data_aligned_or_div[0]~0_combout\);

-- Location: LCCOMB_X46_Y42_N28
\inst|rsp_xbar_mux_001|src_payload~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~63_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(24) & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\) # ((\inst|sdram_controller|za_data\(24) & 
-- \inst|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(24) & (\inst|sdram_controller|za_data\(24) & ((\inst|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(24),
	datab => \inst|sdram_controller|za_data\(24),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datad => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~63_combout\);

-- Location: LCCOMB_X46_Y42_N2
\inst|rsp_xbar_mux_001|src_payload~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~87_combout\ = (\inst|rsp_xbar_mux_001|src_payload~63_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_mux_001|src_payload~63_combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	combout => \inst|rsp_xbar_mux_001|src_payload~87_combout\);

-- Location: FF_X46_Y42_N3
\inst|cpu|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~87_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(24));

-- Location: LCCOMB_X46_Y41_N12
\inst|rsp_xbar_mux_001|src_payload~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~60_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~60_combout\);

-- Location: LCCOMB_X46_Y41_N26
\inst|rsp_xbar_mux_001|src_payload~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~62_combout\ = (\inst|rsp_xbar_mux_001|src_payload~61_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~60_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~61_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(8),
	datad => \inst|rsp_xbar_mux_001|src_payload~60_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~62_combout\);

-- Location: FF_X46_Y41_N27
\inst|cpu|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~62_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(8));

-- Location: LCCOMB_X46_Y40_N16
\inst|cpu|av_ld_data_aligned_or_div[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ld_align_sh16~combout\,
	datab => \inst|cpu|d_readdata_d1\(24),
	datad => \inst|cpu|d_readdata_d1\(8),
	combout => \inst|cpu|av_ld_data_aligned_or_div[8]~8_combout\);

-- Location: LCCOMB_X48_Y39_N30
\inst|cpu|M_ld_align_sh8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(4),
	datac => \inst|cpu|M_iw\(3),
	datad => \inst|cpu|M_alu_result\(0),
	combout => \inst|cpu|M_ld_align_sh8~combout\);

-- Location: FF_X43_Y39_N23
\inst|cpu|av_ld_data_aligned_or_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[0]~0_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(0));

-- Location: LCCOMB_X55_Y41_N28
\inst|cpu|M_wr_data_unfiltered[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|av_ld_data_aligned_or_div\(0),
	datad => \inst|cpu|M_alu_result\(0),
	combout => \inst|cpu|M_wr_data_unfiltered[0]~12_combout\);

-- Location: LCCOMB_X55_Y41_N14
\inst|cpu|M_wr_data_unfiltered[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_ci_multi_result_d1\(0),
	datac => \inst|cpu|M_shift_rot_result\(0),
	datad => \inst|cpu|M_wr_data_unfiltered[0]~12_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\);

-- Location: LCCOMB_X54_Y44_N2
\inst|cpu|E_src2_prelim[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(12),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|cpu|E_src2_prelim[12]~13_combout\);

-- Location: FF_X54_Y44_N3
\inst|cpu|E_src2_prelim[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[12]~13_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(12));

-- Location: LCCOMB_X54_Y44_N8
\inst|cpu|Add8|auto_generated|_~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(12),
	combout => \inst|cpu|Add8|auto_generated|_~37_combout\);

-- Location: LCCOMB_X54_Y44_N18
\inst|cpu|Add8|auto_generated|_~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(12),
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|Add8|auto_generated|_~37_combout\,
	datad => \inst|cpu|E_ctrl_alu_subtract~q\,
	combout => \inst|cpu|Add8|auto_generated|_~38_combout\);

-- Location: LCCOMB_X54_Y44_N12
\inst|cpu|E_src2[12]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(12),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_prelim\(12),
	combout => \inst|cpu|E_src2[12]~36_combout\);

-- Location: LCCOMB_X54_Y44_N14
\inst|cpu|E_src2[12]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[12]~36_combout\,
	combout => \inst|cpu|E_src2[12]~37_combout\);

-- Location: LCCOMB_X52_Y40_N2
\inst|cpu|E_alu_result[12]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(0),
	datab => \inst|cpu|E_src1[12]~20_combout\,
	datac => \inst|cpu|E_compare_op\(1),
	datad => \inst|cpu|E_src2[12]~37_combout\,
	combout => \inst|cpu|E_alu_result[12]~52_combout\);

-- Location: LCCOMB_X52_Y40_N20
\inst|cpu|E_alu_result[12]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_extra_pc\(10),
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_result[12]~52_combout\,
	combout => \inst|cpu|E_alu_result[12]~53_combout\);

-- Location: LCCOMB_X52_Y40_N6
\inst|cpu|E_alu_result[12]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Add8|auto_generated|result_int[13]~26_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|E_alu_result[12]~53_combout\,
	combout => \inst|cpu|E_alu_result[12]~54_combout\);

-- Location: FF_X52_Y40_N7
\inst|cpu|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[12]~54_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(12));

-- Location: LCCOMB_X54_Y40_N20
\inst|cpu|M_wr_data_unfiltered[12]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(12),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datad => \inst|cpu|M_alu_result\(12),
	combout => \inst|cpu|M_wr_data_unfiltered[12]~44_combout\);

-- Location: LCCOMB_X54_Y40_N14
\inst|cpu|M_wr_data_unfiltered[12]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(12),
	datab => \inst|cpu|M_wr_data_unfiltered[12]~44_combout\,
	datac => \inst|cpu|M_shift_rot_result\(12),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\);

-- Location: LCCOMB_X52_Y40_N16
\inst|cpu|E_src1[12]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_prelim\(12),
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|M_wr_data_unfiltered[12]~45_combout\,
	combout => \inst|cpu|E_src1[12]~20_combout\);

-- Location: FF_X52_Y40_N17
\inst|cpu|M_ci_multi_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1[12]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_src1\(12));

-- Location: LCCOMB_X58_Y40_N10
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(5) = \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26) $ (\inst|cpu|M_ci_multi_src1\(12) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(26),
	datab => \inst|cpu|M_ci_multi_src1\(12),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[0]~5_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output[5]~9_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(5));

-- Location: LCCOMB_X59_Y43_N18
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_6|stage_output[0]~9_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[0]~14_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\);

-- Location: LCCOMB_X59_Y41_N22
\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(5) = \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\ $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_4|stage_output[0]~3_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_3|stage_output[0]~3_combout\,
	datac => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output[1]~15_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_2|stage_output[0]~2_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(5));

-- Location: LCCOMB_X60_Y44_N16
\inst|crc_custom|wrapper_wiring|crc_value~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~19_combout\ = (!\inst|cpu|M_iw\(7) & (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[4]~9_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_6|stage_output\(0),
	datac => \inst|cpu|M_iw\(7),
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_2|stage_output[0]~0_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~19_combout\);

-- Location: LCCOMB_X60_Y44_N2
\inst|crc_custom|wrapper_wiring|crc_value~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~20_combout\ = (\inst|cpu|M_iw\(6) & ((\inst|crc_custom|wrapper_wiring|crc_value~19_combout\) # ((\inst|cpu|M_iw\(7) & \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(7),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block3|bit_7|stage_output\(5),
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|crc_value~19_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~20_combout\);

-- Location: LCCOMB_X59_Y44_N2
\inst|crc_custom|wrapper_wiring|crc_value~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~21_combout\ = (\inst|crc_custom|wrapper_wiring|crc_value~20_combout\) # ((\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((!\inst|cpu|M_iw\(6) & 
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(6),
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_7|stage_output\(5),
	datac => \inst|crc_custom|wrapper_wiring|crc_value~20_combout\,
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~21_combout\);

-- Location: FF_X59_Y44_N3
\inst|crc_custom|wrapper_wiring|crc_value[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(5));

-- Location: LCCOMB_X59_Y44_N20
\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~2_combout\ = \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|crc_value\(5) $ 
-- (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\ $ (\inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~0_combout\,
	datab => \inst|crc_custom|wrapper_wiring|crc_value\(5),
	datac => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_5|stage_output[0]~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|cascade_block0|bit_7|stage_output[12]~6_combout\,
	combout => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~2_combout\);

-- Location: LCCOMB_X59_Y44_N30
\inst|crc_custom|wrapper_wiring|crc_value~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|crc_value~66_combout\ = (\inst|crc_custom|wrapper_wiring|always0~1_combout\) # ((\inst|cpu|M_iw\(6) & (\inst|crc_custom|wrapper_wiring|crc_value~65_combout\)) # (!\inst|cpu|M_iw\(6) & 
-- ((\inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|crc_value~65_combout\,
	datab => \inst|crc_custom|wrapper_wiring|cascade_block1|bit_2|stage_output[16]~2_combout\,
	datac => \inst|cpu|M_iw\(6),
	datad => \inst|crc_custom|wrapper_wiring|always0~1_combout\,
	combout => \inst|crc_custom|wrapper_wiring|crc_value~66_combout\);

-- Location: FF_X59_Y44_N31
\inst|crc_custom|wrapper_wiring|crc_value[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|crc_value~66_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|crc_value\(21));

-- Location: LCCOMB_X55_Y44_N2
\inst|crc_custom|wrapper_wiring|readdata[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[10]~23_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(21),
	combout => \inst|crc_custom|wrapper_wiring|readdata[10]~23_combout\);

-- Location: FF_X55_Y44_N3
\inst|crc_custom|wrapper_wiring|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[10]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(10));

-- Location: LCCOMB_X55_Y44_N26
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(10) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(10),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(10));

-- Location: FF_X55_Y44_N27
\inst|cpu|M_ci_multi_result_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(10));

-- Location: LCCOMB_X40_Y38_N22
\inst|rsp_xbar_mux_001|src_payload~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~51_combout\ = (\inst|rsp_xbar_demux|src1_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(26))))) # 
-- (!\inst|rsp_xbar_demux|src1_valid~combout\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|sdram_controller|za_data\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(26),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	combout => \inst|rsp_xbar_mux_001|src_payload~51_combout\);

-- Location: FF_X40_Y38_N23
\inst|cpu|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~51_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(26));

-- Location: IOIBUF_X0_Y27_N22
\SDRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(10),
	o => \SDRAM_DQ[10]~input_o\);

-- Location: FF_X0_Y27_N24
\inst|sdram_controller|za_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[10]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(10));

-- Location: LCCOMB_X46_Y42_N0
\inst|rsp_xbar_mux_001|src_payload~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~48_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \inst|rsp_xbar_mux_001|src_payload~48_combout\);

-- Location: LCCOMB_X46_Y42_N16
\inst|rsp_xbar_mux_001|src_payload~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~50_combout\ = (\inst|rsp_xbar_mux_001|src_payload~49_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~48_combout\) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & \inst|sdram_controller|za_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~49_combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(10),
	datad => \inst|rsp_xbar_mux_001|src_payload~48_combout\,
	combout => \inst|rsp_xbar_mux_001|src_payload~50_combout\);

-- Location: FF_X46_Y42_N17
\inst|cpu|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~50_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(10));

-- Location: LCCOMB_X46_Y40_N14
\inst|cpu|av_ld_data_aligned_or_div[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ld_align_sh16~combout\,
	datab => \inst|cpu|d_readdata_d1\(26),
	datad => \inst|cpu|d_readdata_d1\(10),
	combout => \inst|cpu|av_ld_data_aligned_or_div[10]~10_combout\);

-- Location: FF_X46_Y40_N15
\inst|cpu|av_ld_data_aligned_or_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(10));

-- Location: LCCOMB_X54_Y40_N28
\inst|cpu|M_wr_data_unfiltered[10]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_alu_result\(10),
	datad => \inst|cpu|av_ld_data_aligned_or_div\(10),
	combout => \inst|cpu|M_wr_data_unfiltered[10]~48_combout\);

-- Location: LCCOMB_X54_Y40_N22
\inst|cpu|M_wr_data_unfiltered[10]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(10),
	datab => \inst|cpu|M_ci_multi_result_d1\(10),
	datac => \inst|cpu|M_wr_data_unfiltered[10]~48_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\);

-- Location: LCCOMB_X54_Y42_N18
\inst|cpu|E_src1_prelim[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(10),
	combout => \inst|cpu|E_src1_prelim[10]~11_combout\);

-- Location: FF_X54_Y42_N19
\inst|cpu|E_src1_prelim[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[10]~11_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(10));

-- Location: LCCOMB_X54_Y42_N22
\inst|cpu|E_src1[10]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[10]~49_combout\,
	datad => \inst|cpu|E_src1_prelim\(10),
	combout => \inst|cpu|E_src1[10]~22_combout\);

-- Location: LCCOMB_X50_Y39_N4
\inst|cpu|E_alu_result[10]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[10]~47_combout\,
	datab => \inst|cpu|Add8|auto_generated|result_int[11]~22_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[10]~48_combout\);

-- Location: FF_X50_Y39_N5
\inst|cpu|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[10]~48_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(10));

-- Location: LCCOMB_X48_Y37_N30
\inst|cmd_xbar_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(46) = (\inst|cmd_xbar_mux|saved_grant\(0) & (!\inst|cpu|ic_fill_line\(5) & ((!\inst|cmd_xbar_mux|saved_grant\(1)) # (!\inst|cpu|M_alu_result\(10))))) # (!\inst|cmd_xbar_mux|saved_grant\(0) & 
-- (((!\inst|cmd_xbar_mux|saved_grant\(1)) # (!\inst|cpu|M_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|cpu|ic_fill_line\(5),
	datac => \inst|cpu|M_alu_result\(10),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_data\(46));

-- Location: LCCOMB_X45_Y38_N2
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(6),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26_combout\);

-- Location: FF_X45_Y38_N3
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[6]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X45_Y38_N30
\inst|rsp_xbar_mux|src_data[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(6) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(6)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(6),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux|src_data\(6));

-- Location: FF_X45_Y38_N31
\inst|cpu|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(6));

-- Location: LCCOMB_X53_Y44_N14
\inst|cpu|F_iw[6]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[6]~33_combout\);

-- Location: FF_X53_Y44_N15
\inst|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[6]~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(6));

-- Location: FF_X56_Y39_N9
\inst|cpu|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(6));

-- Location: LCCOMB_X56_Y39_N10
\inst|cpu|M_ienable_reg_irq16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_wrctl_inst~q\,
	datab => \inst|cpu|E_iw\(6),
	datac => \inst|cpu|E_iw\(8),
	datad => \inst|cpu|E_iw\(7),
	combout => \inst|cpu|M_ienable_reg_irq16~0_combout\);

-- Location: LCCOMB_X56_Y39_N20
\inst|cpu|M_ienable_reg_irq16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_status_reg_pie~0_combout\,
	datad => \inst|cpu|M_ienable_reg_irq16~0_combout\,
	combout => \inst|cpu|M_ienable_reg_irq16~1_combout\);

-- Location: FF_X56_Y39_N5
\inst|cpu|M_ienable_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ienable_reg_irq1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|M_ienable_reg_irq16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ienable_reg_irq1~q\);

-- Location: LCCOMB_X56_Y39_N24
\inst|cpu|D_control_reg_rddata_muxed[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_control_reg_rddata_muxed[16]~0_combout\,
	datab => \inst|cpu|M_ienable_reg_irq1~q\,
	datac => \inst|cpu|M_ipending_reg_irq1~q\,
	datad => \inst|cpu|D_iw\(8),
	combout => \inst|cpu|D_control_reg_rddata_muxed[1]~2_combout\);

-- Location: FF_X56_Y39_N25
\inst|cpu|E_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_control_reg_rddata_muxed[1]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_control_reg_rddata\(1));

-- Location: LCCOMB_X56_Y39_N18
\inst|cpu|E_wrctl_data_ienable_reg_irq1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \inst|cpu|E_ctrl_rdctl_inst~q\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|E_control_reg_rddata\(1),
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq1~0_combout\);

-- Location: LCCOMB_X48_Y39_N24
\inst|cpu|E_wrctl_data_ienable_reg_irq1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_wrctl_data_ienable_reg_irq1~1_combout\,
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_wrctl_data_ienable_reg_irq1~0_combout\,
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\);

-- Location: FF_X48_Y39_N25
\inst|cpu|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_wrctl_data_ienable_reg_irq1~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(1));

-- Location: LCCOMB_X48_Y39_N20
\inst|cpu|M_ld_align_sh16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_alu_result\(1),
	combout => \inst|cpu|M_ld_align_sh16~combout\);

-- Location: LCCOMB_X43_Y39_N8
\inst|cpu|av_ld_data_aligned_or_div[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(7),
	datab => \inst|cpu|M_ld_align_sh16~combout\,
	datad => \inst|cpu|d_readdata_d1\(23),
	combout => \inst|cpu|av_ld_data_aligned_or_div[7]~7_combout\);

-- Location: FF_X43_Y39_N9
\inst|cpu|av_ld_data_aligned_or_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[7]~7_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(7));

-- Location: LCCOMB_X43_Y39_N30
\inst|cpu|M_wr_data_unfiltered[7]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_shift_rot_result\(7),
	datac => \inst|cpu|av_ld_data_aligned_or_div\(7),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[7]~2_combout\);

-- Location: LCCOMB_X53_Y42_N24
\inst|cpu|Add8|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[4]~0_combout\,
	datab => \inst|cpu|Add8|auto_generated|_~1_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[4]~9\,
	combout => \inst|cpu|Add8|auto_generated|result_int[5]~10_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X53_Y42_N26
\inst|cpu|Add8|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~52_combout\,
	datab => \inst|cpu|E_src1[5]~27_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[5]~11\,
	combout => \inst|cpu|Add8|auto_generated|result_int[6]~12_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X53_Y42_N28
\inst|cpu|Add8|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~50_combout\,
	datab => \inst|cpu|E_src1[6]~26_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[6]~13\,
	combout => \inst|cpu|Add8|auto_generated|result_int[7]~14_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X53_Y42_N30
\inst|cpu|Add8|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~48_combout\,
	datab => \inst|cpu|E_src1[7]~25_combout\,
	datad => VCC,
	cin => \inst|cpu|Add8|auto_generated|result_int[7]~15\,
	combout => \inst|cpu|Add8|auto_generated|result_int[8]~16_combout\,
	cout => \inst|cpu|Add8|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X55_Y37_N26
\inst|cpu|D_extra_pc[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(5),
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|D_br_taken_waddr_partial\(5),
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[5]~21_combout\);

-- Location: FF_X55_Y37_N27
\inst|cpu|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[5]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(5));

-- Location: LCCOMB_X52_Y42_N24
\inst|cpu|E_src2_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(7),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \inst|cpu|E_src2_prelim[7]~8_combout\);

-- Location: FF_X52_Y42_N25
\inst|cpu|E_src2_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[7]~8_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(7));

-- Location: LCCOMB_X53_Y43_N4
\inst|cpu|D_src2_imm[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(13),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[7]~25_combout\);

-- Location: FF_X53_Y43_N5
\inst|cpu|E_src2_imm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[7]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(7));

-- Location: LCCOMB_X50_Y40_N24
\inst|cpu|E_src2[7]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_imm\(7),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[7]~42_combout\);

-- Location: LCCOMB_X50_Y40_N26
\inst|cpu|E_src2[7]~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_prelim\(7),
	datac => \inst|cpu|E_src2[7]~42_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	combout => \inst|cpu|E_src2[7]~43_combout\);

-- Location: LCCOMB_X56_Y42_N8
\inst|cpu|E_alu_result[7]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src2[7]~43_combout\,
	datac => \inst|cpu|E_src1[7]~25_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[7]~61_combout\);

-- Location: LCCOMB_X52_Y42_N16
\inst|cpu|E_alu_result[7]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_extra_pc\(5),
	datad => \inst|cpu|E_alu_result[7]~61_combout\,
	combout => \inst|cpu|E_alu_result[7]~62_combout\);

-- Location: LCCOMB_X52_Y42_N14
\inst|cpu|E_alu_result[7]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[8]~16_combout\,
	datad => \inst|cpu|E_alu_result[7]~62_combout\,
	combout => \inst|cpu|E_alu_result[7]~63_combout\);

-- Location: FF_X52_Y42_N15
\inst|cpu|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[7]~63_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(7));

-- Location: LCCOMB_X56_Y44_N0
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(7) = (\inst|crc_custom|wrapper_wiring|readdata\(7) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(7),
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(7));

-- Location: FF_X56_Y44_N1
\inst|cpu|M_ci_multi_result_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(7));

-- Location: LCCOMB_X52_Y42_N8
\inst|cpu|M_wr_data_unfiltered[7]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[7]~2_combout\,
	datac => \inst|cpu|M_alu_result\(7),
	datad => \inst|cpu|M_ci_multi_result_d1\(7),
	combout => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\);

-- Location: FF_X52_Y42_N9
\inst|cpu|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(7));

-- Location: LCCOMB_X52_Y41_N2
\inst|cpu|E_src1_prelim[7]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|W_wr_data\(7),
	combout => \inst|cpu|E_src1_prelim[7]~8_combout\);

-- Location: FF_X52_Y41_N3
\inst|cpu|E_src1_prelim[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[7]~8_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(7));

-- Location: LCCOMB_X52_Y42_N22
\inst|cpu|E_src1[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(7),
	combout => \inst|cpu|E_src1[7]~25_combout\);

-- Location: LCCOMB_X53_Y44_N8
\inst|cpu|E_src2[8]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[8]~40_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	combout => \inst|cpu|E_src2[8]~41_combout\);

-- Location: LCCOMB_X54_Y41_N0
\inst|cpu|E_alu_result[8]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[8]~24_combout\,
	datac => \inst|cpu|E_src2[8]~41_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[8]~58_combout\);

-- Location: LCCOMB_X54_Y41_N18
\inst|cpu|E_alu_result[8]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(6),
	datab => \inst|cpu|E_ctrl_retaddr~q\,
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_result[8]~58_combout\,
	combout => \inst|cpu|E_alu_result[8]~59_combout\);

-- Location: LCCOMB_X54_Y41_N20
\inst|cpu|E_alu_result[8]~60\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[9]~18_combout\,
	datad => \inst|cpu|E_alu_result[8]~59_combout\,
	combout => \inst|cpu|E_alu_result[8]~60_combout\);

-- Location: FF_X54_Y41_N21
\inst|cpu|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[8]~60_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(8));

-- Location: LCCOMB_X49_Y38_N12
\inst|cmd_xbar_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(44) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|M_alu_result\(8)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cpu|ic_fill_line\(3))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (((\inst|cmd_xbar_mux|saved_grant\(0) & 
-- \inst|cpu|ic_fill_line\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cpu|M_alu_result\(8),
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cpu|ic_fill_line\(3),
	combout => \inst|cmd_xbar_mux|src_data\(44));

-- Location: LCCOMB_X46_Y42_N18
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[22]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(22),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[22]~20_combout\);

-- Location: FF_X46_Y42_N19
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[22]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X46_Y42_N4
\inst|rsp_xbar_mux_001|src_payload~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~88_combout\ = (\inst|rsp_xbar_mux_001|src_payload~64_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_mux_001|src_payload~64_combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	combout => \inst|rsp_xbar_mux_001|src_payload~88_combout\);

-- Location: FF_X46_Y42_N5
\inst|cpu|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~88_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(22));

-- Location: LCCOMB_X45_Y38_N8
\inst|rsp_xbar_mux_001|src_payload~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~77_combout\ = (\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(6)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|sdram_controller|za_data\(6))))) # (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(6),
	datad => \inst|sdram_controller|za_data\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~77_combout\);

-- Location: LCCOMB_X45_Y38_N24
\inst|rsp_xbar_mux_001|src_payload~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~78_combout\ = (\inst|rsp_xbar_mux_001|src_payload~76_combout\) # ((\inst|rsp_xbar_mux_001|src_payload~77_combout\) # ((\inst|rsp_xbar_demux|src1_valid~combout\ & 
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|src_payload~76_combout\,
	datab => \inst|rsp_xbar_mux_001|src_payload~77_combout\,
	datac => \inst|rsp_xbar_demux|src1_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \inst|rsp_xbar_mux_001|src_payload~78_combout\);

-- Location: FF_X45_Y38_N25
\inst|cpu|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~78_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(6));

-- Location: LCCOMB_X45_Y38_N16
\inst|cpu|av_ld_data_aligned_or_div[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ld_align_sh16~combout\,
	datab => \inst|cpu|d_readdata_d1\(22),
	datad => \inst|cpu|d_readdata_d1\(6),
	combout => \inst|cpu|av_ld_data_aligned_or_div[6]~6_combout\);

-- Location: LCCOMB_X47_Y38_N4
\inst|rsp_xbar_mux_001|src_payload~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~71_combout\ = (\inst|rsp_xbar_demux_001|src1_valid~combout\ & ((\inst|sdram_controller|za_data\(30)) # ((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(30) & 
-- \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\)))) # (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (((\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(30) & \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \inst|sdram_controller|za_data\(30),
	datac => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_payload\(30),
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~71_combout\);

-- Location: LCCOMB_X47_Y38_N10
\inst|rsp_xbar_mux_001|src_payload~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~89_combout\ = (\inst|rsp_xbar_mux_001|src_payload~71_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|rsp_xbar_mux_001|src_payload~71_combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	combout => \inst|rsp_xbar_mux_001|src_payload~89_combout\);

-- Location: FF_X47_Y38_N11
\inst|cpu|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~89_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(30));

-- Location: LCCOMB_X46_Y40_N24
\inst|cpu|av_ld_data_aligned_or_div[14]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(14),
	datab => \inst|cpu|d_readdata_d1\(30),
	datad => \inst|cpu|M_ld_align_sh16~combout\,
	combout => \inst|cpu|av_ld_data_aligned_or_div[14]~14_combout\);

-- Location: FF_X45_Y38_N17
\inst|cpu|av_ld_data_aligned_or_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[6]~6_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(6));

-- Location: LCCOMB_X45_Y38_N20
\inst|cpu|M_wr_data_unfiltered[6]~54\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(6),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(6),
	combout => \inst|cpu|M_wr_data_unfiltered[6]~54_combout\);

-- Location: LCCOMB_X55_Y40_N12
\inst|cpu|M_shift_rot_result[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(5),
	datab => \inst|cpu|M_shift_rot_result\(7),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[6]~7_combout\);

-- Location: FF_X55_Y40_N13
\inst|cpu|M_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[6]~7_combout\,
	asdata => \inst|cpu|E_src1[6]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(6));

-- Location: LCCOMB_X58_Y44_N2
\inst|crc_custom|wrapper_wiring|readdata[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[6]~26_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(25),
	combout => \inst|crc_custom|wrapper_wiring|readdata[6]~26_combout\);

-- Location: FF_X58_Y44_N3
\inst|crc_custom|wrapper_wiring|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[6]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(6));

-- Location: LCCOMB_X58_Y44_N8
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(6) = (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & (!\inst|cpu|M_iw\(9) & \inst|crc_custom|wrapper_wiring|readdata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datac => \inst|cpu|M_iw\(9),
	datad => \inst|crc_custom|wrapper_wiring|readdata\(6),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(6));

-- Location: FF_X58_Y44_N9
\inst|cpu|M_ci_multi_result_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(6));

-- Location: LCCOMB_X50_Y42_N30
\inst|cpu|M_wr_data_unfiltered[6]~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[6]~54_combout\,
	datac => \inst|cpu|M_shift_rot_result\(6),
	datad => \inst|cpu|M_ci_multi_result_d1\(6),
	combout => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\);

-- Location: FF_X50_Y42_N31
\inst|cpu|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(6));

-- Location: LCCOMB_X50_Y41_N12
\inst|cpu|E_src1_prelim[6]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(6),
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \inst|cpu|E_src1_prelim[6]~7_combout\);

-- Location: FF_X50_Y41_N13
\inst|cpu|E_src1_prelim[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[6]~7_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(6));

-- Location: LCCOMB_X50_Y41_N24
\inst|cpu|E_src1[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(6),
	combout => \inst|cpu|E_src1[6]~26_combout\);

-- Location: LCCOMB_X53_Y43_N14
\inst|cpu|D_src2_imm[6]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(12),
	datab => \inst|cpu|D_iw\(2),
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[6]~26_combout\);

-- Location: FF_X53_Y43_N15
\inst|cpu|E_src2_imm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[6]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(6));

-- Location: LCCOMB_X53_Y42_N6
\inst|cpu|E_src2[6]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_src2_imm\(6),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[6]~44_combout\);

-- Location: LCCOMB_X50_Y42_N6
\inst|cpu|E_src2[6]~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(6),
	datab => \inst|cpu|M_wr_data_unfiltered[6]~55_combout\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[6]~44_combout\,
	combout => \inst|cpu|E_src2[6]~45_combout\);

-- Location: LCCOMB_X56_Y42_N2
\inst|cpu|E_alu_result[6]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[6]~26_combout\,
	datac => \inst|cpu|E_src2[6]~45_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[6]~64_combout\);

-- Location: LCCOMB_X49_Y40_N8
\inst|cpu|E_alu_result[6]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_extra_pc\(4),
	datad => \inst|cpu|E_alu_result[6]~64_combout\,
	combout => \inst|cpu|E_alu_result[6]~65_combout\);

-- Location: LCCOMB_X49_Y40_N6
\inst|cpu|E_alu_result[6]~66\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datab => \inst|cpu|E_alu_result[6]~65_combout\,
	datad => \inst|cpu|Add8|auto_generated|result_int[7]~14_combout\,
	combout => \inst|cpu|E_alu_result[6]~66_combout\);

-- Location: FF_X49_Y40_N7
\inst|cpu|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[6]~66_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(6));

-- Location: LCCOMB_X49_Y40_N30
\inst|cmd_xbar_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(42) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|M_alu_result\(6)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cpu|ic_fill_line\(1))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & (\inst|cmd_xbar_mux|saved_grant\(0) & 
-- (\inst|cpu|ic_fill_line\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cpu|ic_fill_line\(1),
	datad => \inst|cpu|M_alu_result\(6),
	combout => \inst|cmd_xbar_mux|src_data\(42));

-- Location: LCCOMB_X47_Y43_N12
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[9]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(9),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[9]~15_combout\);

-- Location: FF_X47_Y43_N13
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[9]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X47_Y39_N28
\inst|rsp_xbar_mux|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(9) = (\inst|sdram_controller|za_data\(9) & ((\inst|rsp_xbar_demux_001|src0_valid~combout\) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|sdram_controller|za_data\(9) & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_data\(9),
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(9));

-- Location: FF_X47_Y39_N29
\inst|cpu|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(9));

-- Location: LCCOMB_X52_Y39_N22
\inst|cpu|F_iw[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	combout => \inst|cpu|F_iw[3]~17_combout\);

-- Location: FF_X52_Y39_N23
\inst|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[3]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(3));

-- Location: LCCOMB_X56_Y38_N12
\inst|cpu|Equal4~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~2_combout\,
	datac => \inst|cpu|D_iw\(3),
	datad => \inst|cpu|D_iw\(5),
	combout => \inst|cpu|Equal4~3_combout\);

-- Location: FF_X56_Y38_N13
\inst|cpu|E_ctrl_custom_multi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Equal4~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_custom_multi~q\);

-- Location: FF_X48_Y39_N29
\inst|cpu|M_ctrl_custom_multi\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_ctrl_custom_multi~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_custom_multi~q\);

-- Location: FF_X57_Y37_N27
\inst|cpu|E_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_shift_rot~q\);

-- Location: LCCOMB_X48_Y39_N2
\inst|cpu|M_ctrl_shift_rot~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_ctrl_shift_rot~q\,
	combout => \inst|cpu|M_ctrl_shift_rot~feeder_combout\);

-- Location: FF_X48_Y39_N3
\inst|cpu|M_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ctrl_shift_rot~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_shift_rot~q\);

-- Location: LCCOMB_X48_Y39_N28
\inst|cpu|M_wr_data_unfiltered[30]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|av_ld_or_div_done~q\,
	datac => \inst|cpu|M_ctrl_custom_multi~q\,
	datad => \inst|cpu|M_ctrl_shift_rot~q\,
	combout => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\);

-- Location: LCCOMB_X54_Y40_N30
\inst|cpu|M_shift_rot_result[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(13),
	datad => \inst|cpu|M_shift_rot_result\(15),
	combout => \inst|cpu|M_shift_rot_result[14]~15_combout\);

-- Location: FF_X54_Y40_N31
\inst|cpu|M_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[14]~15_combout\,
	asdata => \inst|cpu|E_src1[14]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(14));

-- Location: LCCOMB_X56_Y43_N14
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(14) = (\inst|crc_custom|wrapper_wiring|readdata\(14) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(14),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(14));

-- Location: FF_X56_Y43_N15
\inst|cpu|M_ci_multi_result_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(14));

-- Location: LCCOMB_X50_Y42_N16
\inst|cpu|M_wr_data_unfiltered[14]~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[14]~40_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datac => \inst|cpu|M_shift_rot_result\(14),
	datad => \inst|cpu|M_ci_multi_result_d1\(14),
	combout => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\);

-- Location: LCCOMB_X54_Y42_N0
\inst|cpu|E_src1_prelim[14]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(14),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \inst|cpu|E_src1_prelim[14]~15_combout\);

-- Location: FF_X54_Y42_N1
\inst|cpu|E_src1_prelim[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[14]~15_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(14));

-- Location: LCCOMB_X54_Y42_N4
\inst|cpu|E_src1[14]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	datad => \inst|cpu|E_src1_prelim\(14),
	combout => \inst|cpu|E_src1[14]~18_combout\);

-- Location: LCCOMB_X54_Y37_N14
\inst|cpu|D_extra_pc[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|D_pc_plus_one\(12),
	datac => \inst|cpu|Add1~6_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[12]~13_combout\);

-- Location: FF_X54_Y37_N15
\inst|cpu|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[12]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(12));

-- Location: LCCOMB_X50_Y42_N14
\inst|cpu|D_src2_imm[14]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(20),
	combout => \inst|cpu|D_src2_imm[14]~18_combout\);

-- Location: FF_X50_Y42_N15
\inst|cpu|E_src2_imm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[14]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(14));

-- Location: LCCOMB_X50_Y42_N26
\inst|cpu|E_src2[14]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_prelim\(14),
	datac => \inst|cpu|E_src2_imm\(14),
	combout => \inst|cpu|E_src2[14]~26_combout\);

-- Location: LCCOMB_X50_Y42_N20
\inst|cpu|E_src2[14]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|M_wr_data_unfiltered[14]~41_combout\,
	datac => \inst|cpu|E_src2[14]~26_combout\,
	datad => \inst|cpu|E_src2_hazard_M~q\,
	combout => \inst|cpu|E_src2[14]~27_combout\);

-- Location: LCCOMB_X57_Y40_N14
\inst|cpu|E_alu_result[14]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[14]~18_combout\,
	datab => \inst|cpu|E_compare_op\(1),
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src2[14]~27_combout\,
	combout => \inst|cpu|E_alu_result[14]~37_combout\);

-- Location: LCCOMB_X57_Y40_N24
\inst|cpu|E_alu_result[14]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_extra_pc\(12),
	datac => \inst|cpu|E_alu_result[14]~37_combout\,
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[14]~38_combout\);

-- Location: LCCOMB_X57_Y40_N6
\inst|cpu|E_alu_result[14]~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[15]~30_combout\,
	datad => \inst|cpu|E_alu_result[14]~38_combout\,
	combout => \inst|cpu|E_alu_result[14]~39_combout\);

-- Location: FF_X57_Y40_N7
\inst|cpu|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[14]~39_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(14));

-- Location: LCCOMB_X54_Y38_N30
\inst|cpu|E_alu_result[13]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[13]~41_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[14]~28_combout\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[13]~42_combout\);

-- Location: FF_X54_Y38_N31
\inst|cpu|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[13]~42_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(13));

-- Location: LCCOMB_X43_Y40_N2
\inst|addr_router_001|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~3_combout\ = (!\inst|cpu|M_alu_result\(14) & !\inst|cpu|M_alu_result\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_alu_result\(14),
	datac => \inst|cpu|M_alu_result\(13),
	combout => \inst|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X49_Y39_N12
\inst|cpu|E_alu_result[20]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[20]~22_combout\,
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_ctrl_retaddr~q\,
	datad => \inst|cpu|E_extra_pc\(18),
	combout => \inst|cpu|E_alu_result[20]~23_combout\);

-- Location: LCCOMB_X49_Y39_N30
\inst|cpu|E_alu_result[20]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datab => \inst|cpu|Add8|auto_generated|result_int[21]~42_combout\,
	datad => \inst|cpu|E_alu_result[20]~23_combout\,
	combout => \inst|cpu|E_alu_result[20]~24_combout\);

-- Location: FF_X49_Y39_N31
\inst|cpu|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[20]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(20));

-- Location: LCCOMB_X49_Y39_N24
\inst|cpu|D_extra_pc[19]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(19),
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|Add1~20_combout\,
	combout => \inst|cpu|D_extra_pc[19]~6_combout\);

-- Location: FF_X49_Y39_N25
\inst|cpu|E_extra_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[19]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(19));

-- Location: LCCOMB_X49_Y39_N0
\inst|cpu|E_alu_result[21]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result[21]~19_combout\,
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_ctrl_retaddr~q\,
	datad => \inst|cpu|E_extra_pc\(19),
	combout => \inst|cpu|E_alu_result[21]~20_combout\);

-- Location: LCCOMB_X49_Y39_N4
\inst|cpu|E_alu_result[21]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[22]~44_combout\,
	datad => \inst|cpu|E_alu_result[21]~20_combout\,
	combout => \inst|cpu|E_alu_result[21]~21_combout\);

-- Location: FF_X49_Y39_N5
\inst|cpu|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[21]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(21));

-- Location: LCCOMB_X43_Y40_N8
\inst|addr_router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~1_combout\ = (!\inst|cpu|M_alu_result\(22) & (!\inst|cpu|M_alu_result\(20) & (!\inst|cpu|M_alu_result\(19) & !\inst|cpu|M_alu_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(22),
	datab => \inst|cpu|M_alu_result\(20),
	datac => \inst|cpu|M_alu_result\(19),
	datad => \inst|cpu|M_alu_result\(21),
	combout => \inst|addr_router_001|Equal1~1_combout\);

-- Location: FF_X50_Y40_N9
\inst|cpu|E_src2_imm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[15]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(15));

-- Location: LCCOMB_X50_Y40_N12
\inst|cpu|E_src2[15]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_imm\(15),
	datac => \inst|cpu|E_src2_prelim\(15),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[15]~24_combout\);

-- Location: LCCOMB_X50_Y40_N22
\inst|cpu|E_src2[15]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2[15]~24_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	combout => \inst|cpu|E_src2[15]~25_combout\);

-- Location: LCCOMB_X57_Y40_N2
\inst|cpu|E_alu_result[15]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[15]~17_combout\,
	datab => \inst|cpu|E_src2[15]~25_combout\,
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_compare_op\(1),
	combout => \inst|cpu|E_alu_result[15]~34_combout\);

-- Location: FF_X53_Y36_N1
\inst|cpu|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(13));

-- Location: LCCOMB_X54_Y37_N12
\inst|cpu|D_extra_pc[13]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|D_pc_plus_one\(13),
	datad => \inst|cpu|Add1~8_combout\,
	combout => \inst|cpu|D_extra_pc[13]~12_combout\);

-- Location: FF_X54_Y37_N13
\inst|cpu|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[13]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(13));

-- Location: LCCOMB_X57_Y40_N28
\inst|cpu|E_alu_result[15]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_alu_result[15]~34_combout\,
	datac => \inst|cpu|E_extra_pc\(13),
	datad => \inst|cpu|E_ctrl_logic~q\,
	combout => \inst|cpu|E_alu_result[15]~35_combout\);

-- Location: LCCOMB_X57_Y40_N4
\inst|cpu|E_alu_result[15]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datab => \inst|cpu|Add8|auto_generated|result_int[16]~32_combout\,
	datad => \inst|cpu|E_alu_result[15]~35_combout\,
	combout => \inst|cpu|E_alu_result[15]~36_combout\);

-- Location: FF_X57_Y40_N5
\inst|cpu|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[15]~36_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(15));

-- Location: LCCOMB_X53_Y38_N14
\inst|cpu|D_extra_pc[15]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(15),
	datab => \inst|cpu|Add1~12_combout\,
	datac => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[15]~10_combout\);

-- Location: FF_X53_Y38_N15
\inst|cpu|E_extra_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[15]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(15));

-- Location: LCCOMB_X53_Y38_N28
\inst|cpu|E_alu_result[17]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[17]~21_combout\,
	datab => \inst|cpu|E_compare_op\(1),
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src1[17]~15_combout\,
	combout => \inst|cpu|E_alu_result[17]~31_combout\);

-- Location: LCCOMB_X53_Y38_N8
\inst|cpu|E_alu_result[17]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_extra_pc\(15),
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_alu_result[17]~31_combout\,
	combout => \inst|cpu|E_alu_result[17]~32_combout\);

-- Location: LCCOMB_X52_Y41_N16
\inst|cpu|E_alu_result[17]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_alu_result[17]~32_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	datad => \inst|cpu|Add8|auto_generated|result_int[18]~36_combout\,
	combout => \inst|cpu|E_alu_result[17]~33_combout\);

-- Location: FF_X52_Y41_N17
\inst|cpu|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[17]~33_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(17));

-- Location: LCCOMB_X45_Y40_N26
\inst|addr_router_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~2_combout\ = (!\inst|cpu|M_alu_result\(16) & (!\inst|cpu|M_alu_result\(15) & (!\inst|cpu|M_alu_result\(17) & !\inst|cpu|M_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(16),
	datab => \inst|cpu|M_alu_result\(15),
	datac => \inst|cpu|M_alu_result\(17),
	datad => \inst|cpu|M_alu_result\(18),
	combout => \inst|addr_router_001|Equal1~2_combout\);

-- Location: LCCOMB_X43_Y40_N4
\inst|addr_router_001|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~4_combout\ = (\inst|addr_router_001|Equal1~0_combout\ & (\inst|addr_router_001|Equal1~3_combout\ & (\inst|addr_router_001|Equal1~1_combout\ & \inst|addr_router_001|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~0_combout\,
	datab => \inst|addr_router_001|Equal1~3_combout\,
	datac => \inst|addr_router_001|Equal1~1_combout\,
	datad => \inst|addr_router_001|Equal1~2_combout\,
	combout => \inst|addr_router_001|Equal1~4_combout\);

-- Location: LCCOMB_X45_Y37_N30
\inst|addr_router_001|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal4~1_combout\ = (\inst|addr_router_001|Equal4~0_combout\ & (\inst|addr_router_001|Equal1~4_combout\ & (\inst|addr_router_001|Equal2~1_combout\ & \inst|addr_router_001|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal4~0_combout\,
	datab => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|addr_router_001|Equal2~1_combout\,
	datad => \inst|addr_router_001|Equal0~0_combout\,
	combout => \inst|addr_router_001|Equal4~1_combout\);

-- Location: LCCOMB_X45_Y36_N20
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\inst|jtag_uart|av_waitrequest~q\ & (!\inst|cpu_data_master_translator|read_accepted~q\ & (\inst|addr_router_001|Equal4~1_combout\ & 
-- \inst|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|av_waitrequest~q\,
	datab => \inst|cpu_data_master_translator|read_accepted~q\,
	datac => \inst|addr_router_001|Equal4~1_combout\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X45_Y36_N0
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst|jtag_uart|av_waitrequest~q\ & (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\inst|cpu_data_master_translator|uav_read~0_combout\ & \inst|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|av_waitrequest~q\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datad => \inst|addr_router_001|Equal4~1_combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X45_Y36_N2
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X45_Y36_N3
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X45_Y36_N16
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- (\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- (((\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X45_Y36_N17
\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X45_Y36_N8
\inst|jtag_uart|fifo_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_rd~0_combout\ = (\inst|cpu|d_read~q\ & (!\inst|cpu|M_alu_result\(2) & !\inst|cpu_data_master_translator|read_accepted~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_read~q\,
	datab => \inst|cpu|M_alu_result\(2),
	datad => \inst|cpu_data_master_translator|read_accepted~q\,
	combout => \inst|jtag_uart|fifo_rd~0_combout\);

-- Location: LCCOMB_X45_Y36_N14
\inst|jtag_uart|fifo_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_rd~1_combout\ = (!\inst|jtag_uart|av_waitrequest~q\ & (!\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|jtag_uart|fifo_rd~0_combout\ & 
-- \inst|addr_router_001|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|av_waitrequest~q\,
	datab => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|jtag_uart|fifo_rd~0_combout\,
	datad => \inst|addr_router_001|Equal4~1_combout\,
	combout => \inst|jtag_uart|fifo_rd~1_combout\);

-- Location: FF_X45_Y36_N15
\inst|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|fifo_rd~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|read_0~q\);

-- Location: FF_X45_Y45_N3
\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X45_Y39_N4
\inst|rsp_xbar_mux_001|src_payload~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~59_combout\ = (\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) # ((\inst|rsp_xbar_demux_001|src1_valid~combout\ & 
-- \inst|sdram_controller|za_data\(16))))) # (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\inst|rsp_xbar_demux_001|src1_valid~combout\ & (\inst|sdram_controller|za_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|sdram_controller|za_data\(16),
	datad => \inst|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \inst|rsp_xbar_mux_001|src_payload~59_combout\);

-- Location: LCCOMB_X45_Y39_N16
\inst|rsp_xbar_mux_001|src_payload~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|src_payload~86_combout\ = (\inst|rsp_xbar_mux_001|src_payload~59_combout\) # ((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \inst|rsp_xbar_mux_001|src_payload~59_combout\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_mux_001|src_payload~86_combout\);

-- Location: FF_X45_Y39_N17
\inst|cpu|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux_001|src_payload~86_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_readdata_d1\(16));

-- Location: LCCOMB_X48_Y39_N0
\inst|cpu|av_ld_byte2_data[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_sign_bit~2_combout\,
	datab => \inst|cpu|d_readdata_d1\(16),
	datac => \inst|cpu|M_iw\(4),
	datad => \inst|cpu|M_ctrl_ld_signed~q\,
	combout => \inst|cpu|av_ld_byte2_data[0]~7_combout\);

-- Location: FF_X48_Y39_N1
\inst|cpu|av_ld_data_aligned_or_div[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_byte2_data[0]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(16));

-- Location: LCCOMB_X56_Y39_N12
\inst|cpu|D_extra_pc[14]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(14),
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|Add1~10_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[14]~11_combout\);

-- Location: FF_X56_Y39_N13
\inst|cpu|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[14]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(14));

-- Location: LCCOMB_X56_Y39_N14
\inst|cpu|E_wrctl_data_ienable_reg_irq16~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_control_reg_rddata\(16),
	datab => \inst|cpu|E_extra_pc\(14),
	datac => \inst|cpu|E_ctrl_retaddr~q\,
	datad => \inst|cpu|E_ctrl_rdctl_inst~q\,
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq16~2_combout\);

-- Location: LCCOMB_X56_Y39_N0
\inst|cpu|E_wrctl_data_ienable_reg_irq16~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_wrctl_data_ienable_reg_irq16~1_combout\,
	datab => \inst|cpu|Add8|auto_generated|result_int[17]~34_combout\,
	datac => \inst|cpu|E_wrctl_data_ienable_reg_irq16~2_combout\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\);

-- Location: FF_X56_Y39_N1
\inst|cpu|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_wrctl_data_ienable_reg_irq16~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(16));

-- Location: LCCOMB_X48_Y39_N10
\inst|cpu|M_wr_data_unfiltered[16]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|av_ld_data_aligned_or_div\(16),
	datac => \inst|cpu|M_alu_result\(16),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[16]~36_combout\);

-- Location: LCCOMB_X56_Y43_N6
\inst|crc_custom|wrapper_wiring|readdata[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[16]~17_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|crc_custom|wrapper_wiring|crc_value\(15),
	combout => \inst|crc_custom|wrapper_wiring|readdata[16]~17_combout\);

-- Location: FF_X56_Y43_N7
\inst|crc_custom|wrapper_wiring|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[16]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(16));

-- Location: LCCOMB_X56_Y43_N8
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(16) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(16),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(16));

-- Location: FF_X56_Y43_N9
\inst|cpu|M_ci_multi_result_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(16),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(16));

-- Location: LCCOMB_X50_Y41_N20
\inst|cpu|M_wr_data_unfiltered[16]~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datab => \inst|cpu|M_shift_rot_result\(16),
	datac => \inst|cpu|M_wr_data_unfiltered[16]~36_combout\,
	datad => \inst|cpu|M_ci_multi_result_d1\(16),
	combout => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\);

-- Location: FF_X50_Y41_N21
\inst|cpu|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(16));

-- Location: LCCOMB_X49_Y41_N18
\inst|cpu|E_src2_prelim[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(16),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \inst|cpu|E_src2_prelim[16]~17_combout\);

-- Location: FF_X49_Y41_N19
\inst|cpu|E_src2_prelim[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[16]~17_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(16));

-- Location: LCCOMB_X49_Y39_N2
\inst|cpu|M_st_data[16]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(16),
	combout => \inst|cpu|M_st_data[16]~15_combout\);

-- Location: FF_X49_Y39_N3
\inst|cpu|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[16]~15_combout\,
	asdata => \inst|cpu|M_st_data[8]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_E_iw\(4),
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(16));

-- Location: LCCOMB_X43_Y43_N0
\inst|cmd_xbar_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~2_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(16),
	combout => \inst|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X47_Y44_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux|src_payload~2_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\);

-- Location: LCCOMB_X47_Y44_N14
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~2_combout\);

-- Location: FF_X47_Y44_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[16]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16));

-- Location: LCCOMB_X47_Y44_N10
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(16),
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(16),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[16]~17_combout\);

-- Location: FF_X47_Y44_N11
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[16]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X45_Y39_N26
\inst|rsp_xbar_mux|src_data[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(16) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(16)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & ((\inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datac => \inst|sdram_controller|za_data\(16),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(16));

-- Location: FF_X45_Y39_N27
\inst|cpu|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(16),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(16));

-- Location: LCCOMB_X55_Y38_N26
\inst|cpu|F_iw[13]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|cpu|F_iw[13]~21_combout\);

-- Location: FF_X55_Y38_N27
\inst|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[13]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(13));

-- Location: FF_X55_Y38_N31
\inst|cpu|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(13));

-- Location: FF_X54_Y39_N9
\inst|cpu|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(13));

-- Location: LCCOMB_X54_Y39_N22
\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ = (!\inst|cpu|M_iw\(11) & (!\inst|cpu|M_iw\(12) & (!\inst|cpu|M_iw\(10) & !\inst|cpu|M_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(11),
	datab => \inst|cpu|M_iw\(12),
	datac => \inst|cpu|M_iw\(10),
	datad => \inst|cpu|M_iw\(13),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\);

-- Location: LCCOMB_X56_Y44_N20
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(2) = (\inst|crc_custom|wrapper_wiring|readdata\(2) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(2),
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(2));

-- Location: FF_X56_Y44_N21
\inst|cpu|M_ci_multi_result_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(2));

-- Location: LCCOMB_X55_Y43_N22
\inst|cpu|M_wr_data_unfiltered[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[2]~8_combout\,
	datab => \inst|cpu|M_ci_multi_result_d1\(2),
	datac => \inst|cpu|M_shift_rot_result\(2),
	datad => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\);

-- Location: LCCOMB_X54_Y42_N10
\inst|cpu|E_src1_prelim[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(2),
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[2]~3_combout\);

-- Location: FF_X54_Y42_N11
\inst|cpu|E_src1_prelim[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[2]~3_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(2));

-- Location: LCCOMB_X54_Y42_N8
\inst|cpu|E_src1[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	datad => \inst|cpu|E_src1_prelim\(2),
	combout => \inst|cpu|E_src1[2]~2_combout\);

-- Location: FF_X55_Y40_N15
\inst|cpu|M_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[2]~3_combout\,
	asdata => \inst|cpu|E_src1[2]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(2));

-- Location: LCCOMB_X55_Y40_N4
\inst|cpu|M_shift_rot_result[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(4),
	datab => \inst|cpu|M_shift_rot_result\(2),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[3]~4_combout\);

-- Location: FF_X55_Y40_N5
\inst|cpu|M_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[3]~4_combout\,
	asdata => \inst|cpu|E_src1[3]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(3));

-- Location: LCCOMB_X55_Y40_N26
\inst|cpu|M_shift_rot_result[4]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(5),
	datab => \inst|cpu|M_shift_rot_result\(3),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[4]~5_combout\);

-- Location: FF_X55_Y40_N27
\inst|cpu|M_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[4]~5_combout\,
	asdata => \inst|cpu|E_src1[4]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(4));

-- Location: LCCOMB_X55_Y40_N30
\inst|cpu|M_shift_rot_result[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(4),
	datad => \inst|cpu|M_shift_rot_result\(6),
	combout => \inst|cpu|M_shift_rot_result[5]~6_combout\);

-- Location: FF_X55_Y40_N31
\inst|cpu|M_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[5]~6_combout\,
	asdata => \inst|cpu|E_src1[5]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(5));

-- Location: LCCOMB_X45_Y41_N26
\inst|cpu|av_ld_data_aligned_or_div[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_readdata_d1\(5),
	datab => \inst|cpu|d_readdata_d1\(21),
	datad => \inst|cpu|M_ld_align_sh16~combout\,
	combout => \inst|cpu|av_ld_data_aligned_or_div[5]~5_combout\);

-- Location: FF_X45_Y41_N27
\inst|cpu|av_ld_data_aligned_or_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[5]~5_combout\,
	asdata => \inst|cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(5));

-- Location: LCCOMB_X49_Y43_N26
\inst|cpu|M_wr_data_unfiltered[5]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[5]~56_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_shift_rot_result\(5),
	datad => \inst|cpu|av_ld_data_aligned_or_div\(5),
	combout => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\);

-- Location: LCCOMB_X52_Y41_N12
\inst|cpu|E_src1_prelim[5]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \inst|cpu|W_wr_data\(5),
	datad => \inst|cpu|D_src1_hazard_W~combout\,
	combout => \inst|cpu|E_src1_prelim[5]~6_combout\);

-- Location: FF_X52_Y41_N13
\inst|cpu|E_src1_prelim[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[5]~6_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(5));

-- Location: LCCOMB_X52_Y41_N14
\inst|cpu|E_src1[5]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	datad => \inst|cpu|E_src1_prelim\(5),
	combout => \inst|cpu|E_src1[5]~27_combout\);

-- Location: LCCOMB_X53_Y43_N24
\inst|cpu|D_src2_imm[5]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(11),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[5]~27_combout\);

-- Location: FF_X53_Y43_N25
\inst|cpu|E_src2_imm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[5]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(5));

-- Location: LCCOMB_X49_Y43_N20
\inst|cpu|E_src2[5]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_imm\(5),
	combout => \inst|cpu|E_src2[5]~46_combout\);

-- Location: LCCOMB_X49_Y43_N14
\inst|cpu|E_src2[5]~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2[5]~46_combout\,
	datac => \inst|cpu|M_wr_data_unfiltered[5]~57_combout\,
	datad => \inst|cpu|E_src2_prelim\(5),
	combout => \inst|cpu|E_src2[5]~47_combout\);

-- Location: LCCOMB_X56_Y42_N12
\inst|cpu|E_alu_result[5]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[5]~27_combout\,
	datac => \inst|cpu|E_src2[5]~47_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[5]~68_combout\);

-- Location: LCCOMB_X52_Y37_N14
\inst|cpu|D_br_taken_waddr_partial[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[1]~14\,
	combout => \inst|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[2]~16\);

-- Location: LCCOMB_X52_Y37_N16
\inst|cpu|D_br_taken_waddr_partial[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => VCC,
	cin => \inst|cpu|D_br_taken_waddr_partial[2]~16\,
	combout => \inst|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \inst|cpu|D_br_taken_waddr_partial[3]~18\);

-- Location: FF_X52_Y37_N17
\inst|cpu|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X56_Y37_N28
\inst|cpu|D_extra_pc[3]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(3),
	datab => \inst|cpu|D_br_taken_waddr_partial\(3),
	datac => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_extra_pc[3]~23_combout\);

-- Location: FF_X56_Y37_N29
\inst|cpu|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[3]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(3));

-- Location: LCCOMB_X57_Y40_N10
\inst|cpu|E_alu_result[5]~67\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|Add8|auto_generated|result_int[6]~12_combout\,
	datac => \inst|cpu|E_extra_pc\(3),
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[5]~67_combout\);

-- Location: LCCOMB_X57_Y40_N8
\inst|cpu|E_alu_result[5]~69\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_alu_result[5]~68_combout\,
	datad => \inst|cpu|E_alu_result[5]~67_combout\,
	combout => \inst|cpu|E_alu_result[5]~69_combout\);

-- Location: FF_X57_Y40_N9
\inst|cpu|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[5]~69_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(5));

-- Location: LCCOMB_X49_Y38_N18
\inst|cmd_xbar_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(41) = (\inst|cmd_xbar_mux|saved_grant\(0) & ((\inst|cpu|ic_fill_line\(0)) # ((\inst|cpu|M_alu_result\(5) & \inst|cmd_xbar_mux|saved_grant\(1))))) # (!\inst|cmd_xbar_mux|saved_grant\(0) & (\inst|cpu|M_alu_result\(5) & 
-- (\inst|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|cpu|M_alu_result\(5),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|ic_fill_line\(0),
	combout => \inst|cmd_xbar_mux|src_data\(41));

-- Location: LCCOMB_X47_Y40_N8
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[13]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(13),
	datac => \inst|cmd_xbar_mux|src_data\(46),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[13]~24_combout\);

-- Location: FF_X47_Y40_N9
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[13]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X47_Y40_N28
\inst|rsp_xbar_mux|src_data[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(13) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(13)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(13),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(13));

-- Location: FF_X47_Y40_N29
\inst|cpu|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(13));

-- Location: LCCOMB_X52_Y39_N20
\inst|cpu|F_iw[16]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[16]~23_combout\);

-- Location: FF_X52_Y39_N21
\inst|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[16]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(16));

-- Location: LCCOMB_X57_Y37_N6
\inst|cpu|D_ctrl_jmp_indirect~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(16),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_jmp_indirect~0_combout\);

-- Location: LCCOMB_X57_Y37_N0
\inst|cpu|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(14),
	datab => \inst|cpu|D_ctrl_crst~0_combout\,
	datac => \inst|cpu|D_iw\(15),
	datad => \inst|cpu|D_ctrl_jmp_indirect~0_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X55_Y38_N4
\inst|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|D_iw\(14),
	datac => \inst|cpu|D_iw\(12),
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X54_Y38_N16
\inst|cpu|D_dst_regnum[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_dst_regnum[1]~1_combout\,
	datab => \inst|cpu|D_dst_regnum[1]~0_combout\,
	datac => \inst|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	datad => \inst|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	combout => \inst|cpu|D_dst_regnum[1]~3_combout\);

-- Location: LCCOMB_X53_Y35_N20
\inst|cpu|D_dst_regnum[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~combout\,
	datab => \inst|cpu|D_dst_regnum[1]~3_combout\,
	datac => \inst|cpu|D_iw\(19),
	datad => \inst|cpu|D_iw\(24),
	combout => \inst|cpu|D_dst_regnum[2]~5_combout\);

-- Location: FF_X53_Y35_N21
\inst|cpu|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[2]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_dst_regnum\(2));

-- Location: LCCOMB_X52_Y36_N26
\inst|cpu|F_iw[30]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	combout => \inst|cpu|F_iw[30]~27_combout\);

-- Location: FF_X52_Y36_N27
\inst|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[30]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(30));

-- Location: LCCOMB_X53_Y35_N10
\inst|cpu|D_src1_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(29),
	datab => \inst|cpu|E_dst_regnum\(2),
	datac => \inst|cpu|E_dst_regnum\(3),
	datad => \inst|cpu|D_iw\(30),
	combout => \inst|cpu|D_src1_hazard_E~1_combout\);

-- Location: LCCOMB_X53_Y35_N28
\inst|cpu|D_src1_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(31),
	datac => \inst|cpu|E_dst_regnum\(4),
	datad => \inst|cpu|D_src1_hazard_E~1_combout\,
	combout => \inst|cpu|D_src1_hazard_E~2_combout\);

-- Location: LCCOMB_X52_Y38_N22
\inst|cpu|D_src1_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_dst_regnum\(0),
	datab => \inst|cpu|D_iw\(27),
	datac => \inst|cpu|E_dst_regnum\(1),
	datad => \inst|cpu|D_iw\(28),
	combout => \inst|cpu|D_src1_hazard_E~0_combout\);

-- Location: LCCOMB_X54_Y42_N20
\inst|cpu|D_src1_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_a_not_src~combout\,
	datab => \inst|cpu|D_src1_hazard_E~2_combout\,
	datac => \inst|cpu|E_wr_dst_reg~0_combout\,
	datad => \inst|cpu|D_src1_hazard_E~0_combout\,
	combout => \inst|cpu|D_src1_hazard_E~combout\);

-- Location: FF_X54_Y42_N21
\inst|cpu|E_src1_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src1_hazard_E~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_hazard_M~q\);

-- Location: LCCOMB_X54_Y37_N8
\inst|cpu|E_src1_prelim[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(13),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \inst|cpu|E_src1_prelim[13]~14_combout\);

-- Location: FF_X54_Y37_N9
\inst|cpu|E_src1_prelim[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[13]~14_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(13));

-- Location: LCCOMB_X54_Y37_N10
\inst|cpu|E_src1[13]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src1_hazard_M~q\,
	datac => \inst|cpu|E_src1_prelim\(13),
	datad => \inst|cpu|M_wr_data_unfiltered[13]~43_combout\,
	combout => \inst|cpu|E_src1[13]~19_combout\);

-- Location: FF_X54_Y40_N25
\inst|cpu|M_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[13]~14_combout\,
	asdata => \inst|cpu|E_src1[13]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(13));

-- Location: LCCOMB_X54_Y40_N2
\inst|cpu|M_shift_rot_result[12]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(11),
	datad => \inst|cpu|M_shift_rot_result\(13),
	combout => \inst|cpu|M_shift_rot_result[12]~13_combout\);

-- Location: FF_X54_Y40_N3
\inst|cpu|M_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[12]~13_combout\,
	asdata => \inst|cpu|E_src1[12]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(12));

-- Location: LCCOMB_X54_Y40_N4
\inst|cpu|M_shift_rot_result[11]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(12),
	datad => \inst|cpu|M_shift_rot_result\(10),
	combout => \inst|cpu|M_shift_rot_result[11]~12_combout\);

-- Location: FF_X54_Y40_N5
\inst|cpu|M_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[11]~12_combout\,
	asdata => \inst|cpu|E_src1[11]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(11));

-- Location: LCCOMB_X54_Y40_N6
\inst|cpu|M_shift_rot_result[10]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(11),
	datad => \inst|cpu|M_shift_rot_result\(9),
	combout => \inst|cpu|M_shift_rot_result[10]~11_combout\);

-- Location: FF_X54_Y40_N7
\inst|cpu|M_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[10]~11_combout\,
	asdata => \inst|cpu|E_src1[10]~22_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(10));

-- Location: LCCOMB_X54_Y40_N0
\inst|cpu|M_shift_rot_result[9]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(8),
	datad => \inst|cpu|M_shift_rot_result\(10),
	combout => \inst|cpu|M_shift_rot_result[9]~10_combout\);

-- Location: FF_X54_Y40_N1
\inst|cpu|M_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[9]~10_combout\,
	asdata => \inst|cpu|E_src1[9]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(9));

-- Location: LCCOMB_X54_Y41_N24
\inst|cpu|M_shift_rot_result[8]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(7),
	datab => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datad => \inst|cpu|M_shift_rot_result\(9),
	combout => \inst|cpu|M_shift_rot_result[8]~9_combout\);

-- Location: FF_X54_Y41_N25
\inst|cpu|M_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[8]~9_combout\,
	asdata => \inst|cpu|E_src1[8]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(8));

-- Location: FF_X46_Y40_N17
\inst|cpu|av_ld_data_aligned_or_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	asdata => \inst|cpu|av_fill_bit~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_data_aligned_or_div\(8));

-- Location: LCCOMB_X54_Y41_N6
\inst|cpu|M_wr_data_unfiltered[8]~52\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_alu_result\(8),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|av_ld_data_aligned_or_div\(8),
	combout => \inst|cpu|M_wr_data_unfiltered[8]~52_combout\);

-- Location: LCCOMB_X54_Y41_N16
\inst|cpu|M_wr_data_unfiltered[8]~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ci_multi_result_d1\(8),
	datab => \inst|cpu|M_shift_rot_result\(8),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|M_wr_data_unfiltered[8]~52_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\);

-- Location: LCCOMB_X53_Y44_N28
\inst|cpu|E_stw_data[8]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(8),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|M_wr_data_unfiltered[8]~53_combout\,
	combout => \inst|cpu|E_stw_data[8]~7_combout\);

-- Location: FF_X50_Y43_N7
\inst|cpu|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[8]~feeder_combout\,
	asdata => \inst|cpu|E_stw_data[8]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|Equal183~0_combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(8));

-- Location: LCCOMB_X50_Y43_N2
\inst|cmd_xbar_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~22_combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|cpu|M_st_data\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(8),
	combout => \inst|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X47_Y43_N16
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[8]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(8),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[8]~18_combout\);

-- Location: FF_X47_Y43_N17
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[8]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X46_Y41_N16
\inst|rsp_xbar_mux|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(8) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8)) # ((\inst|rsp_xbar_demux_001|src0_valid~combout\ & \inst|sdram_controller|za_data\(8))))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|sdram_controller|za_data\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(8),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	combout => \inst|rsp_xbar_mux|src_data\(8));

-- Location: FF_X46_Y41_N17
\inst|cpu|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(8),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(8));

-- Location: LCCOMB_X52_Y39_N30
\inst|cpu|F_iw[10]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|cpu|F_iw[10]~24_combout\);

-- Location: FF_X52_Y39_N31
\inst|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[10]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(10));

-- Location: LCCOMB_X53_Y43_N8
\inst|cpu|D_src2_imm[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(10),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[4]~0_combout\);

-- Location: FF_X53_Y43_N9
\inst|cpu|E_src2_imm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[4]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(4));

-- Location: LCCOMB_X53_Y42_N0
\inst|cpu|Add8|auto_generated|_~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|_~0_combout\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_ctrl_alu_subtract~q\,
	datad => \inst|cpu|E_src2_imm\(4),
	combout => \inst|cpu|Add8|auto_generated|_~1_combout\);

-- Location: FF_X53_Y37_N11
\inst|cpu|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(2));

-- Location: FF_X52_Y37_N15
\inst|cpu|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X53_Y39_N20
\inst|cpu|D_extra_pc[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|D_pc_plus_one\(2),
	datad => \inst|cpu|D_br_taken_waddr_partial\(2),
	combout => \inst|cpu|D_extra_pc[2]~0_combout\);

-- Location: FF_X53_Y39_N21
\inst|cpu|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[2]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(2));

-- Location: LCCOMB_X57_Y40_N18
\inst|cpu|E_alu_result[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datab => \inst|cpu|Add8|auto_generated|result_int[5]~10_combout\,
	datac => \inst|cpu|E_ctrl_retaddr~q\,
	datad => \inst|cpu|E_extra_pc\(2),
	combout => \inst|cpu|E_alu_result[4]~1_combout\);

-- Location: LCCOMB_X57_Y40_N12
\inst|cpu|E_alu_result[4]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[4]~0_combout\,
	datab => \inst|cpu|E_compare_op\(0),
	datac => \inst|cpu|E_src2[4]~1_combout\,
	datad => \inst|cpu|E_compare_op\(1),
	combout => \inst|cpu|E_alu_result[4]~2_combout\);

-- Location: LCCOMB_X57_Y40_N16
\inst|cpu|E_alu_result[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datab => \inst|cpu|E_alu_result[4]~1_combout\,
	datad => \inst|cpu|E_alu_result[4]~2_combout\,
	combout => \inst|cpu|E_alu_result[4]~3_combout\);

-- Location: FF_X57_Y40_N17
\inst|cpu|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[4]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(4));

-- Location: LCCOMB_X47_Y36_N28
\inst|cpu|ic_fill_ap_offset_nxt[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_ap_offset\(0),
	datab => \inst|cpu|D_pc\(1),
	datac => \inst|cpu|ic_fill_ap_offset\(1),
	datad => \inst|limiter|has_pending_responses~0_combout\,
	combout => \inst|cpu|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: FF_X47_Y36_N29
\inst|cpu|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_offset_nxt[1]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X47_Y36_N8
\inst|cpu|Add5~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|ic_fill_ap_offset\(1),
	datac => \inst|cpu|ic_fill_ap_offset\(0),
	datad => \inst|cpu|ic_fill_ap_offset\(2),
	combout => \inst|cpu|Add5~0_combout\);

-- Location: LCCOMB_X47_Y36_N18
\inst|cpu|ic_fill_ap_offset_nxt[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|limiter|cmd_sink_ready~0_combout\,
	datab => \inst|cpu|i_read~q\,
	datac => \inst|cpu|Add5~0_combout\,
	datad => \inst|cpu|D_pc\(2),
	combout => \inst|cpu|ic_fill_ap_offset_nxt[2]~0_combout\);

-- Location: FF_X47_Y36_N19
\inst|cpu|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_ap_offset_nxt[2]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X42_Y38_N12
\inst|cmd_xbar_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(40) = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cpu|M_alu_result\(4)) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cpu|ic_fill_ap_offset\(2))))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux|saved_grant\(0) & ((\inst|cpu|ic_fill_ap_offset\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cpu|M_alu_result\(4),
	datad => \inst|cpu|ic_fill_ap_offset\(2),
	combout => \inst|cmd_xbar_mux|src_data\(40));

-- Location: LCCOMB_X45_Y38_N0
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(4),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[4]~4_combout\);

-- Location: FF_X45_Y38_N1
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[4]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X45_Y38_N28
\inst|rsp_xbar_mux|src_data[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(4) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(4)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|sdram_controller|za_data\(4),
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \inst|rsp_xbar_mux|src_data\(4));

-- Location: FF_X45_Y38_N29
\inst|cpu|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(4));

-- Location: LCCOMB_X52_Y38_N14
\inst|cpu|F_iw[22]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	combout => \inst|cpu|F_iw[22]~7_combout\);

-- Location: FF_X52_Y38_N15
\inst|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[22]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(22));

-- Location: LCCOMB_X52_Y38_N10
\inst|cpu|F_iw[23]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu|F_iw[23]~8_combout\);

-- Location: FF_X52_Y38_N11
\inst|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[23]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(23));

-- Location: LCCOMB_X52_Y38_N18
\inst|cpu|D_src2_hazard_E~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_dst_regnum\(0),
	datab => \inst|cpu|D_iw\(22),
	datac => \inst|cpu|E_dst_regnum\(1),
	datad => \inst|cpu|D_iw\(23),
	combout => \inst|cpu|D_src2_hazard_E~0_combout\);

-- Location: LCCOMB_X53_Y35_N16
\inst|cpu|D_src2_hazard_E~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_dst_regnum\(3),
	datab => \inst|cpu|D_iw\(25),
	datac => \inst|cpu|E_dst_regnum\(2),
	datad => \inst|cpu|D_iw\(24),
	combout => \inst|cpu|D_src2_hazard_E~1_combout\);

-- Location: LCCOMB_X53_Y35_N18
\inst|cpu|D_src2_hazard_E~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_dst_regnum\(4),
	datac => \inst|cpu|D_iw\(26),
	datad => \inst|cpu|D_src2_hazard_E~1_combout\,
	combout => \inst|cpu|D_src2_hazard_E~2_combout\);

-- Location: LCCOMB_X49_Y42_N22
\inst|cpu|D_src2_hazard_E\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_wr_dst_reg~0_combout\,
	datab => \inst|cpu|D_src2_hazard_E~0_combout\,
	datac => \inst|cpu|D_src2_hazard_E~2_combout\,
	datad => \inst|cpu|D_ctrl_b_not_src~combout\,
	combout => \inst|cpu|D_src2_hazard_E~combout\);

-- Location: FF_X49_Y42_N23
\inst|cpu|E_src2_hazard_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_hazard_E~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_hazard_M~q\);

-- Location: LCCOMB_X53_Y44_N12
\inst|cpu|M_st_data[8]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[0]~13_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(0),
	combout => \inst|cpu|M_st_data[8]~0_combout\);

-- Location: FF_X53_Y44_N13
\inst|cpu|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_st_data[8]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(0));

-- Location: LCCOMB_X43_Y36_N28
\inst|cmd_xbar_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_payload~1_combout\ = (\inst|cpu|M_st_data\(0) & \inst|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(0),
	datad => \inst|cmd_xbar_mux|saved_grant\(1),
	combout => \inst|cmd_xbar_mux|src_payload~1_combout\);

-- Location: FF_X47_Y44_N27
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[2]~2_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X46_Y39_N28
\inst|rsp_xbar_mux|src_data[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(2) = (\inst|rsp_xbar_demux|src0_valid~combout\ & ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2)) # ((\inst|sdram_controller|za_data\(2) & \inst|rsp_xbar_demux_001|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|sdram_controller|za_data\(2) & (\inst|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(2),
	datac => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	combout => \inst|rsp_xbar_mux|src_data\(2));

-- Location: FF_X46_Y39_N29
\inst|cpu|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(2));

-- Location: LCCOMB_X50_Y38_N8
\inst|cpu|F_iw[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	combout => \inst|cpu|F_iw[1]~13_combout\);

-- Location: FF_X50_Y38_N9
\inst|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[1]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(1));

-- Location: LCCOMB_X58_Y38_N26
\inst|cpu|D_ctrl_ld\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_ld~combout\);

-- Location: FF_X58_Y38_N27
\inst|cpu|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_ld~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_ld~q\);

-- Location: LCCOMB_X48_Y38_N18
\inst|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|WideOr1~1_combout\,
	datab => \inst|cpu|E_ctrl_ld~q\,
	datac => \inst|cpu|d_read~q\,
	datad => \inst|cpu|M_status_reg_pie~0_combout\,
	combout => \inst|cpu|d_read_nxt~combout\);

-- Location: FF_X48_Y38_N19
\inst|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|d_read_nxt~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|d_read~q\);

-- Location: LCCOMB_X48_Y38_N22
\inst|cpu|av_ld_data_transfer~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \inst|cpu|d_read~q\,
	combout => \inst|cpu|av_ld_data_transfer~0_combout\);

-- Location: FF_X48_Y38_N23
\inst|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|av_ld_data_transfer~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_aligning_data~q\);

-- Location: FF_X48_Y39_N17
\inst|cpu|av_ld_or_div_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|av_ld_aligning_data~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|av_ld_or_div_done~q\);

-- Location: LCCOMB_X48_Y39_N16
\inst|cpu|M_wr_data_unfiltered[30]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|av_ld_or_div_done~q\,
	datad => \inst|cpu|M_ctrl_shift_rot~q\,
	combout => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\);

-- Location: LCCOMB_X58_Y43_N16
\inst|crc_custom|wrapper_wiring|readdata[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|crc_custom|wrapper_wiring|readdata[3]~2_combout\ = !\inst|crc_custom|wrapper_wiring|crc_value\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|crc_custom|wrapper_wiring|crc_value\(28),
	combout => \inst|crc_custom|wrapper_wiring|readdata[3]~2_combout\);

-- Location: FF_X58_Y43_N17
\inst|crc_custom|wrapper_wiring|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|crc_custom|wrapper_wiring|readdata[3]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|crc_custom|wrapper_wiring|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|crc_custom|wrapper_wiring|readdata\(3));

-- Location: LCCOMB_X56_Y43_N0
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(3) = (!\inst|cpu|M_iw\(9) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & \inst|crc_custom|wrapper_wiring|readdata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_iw\(9),
	datac => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|crc_custom|wrapper_wiring|readdata\(3),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(3));

-- Location: FF_X56_Y43_N1
\inst|cpu|M_ci_multi_result_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(3));

-- Location: LCCOMB_X56_Y43_N18
\inst|cpu|M_wr_data_unfiltered[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datab => \inst|cpu|M_alu_result\(3),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|M_ci_multi_result_d1\(3),
	combout => \inst|cpu|M_wr_data_unfiltered[3]~6_combout\);

-- Location: LCCOMB_X55_Y41_N24
\inst|cpu|M_wr_data_unfiltered[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_data_aligned_or_div\(3),
	datab => \inst|cpu|M_wr_data_unfiltered[30]~0_combout\,
	datac => \inst|cpu|M_shift_rot_result\(3),
	datad => \inst|cpu|M_wr_data_unfiltered[3]~6_combout\,
	combout => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\);

-- Location: LCCOMB_X55_Y41_N0
\inst|cpu|E_src1_prelim[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src1_hazard_W~combout\,
	datab => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datad => \inst|cpu|W_wr_data\(3),
	combout => \inst|cpu|E_src1_prelim[3]~4_combout\);

-- Location: FF_X55_Y41_N1
\inst|cpu|E_src1_prelim[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[3]~4_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(3));

-- Location: LCCOMB_X55_Y41_N26
\inst|cpu|E_src1[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	datac => \inst|cpu|E_src1_hazard_M~q\,
	datad => \inst|cpu|E_src1_prelim\(3),
	combout => \inst|cpu|E_src1[3]~1_combout\);

-- Location: LCCOMB_X53_Y43_N10
\inst|cpu|D_src2_imm[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(5),
	datab => \inst|cpu|D_iw\(2),
	datac => \inst|cpu|D_iw\(9),
	datad => \inst|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \inst|cpu|D_src2_imm[3]~1_combout\);

-- Location: FF_X53_Y43_N11
\inst|cpu|E_src2_imm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[3]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(3));

-- Location: LCCOMB_X54_Y43_N10
\inst|cpu|E_src2[3]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(3),
	combout => \inst|cpu|E_src2[3]~48_combout\);

-- Location: LCCOMB_X54_Y43_N4
\inst|cpu|E_src2[3]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[3]~7_combout\,
	datab => \inst|cpu|E_src2_prelim\(3),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[3]~48_combout\,
	combout => \inst|cpu|E_src2[3]~49_combout\);

-- Location: LCCOMB_X56_Y42_N14
\inst|cpu|E_alu_result[3]~71\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[3]~1_combout\,
	datac => \inst|cpu|E_src2[3]~49_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[3]~71_combout\);

-- Location: FF_X53_Y37_N9
\inst|cpu|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(1));

-- Location: LCCOMB_X52_Y37_N0
\inst|cpu|D_extra_pc[1]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_br_taken_waddr_partial\(1),
	datab => \inst|cpu|D_pc_plus_one\(1),
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[1]~24_combout\);

-- Location: FF_X52_Y37_N1
\inst|cpu|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[1]~24_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(1));

-- Location: LCCOMB_X54_Y38_N28
\inst|cpu|E_alu_result[3]~70\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[4]~8_combout\,
	datab => \inst|cpu|E_extra_pc\(1),
	datac => \inst|cpu|E_ctrl_retaddr~q\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[3]~70_combout\);

-- Location: LCCOMB_X54_Y38_N24
\inst|cpu|E_alu_result[3]~72\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_alu_result[3]~71_combout\,
	datad => \inst|cpu|E_alu_result[3]~70_combout\,
	combout => \inst|cpu|E_alu_result[3]~72_combout\);

-- Location: FF_X54_Y38_N25
\inst|cpu|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[3]~72_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(3));

-- Location: LCCOMB_X47_Y36_N20
\inst|cmd_xbar_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_data\(39) = (\inst|cmd_xbar_mux|saved_grant\(0) & ((\inst|cpu|ic_fill_ap_offset\(1)) # ((\inst|cpu|M_alu_result\(3) & \inst|cmd_xbar_mux|saved_grant\(1))))) # (!\inst|cmd_xbar_mux|saved_grant\(0) & (\inst|cpu|M_alu_result\(3) & 
-- (\inst|cmd_xbar_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(0),
	datab => \inst|cpu|M_alu_result\(3),
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|cpu|ic_fill_ap_offset\(1),
	combout => \inst|cmd_xbar_mux|src_data\(39));

-- Location: LCCOMB_X47_Y43_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(43),
	datab => \inst|cmd_xbar_mux|src_data\(44),
	datac => \inst|cmd_xbar_mux|src_data\(45),
	datad => \inst|cmd_xbar_mux|src_data\(46),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X47_Y45_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(41),
	datad => \inst|cmd_xbar_mux|src_data\(42),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y44_N30
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(40),
	datab => \inst|cmd_xbar_mux|src_data\(39),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X47_Y44_N6
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]~feeder_combout\);

-- Location: FF_X47_Y44_N7
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable[18]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(18));

-- Location: LCCOMB_X47_Y44_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux|src_data\(38),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(18),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LCCOMB_X45_Y41_N10
\inst|cpu|the_SoC_cpu_nios2_oci|readdata[5]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|src_data\(46),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(5),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[5]~27_combout\);

-- Location: FF_X45_Y41_N11
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|readdata[5]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X45_Y41_N20
\inst|rsp_xbar_mux|src_data[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(5) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(5)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(5),
	datac => \inst|rsp_xbar_demux|src0_valid~combout\,
	datad => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	combout => \inst|rsp_xbar_mux|src_data\(5));

-- Location: FF_X45_Y41_N21
\inst|cpu|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(5));

-- Location: LCCOMB_X50_Y38_N14
\inst|cpu|F_iw[15]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	combout => \inst|cpu|F_iw[15]~18_combout\);

-- Location: FF_X50_Y38_N15
\inst|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[15]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(15));

-- Location: FF_X55_Y38_N17
\inst|cpu|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(15),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(15));

-- Location: LCCOMB_X55_Y38_N18
\inst|cpu|E_hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(14),
	datab => \inst|cpu|E_iw\(15),
	datac => \inst|cpu|E_iw\(16),
	datad => \inst|cpu|E_iw\(13),
	combout => \inst|cpu|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X48_Y38_N16
\inst|cpu|E_hbreak_req\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_valid~0_combout\,
	datab => \inst|cpu|hbreak_req~0_combout\,
	datac => \inst|cpu|E_hbreak_req~0_combout\,
	datad => \inst|cpu|E_op_eret~0_combout\,
	combout => \inst|cpu|E_hbreak_req~combout\);

-- Location: LCCOMB_X56_Y37_N22
\inst|cpu|M_pipe_flush_waddr[6]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_jmp_indirect~q\,
	datad => \inst|cpu|E_hbreak_req~combout\,
	combout => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\);

-- Location: LCCOMB_X55_Y39_N22
\inst|cpu|M_pipe_flush_waddr_nxt[5]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_crst~q\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_extra_pc\(5),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[5]~9_combout\);

-- Location: LCCOMB_X54_Y39_N20
\inst|cpu|M_pipe_flush_waddr_nxt[5]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|E_iw\(11),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[5]~9_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[5]~10_combout\);

-- Location: LCCOMB_X55_Y37_N2
\inst|cpu|M_pipe_flush_waddr_nxt[5]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(5),
	datab => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr_nxt[5]~10_combout\,
	datad => \inst|cpu|E_src1[7]~25_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[5]~11_combout\);

-- Location: FF_X55_Y37_N3
\inst|cpu|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[5]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X55_Y37_N4
\inst|cpu|F_ic_tag_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|D_br_taken_waddr_partial\(5),
	datac => \inst|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr\(5),
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X55_Y37_N5
\inst|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(5));

-- Location: LCCOMB_X52_Y37_N8
\inst|cpu|F_ic_tag_rd_addr_nxt[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_br_taken_waddr_partial\(6),
	datab => \inst|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\,
	datac => \inst|cpu|F_pc_plus_one[6]~12_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\);

-- Location: FF_X52_Y37_N9
\inst|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(6));

-- Location: FF_X52_Y37_N5
\inst|cpu|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(6));

-- Location: LCCOMB_X49_Y37_N12
\inst|cpu|ic_tag_wraddress[3]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datab => \inst|cpu|D_pc\(6),
	datad => \inst|cpu|ic_fill_line\(3),
	combout => \inst|cpu|ic_tag_wraddress[3]~2_combout\);

-- Location: FF_X53_Y37_N1
\inst|cpu|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|ic_tag_wraddress[3]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(3));

-- Location: FF_X52_Y37_N19
\inst|cpu|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(4));

-- Location: LCCOMB_X55_Y39_N12
\inst|cpu|M_pipe_flush_waddr_nxt[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(4),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[4]~6_combout\);

-- Location: LCCOMB_X55_Y37_N28
\inst|cpu|M_pipe_flush_waddr_nxt[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[6]~26_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[4]~6_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[4]~7_combout\);

-- Location: LCCOMB_X55_Y37_N20
\inst|cpu|M_pipe_flush_waddr_nxt[4]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(4),
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(10),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[4]~7_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[4]~8_combout\);

-- Location: FF_X55_Y37_N21
\inst|cpu|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[4]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X55_Y37_N18
\inst|cpu|F_ic_tag_rd_addr_nxt[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(4),
	datac => \inst|cpu|D_pc\(4),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X55_Y37_N8
\inst|cpu|F_ic_tag_rd_addr_nxt[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|D_br_taken_waddr_partial\(4),
	datac => \inst|cpu|F_pc_plus_one[4]~8_combout\,
	datad => \inst|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X55_Y37_N9
\inst|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(4));

-- Location: FF_X55_Y37_N19
\inst|cpu|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(4));

-- Location: LCCOMB_X49_Y37_N24
\inst|cpu|ic_tag_wraddress[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datab => \inst|cpu|ic_fill_line\(1),
	datad => \inst|cpu|D_pc\(4),
	combout => \inst|cpu|ic_tag_wraddress[1]~0_combout\);

-- Location: FF_X53_Y37_N3
\inst|cpu|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|ic_tag_wraddress[1]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(1));

-- Location: LCCOMB_X50_Y38_N30
\inst|cpu|F_iw[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datac => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[4]~15_combout\);

-- Location: FF_X50_Y38_N31
\inst|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[4]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(4));

-- Location: LCCOMB_X58_Y38_N0
\inst|cpu|Equal4~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(2),
	datab => \inst|cpu|D_iw\(4),
	datac => \inst|cpu|D_iw\(0),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|Equal4~2_combout\);

-- Location: LCCOMB_X57_Y37_N16
\inst|cpu|D_compare_op[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(15),
	datab => \inst|cpu|Equal4~4_combout\,
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_iw\(4),
	combout => \inst|cpu|D_compare_op[1]~0_combout\);

-- Location: FF_X57_Y37_N17
\inst|cpu|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_compare_op[1]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_compare_op\(1));

-- Location: FF_X52_Y42_N21
\inst|cpu|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_wr_data\(31));

-- Location: LCCOMB_X52_Y42_N28
\inst|cpu|E_src2_prelim[31]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_src2_hazard_W~combout\,
	datab => \inst|cpu|W_wr_data\(31),
	datad => \inst|cpu|SoC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \inst|cpu|E_src2_prelim[31]~31_combout\);

-- Location: FF_X52_Y42_N29
\inst|cpu|E_src2_prelim[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src2_prelim[31]~31_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src2_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_prelim\(31));

-- Location: LCCOMB_X50_Y40_N6
\inst|cpu|E_src2[31]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_src2_prelim\(31),
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[31]~56_combout\);

-- Location: LCCOMB_X56_Y40_N28
\inst|cpu|E_src2[31]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(31),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[31]~56_combout\,
	combout => \inst|cpu|E_src2[31]~57_combout\);

-- Location: LCCOMB_X52_Y44_N28
\inst|cpu|E_src2[30]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(30),
	datab => \inst|cpu|E_src2[30]~58_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[30]~59_combout\);

-- Location: LCCOMB_X48_Y40_N6
\inst|cpu|E_src2[27]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[27]~15_combout\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_src2_prelim\(27),
	combout => \inst|cpu|E_src2[27]~2_combout\);

-- Location: LCCOMB_X48_Y40_N12
\inst|cpu|E_src2[27]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_imm\(27),
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2[27]~2_combout\,
	combout => \inst|cpu|E_src2[27]~5_combout\);

-- Location: LCCOMB_X55_Y42_N10
\inst|cpu|E_src2[26]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(26),
	datac => \inst|cpu|E_src2[26]~3_combout\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[26]~6_combout\);

-- Location: LCCOMB_X55_Y42_N12
\inst|cpu|E_src2[25]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_hazard_M~q\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|M_wr_data_unfiltered[25]~19_combout\,
	datad => \inst|cpu|E_src2_prelim\(25),
	combout => \inst|cpu|E_src2[25]~4_combout\);

-- Location: LCCOMB_X55_Y42_N6
\inst|cpu|E_src2[25]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_imm\(25),
	datad => \inst|cpu|E_src2[25]~4_combout\,
	combout => \inst|cpu|E_src2[25]~7_combout\);

-- Location: LCCOMB_X49_Y41_N20
\inst|cpu|E_src2[16]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[16]~22_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[16]~37_combout\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_prelim\(16),
	combout => \inst|cpu|E_src2[16]~23_combout\);

-- Location: LCCOMB_X56_Y42_N16
\inst|cpu|the_SoC_cpu_test_bench|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[0]~53_combout\,
	datab => \inst|cpu|E_src1[0]~4_combout\,
	datad => VCC,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~1_cout\);

-- Location: LCCOMB_X56_Y42_N18
\inst|cpu|the_SoC_cpu_test_bench|Add0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[1]~55_combout\,
	datab => \inst|cpu|E_src1[1]~3_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~1_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~3_cout\);

-- Location: LCCOMB_X56_Y42_N20
\inst|cpu|the_SoC_cpu_test_bench|Add0~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[2]~51_combout\,
	datab => \inst|cpu|E_src1[2]~2_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~3_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~5_cout\);

-- Location: LCCOMB_X56_Y42_N22
\inst|cpu|the_SoC_cpu_test_bench|Add0~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[3]~49_combout\,
	datab => \inst|cpu|E_src1[3]~1_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~5_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~7_cout\);

-- Location: LCCOMB_X56_Y42_N24
\inst|cpu|the_SoC_cpu_test_bench|Add0~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[4]~0_combout\,
	datab => \inst|cpu|E_src2[4]~1_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~7_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~9_cout\);

-- Location: LCCOMB_X56_Y42_N26
\inst|cpu|the_SoC_cpu_test_bench|Add0~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[5]~47_combout\,
	datab => \inst|cpu|E_src1[5]~27_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~9_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~11_cout\);

-- Location: LCCOMB_X56_Y42_N28
\inst|cpu|the_SoC_cpu_test_bench|Add0~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[6]~26_combout\,
	datab => \inst|cpu|E_src2[6]~45_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~11_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~13_cout\);

-- Location: LCCOMB_X56_Y42_N30
\inst|cpu|the_SoC_cpu_test_bench|Add0~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[7]~25_combout\,
	datab => \inst|cpu|E_src2[7]~43_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~13_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~15_cout\);

-- Location: LCCOMB_X56_Y41_N0
\inst|cpu|the_SoC_cpu_test_bench|Add0~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[8]~41_combout\,
	datab => \inst|cpu|E_src1[8]~24_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~15_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~17_cout\);

-- Location: LCCOMB_X56_Y41_N2
\inst|cpu|the_SoC_cpu_test_bench|Add0~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[9]~23_combout\,
	datab => \inst|cpu|E_src2[9]~39_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~17_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~19_cout\);

-- Location: LCCOMB_X56_Y41_N4
\inst|cpu|the_SoC_cpu_test_bench|Add0~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[10]~33_combout\,
	datab => \inst|cpu|E_src1[10]~22_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~19_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~21_cout\);

-- Location: LCCOMB_X56_Y41_N6
\inst|cpu|the_SoC_cpu_test_bench|Add0~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[11]~21_combout\,
	datab => \inst|cpu|E_src2[11]~31_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~21_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~23_cout\);

-- Location: LCCOMB_X56_Y41_N8
\inst|cpu|the_SoC_cpu_test_bench|Add0~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[12]~37_combout\,
	datab => \inst|cpu|E_src1[12]~20_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~23_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~25_cout\);

-- Location: LCCOMB_X56_Y41_N10
\inst|cpu|the_SoC_cpu_test_bench|Add0~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[13]~29_combout\,
	datab => \inst|cpu|E_src1[13]~19_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~25_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~27_cout\);

-- Location: LCCOMB_X56_Y41_N12
\inst|cpu|the_SoC_cpu_test_bench|Add0~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[14]~27_combout\,
	datab => \inst|cpu|E_src1[14]~18_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~27_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~29_cout\);

-- Location: LCCOMB_X56_Y41_N14
\inst|cpu|the_SoC_cpu_test_bench|Add0~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[15]~25_combout\,
	datab => \inst|cpu|E_src1[15]~17_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~29_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~31_cout\);

-- Location: LCCOMB_X56_Y41_N16
\inst|cpu|the_SoC_cpu_test_bench|Add0~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[16]~16_combout\,
	datab => \inst|cpu|E_src2[16]~23_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~31_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~33_cout\);

-- Location: LCCOMB_X56_Y41_N18
\inst|cpu|the_SoC_cpu_test_bench|Add0~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[17]~21_combout\,
	datab => \inst|cpu|E_src1[17]~15_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~33_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~35_cout\);

-- Location: LCCOMB_X56_Y41_N20
\inst|cpu|the_SoC_cpu_test_bench|Add0~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[18]~14_combout\,
	datab => \inst|cpu|E_src2[18]~19_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~35_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~37_cout\);

-- Location: LCCOMB_X56_Y41_N22
\inst|cpu|the_SoC_cpu_test_bench|Add0~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[19]~13_combout\,
	datab => \inst|cpu|E_src2[19]~17_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~37_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~39_cout\);

-- Location: LCCOMB_X56_Y41_N24
\inst|cpu|the_SoC_cpu_test_bench|Add0~41\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[20]~15_combout\,
	datab => \inst|cpu|E_src1[20]~12_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~39_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~41_cout\);

-- Location: LCCOMB_X56_Y41_N26
\inst|cpu|the_SoC_cpu_test_bench|Add0~43\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[21]~13_combout\,
	datab => \inst|cpu|E_src1[21]~11_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~41_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~43_cout\);

-- Location: LCCOMB_X56_Y41_N28
\inst|cpu|the_SoC_cpu_test_bench|Add0~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[22]~10_combout\,
	datab => \inst|cpu|E_src2[22]~11_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~43_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~45_cout\);

-- Location: LCCOMB_X56_Y41_N30
\inst|cpu|the_SoC_cpu_test_bench|Add0~47\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[23]~9_combout\,
	datab => \inst|cpu|E_src2[23]~9_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~45_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~47_cout\);

-- Location: LCCOMB_X56_Y40_N0
\inst|cpu|the_SoC_cpu_test_bench|Add0~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[24]~35_combout\,
	datab => \inst|cpu|E_src1[24]~8_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~47_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~49_cout\);

-- Location: LCCOMB_X56_Y40_N2
\inst|cpu|the_SoC_cpu_test_bench|Add0~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[25]~7_combout\,
	datab => \inst|cpu|E_src2[25]~7_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~49_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~51_cout\);

-- Location: LCCOMB_X56_Y40_N4
\inst|cpu|the_SoC_cpu_test_bench|Add0~53\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[26]~6_combout\,
	datab => \inst|cpu|E_src2[26]~6_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~51_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~53_cout\);

-- Location: LCCOMB_X56_Y40_N6
\inst|cpu|the_SoC_cpu_test_bench|Add0~55\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[27]~5_combout\,
	datab => \inst|cpu|E_src2[27]~5_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~53_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~55_cout\);

-- Location: LCCOMB_X56_Y40_N8
\inst|cpu|the_SoC_cpu_test_bench|Add0~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[28]~63_combout\,
	datab => \inst|cpu|E_src1[28]~31_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~55_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~57_cout\);

-- Location: LCCOMB_X56_Y40_N10
\inst|cpu|the_SoC_cpu_test_bench|Add0~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[29]~30_combout\,
	datab => \inst|cpu|E_src2[29]~61_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~57_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~59_cout\);

-- Location: LCCOMB_X56_Y40_N12
\inst|cpu|the_SoC_cpu_test_bench|Add0~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[30]~29_combout\,
	datab => \inst|cpu|E_src2[30]~59_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~59_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~61_cout\);

-- Location: LCCOMB_X56_Y40_N14
\inst|cpu|the_SoC_cpu_test_bench|Add0~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[31]~28_combout\,
	datab => \inst|cpu|E_src2[31]~57_combout\,
	datad => VCC,
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~61_cout\,
	cout => \inst|cpu|the_SoC_cpu_test_bench|Add0~63_cout\);

-- Location: LCCOMB_X56_Y40_N16
\inst|cpu|the_SoC_cpu_test_bench|Add0~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|cpu|the_SoC_cpu_test_bench|Add0~63_cout\,
	combout => \inst|cpu|the_SoC_cpu_test_bench|Add0~64_combout\);

-- Location: LCCOMB_X53_Y38_N18
\inst|cpu|E_br_result~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[33]~66_combout\,
	datab => \inst|cpu|E_compare_op\(1),
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|the_SoC_cpu_test_bench|Add0~64_combout\,
	combout => \inst|cpu|E_br_result~0_combout\);

-- Location: FF_X53_Y38_N23
\inst|cpu|E_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(21),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(21));

-- Location: FF_X53_Y38_N21
\inst|cpu|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_br_cond~q\);

-- Location: LCCOMB_X53_Y38_N22
\inst|cpu|M_pipe_flush_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_flush_pipe_always~q\,
	datab => \inst|cpu|E_br_result~0_combout\,
	datac => \inst|cpu|E_iw\(21),
	datad => \inst|cpu|E_ctrl_br_cond~q\,
	combout => \inst|cpu|M_pipe_flush_nxt~0_combout\);

-- Location: LCCOMB_X49_Y35_N10
\inst|cpu|M_pipe_flush_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_valid_from_D~q\,
	datab => \inst|cpu|M_pipe_flush_nxt~0_combout\,
	datac => \inst|cpu|M_pipe_flush~q\,
	datad => \inst|cpu|E_hbreak_req~combout\,
	combout => \inst|cpu|M_pipe_flush_nxt~1_combout\);

-- Location: FF_X49_Y35_N11
\inst|cpu|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_nxt~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush~q\);

-- Location: LCCOMB_X49_Y35_N12
\inst|cpu|F_pc[23]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_issue~q\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|D_br_pred_taken~0_combout\,
	datad => \inst|cpu|M_pipe_flush~q\,
	combout => \inst|cpu|F_pc[23]~0_combout\);

-- Location: LCCOMB_X56_Y37_N24
\inst|cpu|F_ic_tag_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|F_pc_plus_one[3]~6_combout\,
	datac => \inst|cpu|D_pc\(3),
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X56_Y37_N26
\inst|cpu|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(3),
	datab => \inst|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\,
	datac => \inst|cpu|D_br_taken_waddr_partial\(3),
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X56_Y37_N27
\inst|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(3));

-- Location: FF_X56_Y37_N25
\inst|cpu|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(3));

-- Location: LCCOMB_X49_Y37_N26
\inst|cpu|ic_tag_wraddress_nxt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst|cpu|ic_fill_line\(0),
	datad => \inst|cpu|D_pc\(3),
	combout => \inst|cpu|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X49_Y37_N27
\inst|cpu|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress_nxt~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(0));

-- Location: LCCOMB_X55_Y38_N14
\inst|cpu|F_iw[12]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	combout => \inst|cpu|F_iw[12]~20_combout\);

-- Location: FF_X55_Y38_N15
\inst|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[12]~20_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(12));

-- Location: LCCOMB_X57_Y37_N28
\inst|cpu|D_ctrl_jmp_indirect~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~2_combout\,
	datab => \inst|cpu|D_iw\(12),
	datac => \inst|cpu|Equal4~4_combout\,
	datad => \inst|cpu|D_ctrl_jmp_indirect~0_combout\,
	combout => \inst|cpu|D_ctrl_jmp_indirect~1_combout\);

-- Location: FF_X57_Y37_N29
\inst|cpu|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_jmp_indirect~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_jmp_indirect~q\);

-- Location: LCCOMB_X56_Y37_N4
\inst|cpu|M_pipe_flush_waddr[6]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_jmp_direct~q\,
	datab => \inst|cpu|E_ctrl_jmp_indirect~q\,
	datad => \inst|cpu|E_hbreak_req~combout\,
	combout => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\);

-- Location: LCCOMB_X52_Y35_N24
\inst|cpu|E_pc[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(0),
	combout => \inst|cpu|E_pc[0]~feeder_combout\);

-- Location: FF_X52_Y35_N25
\inst|cpu|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_pc[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(0));

-- Location: LCCOMB_X52_Y35_N18
\inst|cpu|M_pipe_flush_waddr_nxt[0]~68\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[0]~67_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(6),
	datad => \inst|cpu|E_pc\(0),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[0]~68_combout\);

-- Location: FF_X52_Y35_N19
\inst|cpu|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[0]~68_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X52_Y35_N2
\inst|cpu|F_ic_data_rd_addr_nxt[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(0),
	datac => \inst|cpu|D_pc\(0),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: FF_X52_Y37_N11
\inst|cpu|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_br_taken_waddr_partial\(0));

-- Location: LCCOMB_X52_Y35_N4
\inst|cpu|F_ic_data_rd_addr_nxt[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[0]~0_combout\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\,
	datad => \inst|cpu|D_br_taken_waddr_partial\(0),
	combout => \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X52_Y35_N5
\inst|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(0));

-- Location: FF_X52_Y35_N3
\inst|cpu|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(0));

-- Location: FF_X49_Y34_N21
\inst|cpu|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X49_Y34_N18
\inst|cpu|ic_fill_dp_offset_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_ic_fill_starting_d1~q\,
	datac => \inst|cpu|ic_fill_dp_offset\(0),
	datad => \inst|cpu|ic_fill_initial_offset\(0),
	combout => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: FF_X49_Y34_N19
\inst|cpu|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X52_Y39_N8
\inst|cpu|F_iw[21]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \inst|cpu|F_iw[21]~19_combout\);

-- Location: FF_X52_Y39_N9
\inst|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[21]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(21));

-- Location: LCCOMB_X53_Y35_N4
\inst|cpu|D_dst_regnum[4]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~combout\,
	datab => \inst|cpu|D_iw\(21),
	datac => \inst|cpu|D_iw\(26),
	datad => \inst|cpu|D_dst_regnum[1]~3_combout\,
	combout => \inst|cpu|D_dst_regnum[4]~6_combout\);

-- Location: FF_X53_Y35_N5
\inst|cpu|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_dst_regnum[4]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_dst_regnum\(4));

-- Location: FF_X53_Y35_N15
\inst|cpu|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_dst_regnum\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_dst_regnum\(4));

-- Location: FF_X53_Y35_N25
\inst|cpu|W_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_dst_regnum\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_dst_regnum\(4));

-- Location: LCCOMB_X53_Y35_N26
\inst|cpu|D_src1_hazard_W~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(31),
	datab => \inst|cpu|W_dst_regnum\(4),
	datad => \inst|cpu|W_wr_dst_reg~q\,
	combout => \inst|cpu|D_src1_hazard_W~2_combout\);

-- Location: LCCOMB_X52_Y38_N28
\inst|cpu|D_src1_hazard_W~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_dst_regnum\(1),
	datab => \inst|cpu|D_iw\(27),
	datac => \inst|cpu|W_dst_regnum\(0),
	datad => \inst|cpu|D_iw\(28),
	combout => \inst|cpu|D_src1_hazard_W~0_combout\);

-- Location: FF_X53_Y35_N23
\inst|cpu|W_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_dst_regnum\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_dst_regnum\(2));

-- Location: FF_X53_Y35_N1
\inst|cpu|W_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_dst_regnum\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_dst_regnum\(3));

-- Location: LCCOMB_X53_Y35_N22
\inst|cpu|D_src1_hazard_W~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(29),
	datab => \inst|cpu|D_iw\(30),
	datac => \inst|cpu|W_dst_regnum\(2),
	datad => \inst|cpu|W_dst_regnum\(3),
	combout => \inst|cpu|D_src1_hazard_W~1_combout\);

-- Location: LCCOMB_X54_Y42_N24
\inst|cpu|D_src1_hazard_W\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_a_not_src~combout\,
	datab => \inst|cpu|D_src1_hazard_W~2_combout\,
	datac => \inst|cpu|D_src1_hazard_W~0_combout\,
	datad => \inst|cpu|D_src1_hazard_W~1_combout\,
	combout => \inst|cpu|D_src1_hazard_W~combout\);

-- Location: LCCOMB_X52_Y40_N8
\inst|cpu|E_src1_prelim[24]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|W_wr_data\(24),
	datab => \inst|cpu|D_src1_hazard_W~combout\,
	datad => \inst|cpu|SoC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \inst|cpu|E_src1_prelim[24]~25_combout\);

-- Location: FF_X52_Y40_N9
\inst|cpu|E_src1_prelim[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_src1_prelim[24]~25_combout\,
	asdata => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|D_src1_hazard_M~combout\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src1_prelim\(24));

-- Location: LCCOMB_X52_Y40_N30
\inst|cpu|E_src1[24]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	datac => \inst|cpu|E_src1_prelim\(24),
	datad => \inst|cpu|E_src1_hazard_M~q\,
	combout => \inst|cpu|E_src1[24]~8_combout\);

-- Location: LCCOMB_X52_Y43_N28
\inst|cpu|D_src2_imm[24]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \inst|cpu|D_src2_imm[15]~5_combout\,
	datac => \inst|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \inst|cpu|D_iw\(14),
	combout => \inst|cpu|D_src2_imm[24]~9_combout\);

-- Location: FF_X52_Y43_N29
\inst|cpu|E_src2_imm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_src2_imm[24]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_src2_imm\(24));

-- Location: LCCOMB_X52_Y40_N18
\inst|cpu|E_src2[24]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2_prelim\(24),
	datad => \inst|cpu|E_src2_imm\(24),
	combout => \inst|cpu|E_src2[24]~34_combout\);

-- Location: LCCOMB_X52_Y40_N28
\inst|cpu|E_src2[24]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[24]~21_combout\,
	datab => \inst|cpu|E_src2[24]~34_combout\,
	datac => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[24]~35_combout\);

-- Location: LCCOMB_X52_Y40_N14
\inst|cpu|E_alu_result[24]~49\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(0),
	datab => \inst|cpu|E_compare_op\(1),
	datac => \inst|cpu|E_src1[24]~8_combout\,
	datad => \inst|cpu|E_src2[24]~35_combout\,
	combout => \inst|cpu|E_alu_result[24]~49_combout\);

-- Location: FF_X52_Y38_N25
\inst|cpu|E_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(28),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(28));

-- Location: LCCOMB_X55_Y39_N6
\inst|cpu|M_pipe_flush_waddr_nxt[22]~57\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(22),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[22]~57_combout\);

-- Location: LCCOMB_X52_Y38_N24
\inst|cpu|M_pipe_flush_waddr_nxt[22]~58\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(28),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[22]~57_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[22]~58_combout\);

-- Location: FF_X52_Y36_N9
\inst|cpu|D_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(22),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(22));

-- Location: FF_X52_Y36_N13
\inst|cpu|E_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(22),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(22));

-- Location: LCCOMB_X52_Y36_N24
\inst|cpu|M_pipe_flush_waddr_nxt[22]~59\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[24]~8_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[22]~58_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|E_pc\(22),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[22]~59_combout\);

-- Location: FF_X52_Y36_N25
\inst|cpu|M_pipe_flush_waddr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[22]~59_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(22));

-- Location: LCCOMB_X52_Y36_N8
\inst|cpu|F_pc_nxt[22]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_pc_plus_one[22]~44_combout\,
	datac => \inst|cpu|D_pc\(22),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[22]~24_combout\);

-- Location: LCCOMB_X52_Y36_N14
\inst|cpu|F_pc_nxt[22]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(22),
	datac => \inst|cpu|F_pc_nxt[22]~24_combout\,
	datad => \inst|cpu|Add1~26_combout\,
	combout => \inst|cpu|F_pc_nxt[22]~25_combout\);

-- Location: FF_X52_Y36_N15
\inst|cpu|F_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[22]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(22));

-- Location: LCCOMB_X53_Y36_N18
\inst|cpu|F_pc_plus_one[22]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(22),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[21]~43\,
	combout => \inst|cpu|F_pc_plus_one[22]~44_combout\,
	cout => \inst|cpu|F_pc_plus_one[22]~45\);

-- Location: FF_X53_Y36_N19
\inst|cpu|D_pc_plus_one[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[22]~44_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(22));

-- Location: LCCOMB_X54_Y36_N10
\inst|cpu|Add1~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(22),
	datad => VCC,
	cin => \inst|cpu|Add1~25\,
	combout => \inst|cpu|Add1~26_combout\,
	cout => \inst|cpu|Add1~27\);

-- Location: LCCOMB_X49_Y39_N6
\inst|cpu|D_extra_pc[22]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(22),
	datab => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|Add1~26_combout\,
	combout => \inst|cpu|D_extra_pc[22]~17_combout\);

-- Location: FF_X49_Y39_N7
\inst|cpu|E_extra_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[22]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(22));

-- Location: LCCOMB_X52_Y40_N24
\inst|cpu|E_alu_result[24]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_retaddr~q\,
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_alu_result[24]~49_combout\,
	datad => \inst|cpu|E_extra_pc\(22),
	combout => \inst|cpu|E_alu_result[24]~50_combout\);

-- Location: LCCOMB_X52_Y40_N12
\inst|cpu|E_alu_result[24]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_alu_result~0_combout\,
	datac => \inst|cpu|Add8|auto_generated|result_int[25]~50_combout\,
	datad => \inst|cpu|E_alu_result[24]~50_combout\,
	combout => \inst|cpu|E_alu_result[24]~51_combout\);

-- Location: FF_X52_Y40_N13
\inst|cpu|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[24]~51_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(24));

-- Location: LCCOMB_X45_Y37_N2
\inst|addr_router_001|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal1~5_combout\ = (\inst|cpu|M_alu_result\(11) & (\inst|cpu|M_alu_result\(24) & !\inst|cpu|M_alu_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(11),
	datac => \inst|cpu|M_alu_result\(24),
	datad => \inst|cpu|M_alu_result\(12),
	combout => \inst|addr_router_001|Equal1~5_combout\);

-- Location: LCCOMB_X45_Y37_N20
\inst|cmd_xbar_mux|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|src_valid~0_combout\ = (\inst|addr_router_001|Equal1~4_combout\ & (\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & (\inst|cmd_xbar_mux|saved_grant\(1) & \inst|addr_router_001|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~4_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(1),
	datad => \inst|addr_router_001|Equal1~5_combout\,
	combout => \inst|cmd_xbar_mux|src_valid~0_combout\);

-- Location: LCCOMB_X48_Y37_N16
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & ((\inst|cmd_xbar_mux|src_valid~0_combout\) # 
-- ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|cmd_xbar_mux|src_valid~0_combout\,
	datac => \inst|cmd_xbar_mux|saved_grant\(0),
	datad => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\);

-- Location: LCCOMB_X48_Y37_N20
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ = (!\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1) & (\inst|cpu|clr_break_line~q\ & 
-- (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\ $ (\inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(1),
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|m0_write~1_combout\,
	datac => \inst|cpu|clr_break_line~q\,
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter\(0),
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\);

-- Location: LCCOMB_X47_Y37_N2
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ & (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X47_Y37_N3
\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X47_Y37_N16
\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\ & 
-- (!\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|cp_ready~0_combout\,
	datab => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X47_Y37_N17
\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X47_Y38_N26
\inst|rsp_xbar_demux|src0_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux|src0_valid~combout\ = (\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X47_Y44_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|comb~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \inst|cmd_xbar_mux|src_payload~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X47_Y44_N17
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X47_Y44_N24
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\ = (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\))) # 
-- (!\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\);

-- Location: FF_X47_Y44_N25
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[3]~3_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: IOIBUF_X0_Y25_N15
\SDRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SDRAM_DQ(3),
	o => \SDRAM_DQ[3]~input_o\);

-- Location: FF_X0_Y25_N17
\inst|sdram_controller|za_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \SDRAM_DQ[3]~input_o\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_data\(3));

-- Location: LCCOMB_X45_Y41_N14
\inst|rsp_xbar_mux|src_data[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(3) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(3)) # ((\inst|rsp_xbar_demux|src0_valid~combout\ & \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3))))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (\inst|rsp_xbar_demux|src0_valid~combout\ & (\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|rsp_xbar_demux|src0_valid~combout\,
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \inst|sdram_controller|za_data\(3),
	combout => \inst|rsp_xbar_mux|src_data\(3));

-- Location: FF_X45_Y41_N15
\inst|cpu|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(3),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(3));

-- Location: LCCOMB_X52_Y39_N10
\inst|cpu|F_iw[14]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \inst|cpu|F_iw[14]~36_combout\);

-- Location: FF_X52_Y39_N11
\inst|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[14]~36_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(14));

-- Location: LCCOMB_X54_Y41_N30
\inst|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(14),
	datad => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \inst|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X54_Y41_N31
\inst|cpu|E_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_shift_rot_right~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X54_Y41_N28
\inst|cpu|M_ctrl_shift_rot_right~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|E_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_ctrl_shift_rot_right~feeder_combout\);

-- Location: FF_X54_Y41_N29
\inst|cpu|M_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ctrl_shift_rot_right~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X54_Y40_N12
\inst|cpu|M_shift_rot_result[15]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_result\(14),
	datab => \inst|cpu|M_shift_rot_result\(16),
	datad => \inst|cpu|M_ctrl_shift_rot_right~q\,
	combout => \inst|cpu|M_shift_rot_result[15]~16_combout\);

-- Location: FF_X54_Y40_N13
\inst|cpu|M_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[15]~16_combout\,
	asdata => \inst|cpu|E_src1[15]~17_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(15));

-- Location: LCCOMB_X54_Y40_N18
\inst|cpu|M_shift_rot_result[16]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(17),
	datad => \inst|cpu|M_shift_rot_result\(15),
	combout => \inst|cpu|M_shift_rot_result[16]~17_combout\);

-- Location: FF_X54_Y40_N19
\inst|cpu|M_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[16]~17_combout\,
	asdata => \inst|cpu|E_src1[16]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(16));

-- Location: LCCOMB_X54_Y40_N16
\inst|cpu|M_shift_rot_result[17]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(18),
	datad => \inst|cpu|M_shift_rot_result\(16),
	combout => \inst|cpu|M_shift_rot_result[17]~18_combout\);

-- Location: FF_X54_Y40_N17
\inst|cpu|M_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[17]~18_combout\,
	asdata => \inst|cpu|E_src1[17]~15_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(17));

-- Location: LCCOMB_X48_Y41_N18
\inst|cpu|M_shift_rot_result[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_shift_rot_right~q\,
	datab => \inst|cpu|M_shift_rot_result\(17),
	datad => \inst|cpu|M_shift_rot_result\(19),
	combout => \inst|cpu|M_shift_rot_result[18]~19_combout\);

-- Location: FF_X48_Y41_N19
\inst|cpu|M_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_result[18]~19_combout\,
	asdata => \inst|cpu|E_src1[18]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cpu|ALT_INV_M_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_result\(18));

-- Location: LCCOMB_X55_Y44_N14
\inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(18) = (\inst|crc_custom|wrapper_wiring|readdata\(18) & (\inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\ & !\inst|cpu|M_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crc_custom|wrapper_wiring|readdata\(18),
	datab => \inst|cpu_custom_instruction_master_multi_xconnect|LessThan1~0_combout\,
	datad => \inst|cpu|M_iw\(9),
	combout => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(18));

-- Location: FF_X55_Y44_N15
\inst|cpu|M_ci_multi_result_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_custom_instruction_master_multi_xconnect|ci_slave_result\(18),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ci_multi_result_d1\(18));

-- Location: LCCOMB_X49_Y41_N8
\inst|cpu|M_wr_data_unfiltered[18]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[18]~32_combout\,
	datab => \inst|cpu|M_shift_rot_result\(18),
	datac => \inst|cpu|M_wr_data_unfiltered[30]~1_combout\,
	datad => \inst|cpu|M_ci_multi_result_d1\(18),
	combout => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\);

-- Location: LCCOMB_X49_Y41_N24
\inst|cpu|E_src2[18]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2[18]~18_combout\,
	datab => \inst|cpu|M_wr_data_unfiltered[18]~33_combout\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_prelim\(18),
	combout => \inst|cpu|E_src2[18]~19_combout\);

-- Location: LCCOMB_X49_Y40_N28
\inst|cpu|E_alu_result[18]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src2[18]~19_combout\,
	datac => \inst|cpu|E_compare_op\(0),
	datad => \inst|cpu|E_src1[18]~14_combout\,
	combout => \inst|cpu|E_alu_result[18]~28_combout\);

-- Location: LCCOMB_X49_Y40_N14
\inst|cpu|E_alu_result[18]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(16),
	datab => \inst|cpu|E_alu_result[18]~28_combout\,
	datac => \inst|cpu|E_ctrl_logic~q\,
	datad => \inst|cpu|E_ctrl_retaddr~q\,
	combout => \inst|cpu|E_alu_result[18]~29_combout\);

-- Location: LCCOMB_X49_Y40_N26
\inst|cpu|E_alu_result[18]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[19]~38_combout\,
	datab => \inst|cpu|E_alu_result[18]~29_combout\,
	datac => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[18]~30_combout\);

-- Location: FF_X49_Y40_N27
\inst|cpu|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[18]~30_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(18));

-- Location: LCCOMB_X45_Y36_N10
\inst|cmd_xbar_demux_001|src1_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src1_valid~4_combout\ = (\inst|addr_router_001|src_channel[1]~1_combout\ & ((\inst|cpu|d_write~q\) # ((!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|src_channel[1]~1_combout\,
	datab => \inst|cpu_data_master_translator|read_accepted~q\,
	datac => \inst|cpu|d_write~q\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|cmd_xbar_demux_001|src1_valid~4_combout\);

-- Location: LCCOMB_X46_Y35_N24
\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\ = \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X45_Y35_N4
\inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\inst|cmd_xbar_mux_001|update_grant~1_combout\ & ((\inst|cmd_xbar_demux|src1_valid~0_combout\) # (\inst|cmd_xbar_demux_001|src1_valid~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	datab => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst|cmd_xbar_demux_001|src1_valid~4_combout\,
	combout => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X46_Y35_N25
\inst|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|top_priority_reg[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X45_Y35_N8
\inst|cmd_xbar_mux_001|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\ = (\inst|cmd_xbar_demux|src1_valid~0_combout\ & (((!\inst|cmd_xbar_demux_001|src1_valid~4_combout\ & \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # (!\inst|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst|cmd_xbar_demux_001|src1_valid~4_combout\,
	datad => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X43_Y39_N24
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[1]~0_combout\ = \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1) $ 
-- (((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\ & (!\inst|sdram_controller|f_select~combout\ & \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0))) # 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\ & (\inst|sdram_controller|f_select~combout\ & !\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\,
	datab => \inst|sdram_controller|f_select~combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[1]~0_combout\);

-- Location: FF_X43_Y39_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[1]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1));

-- Location: LCCOMB_X39_Y39_N16
\inst|cmd_xbar_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|update_grant~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & (((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X39_Y39_N30
\inst|cmd_xbar_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|WideOr1~combout\ = (\inst|cmd_xbar_demux|src1_valid~0_combout\ & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cmd_xbar_demux_001|src1_valid~4_combout\)))) # 
-- (!\inst|cmd_xbar_demux|src1_valid~0_combout\ & (((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cmd_xbar_demux_001|src1_valid~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cmd_xbar_demux_001|src1_valid~4_combout\,
	combout => \inst|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X45_Y35_N16
\inst|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\inst|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X45_Y35_N17
\inst|cmd_xbar_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X39_Y39_N18
\inst|cmd_xbar_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|update_grant~1_combout\ = (\inst|cmd_xbar_mux_001|WideOr1~combout\ & (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|cmd_xbar_mux_001|update_grant~0_combout\))) # 
-- (!\inst|cmd_xbar_mux_001|WideOr1~combout\ & (((!\inst|cmd_xbar_mux_001|packet_in_progress~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|cmd_xbar_mux_001|update_grant~0_combout\,
	datac => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst|cmd_xbar_mux_001|packet_in_progress~q\,
	combout => \inst|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: FF_X45_Y35_N9
\inst|cmd_xbar_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|grant[0]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X45_Y40_N6
\inst|cmd_xbar_mux_001|src_data[54]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(54) = (\inst|cpu|ic_fill_tag\(6) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(18) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_tag\(6) & (\inst|cpu|M_alu_result\(18) & 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(6),
	datab => \inst|cpu|M_alu_result\(18),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(54));

-- Location: LCCOMB_X42_Y40_N8
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[52]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(54)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(54),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout\);

-- Location: LCCOMB_X39_Y39_N24
\inst|cmd_xbar_mux_001|last_cycle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|last_cycle~0_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7) & (\inst|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|cmd_xbar_mux_001|last_cycle~0_combout\);

-- Location: LCCOMB_X43_Y39_N12
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|i_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cpu|i_read~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\);

-- Location: LCCOMB_X43_Y39_N6
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\ = (\inst|cmd_xbar_mux_001|last_cycle~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\) # 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datac => \inst|cmd_xbar_mux_001|last_cycle~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\);

-- Location: LCCOMB_X43_Y39_N0
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~0_combout\ = \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\ $ 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~0_combout\);

-- Location: FF_X43_Y39_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\);

-- Location: LCCOMB_X43_Y39_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\ & 
-- !\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\);

-- Location: FF_X42_Y40_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(52));

-- Location: LCCOMB_X43_Y39_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\ & 
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|wr_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\);

-- Location: FF_X45_Y40_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(54),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(52));

-- Location: LCCOMB_X42_Y40_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(52)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(52),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(52),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\);

-- Location: LCCOMB_X55_Y36_N18
\inst|cpu|F_pc_nxt[12]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[12]~24_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(12),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[12]~4_combout\);

-- Location: LCCOMB_X55_Y36_N14
\inst|cpu|F_pc_nxt[12]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(12),
	datab => \inst|cpu|F_pc_nxt[12]~4_combout\,
	datac => \inst|cpu|F_pc[23]~0_combout\,
	datad => \inst|cpu|Add1~6_combout\,
	combout => \inst|cpu|F_pc_nxt[12]~5_combout\);

-- Location: FF_X55_Y36_N15
\inst|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[12]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(12));

-- Location: FF_X55_Y36_N19
\inst|cpu|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(12),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(12));

-- Location: FF_X49_Y36_N15
\inst|cpu|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(12),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(2));

-- Location: LCCOMB_X43_Y40_N28
\inst|cmd_xbar_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(50) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_tag\(2)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_alu_result\(14))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & (\inst|cpu|M_alu_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|M_alu_result\(14),
	datad => \inst|cpu|ic_fill_tag\(2),
	combout => \inst|cmd_xbar_mux_001|src_data\(50));

-- Location: LCCOMB_X43_Y40_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[48]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(50),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout\);

-- Location: FF_X43_Y40_N23
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[48]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(48));

-- Location: LCCOMB_X40_Y39_N30
\inst|sdram_controller|Selector41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector41~6_combout\ = (\inst|sdram_controller|m_state.100000000~q\ & (!\inst|sdram_controller|refresh_request~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)) # 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector41~6_combout\);

-- Location: LCCOMB_X40_Y39_N12
\inst|sdram_controller|Selector41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector41~5_combout\ = (!\inst|sdram_controller|refresh_request~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)) # 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector41~5_combout\);

-- Location: LCCOMB_X40_Y39_N24
\inst|sdram_controller|Selector41~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector41~8_combout\ = (\inst|sdram_controller|init_done~q\ & (!\inst|sdram_controller|m_state.000000001~q\ & \inst|sdram_controller|Selector41~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|Selector41~5_combout\,
	combout => \inst|sdram_controller|Selector41~8_combout\);

-- Location: LCCOMB_X40_Y39_N0
\inst|sdram_controller|Selector41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector41~7_combout\ = ((\inst|sdram_controller|Selector41~8_combout\) # ((\inst|sdram_controller|pending~10_combout\ & \inst|sdram_controller|Selector41~6_combout\))) # (!\inst|sdram_controller|active_rnw~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_rnw~2_combout\,
	datab => \inst|sdram_controller|pending~10_combout\,
	datac => \inst|sdram_controller|Selector41~6_combout\,
	datad => \inst|sdram_controller|Selector41~8_combout\,
	combout => \inst|sdram_controller|Selector41~7_combout\);

-- Location: FF_X40_Y39_N1
\inst|sdram_controller|f_pop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector41~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|f_pop~q\);

-- Location: LCCOMB_X39_Y40_N16
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~0_combout\ = \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ $ (((!\inst|sdram_controller|pending~combout\ & \inst|sdram_controller|f_pop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|f_pop~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~0_combout\);

-- Location: FF_X39_Y40_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\);

-- Location: FF_X43_Y40_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(50),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(48));

-- Location: LCCOMB_X40_Y40_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(48)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(48)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(48),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(48),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\);

-- Location: FF_X40_Y40_N23
\inst|sdram_controller|active_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(12));

-- Location: FF_X49_Y36_N13
\inst|cpu|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(13),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(3));

-- Location: LCCOMB_X42_Y38_N10
\inst|cmd_xbar_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(51) = (\inst|cpu|M_alu_result\(15) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(3))))) # (!\inst|cpu|M_alu_result\(15) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|cpu|ic_fill_tag\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(15),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|ic_fill_tag\(3),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(51));

-- Location: FF_X42_Y38_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(51),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(49));

-- Location: LCCOMB_X42_Y38_N16
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[49]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(51),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout\);

-- Location: FF_X42_Y38_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[49]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(49));

-- Location: LCCOMB_X40_Y40_N24
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(49)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(49)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(49),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(49),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\);

-- Location: FF_X40_Y40_N25
\inst|sdram_controller|active_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(13));

-- Location: LCCOMB_X40_Y40_N2
\inst|sdram_controller|pending~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~2_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\ & (\inst|sdram_controller|active_addr\(12) & (\inst|sdram_controller|active_addr\(13) $ 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\ & (!\inst|sdram_controller|active_addr\(12) & 
-- (\inst|sdram_controller|active_addr\(13) $ (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[48]~5_combout\,
	datab => \inst|sdram_controller|active_addr\(12),
	datac => \inst|sdram_controller|active_addr\(13),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[49]~4_combout\,
	combout => \inst|sdram_controller|pending~2_combout\);

-- Location: FF_X55_Y36_N3
\inst|cpu|E_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(20),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(20));

-- Location: LCCOMB_X57_Y39_N28
\inst|cpu|M_pipe_flush_waddr_nxt[14]~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_extra_pc\(14),
	datab => \inst|cpu|E_ctrl_exception~q\,
	datac => \inst|cpu|E_ctrl_break~q\,
	datad => \inst|cpu|E_ctrl_crst~q\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[14]~33_combout\);

-- Location: LCCOMB_X55_Y36_N2
\inst|cpu|M_pipe_flush_waddr_nxt[14]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(20),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[14]~33_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[14]~34_combout\);

-- Location: LCCOMB_X55_Y36_N6
\inst|cpu|M_pipe_flush_waddr_nxt[14]~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(14),
	datab => \inst|cpu|E_src1[16]~16_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[14]~34_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[14]~35_combout\);

-- Location: FF_X55_Y36_N7
\inst|cpu|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[14]~35_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(14));

-- Location: LCCOMB_X55_Y36_N30
\inst|cpu|F_pc_nxt[14]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_nxt[14]~8_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(14),
	datac => \inst|cpu|F_pc[23]~0_combout\,
	datad => \inst|cpu|Add1~10_combout\,
	combout => \inst|cpu|F_pc_nxt[14]~9_combout\);

-- Location: FF_X55_Y36_N31
\inst|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[14]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(14));

-- Location: FF_X53_Y38_N13
\inst|cpu|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(14));

-- Location: FF_X53_Y38_N1
\inst|cpu|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(4));

-- Location: LCCOMB_X45_Y40_N2
\inst|cmd_xbar_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(52) = (\inst|cpu|M_alu_result\(16) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(4))))) # (!\inst|cpu|M_alu_result\(16) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(16),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cpu|ic_fill_tag\(4),
	combout => \inst|cmd_xbar_mux_001|src_data\(52));

-- Location: FF_X45_Y40_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(52),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(50));

-- Location: LCCOMB_X42_Y40_N16
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(50)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(50)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(50),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(50),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\);

-- Location: FF_X53_Y38_N25
\inst|cpu|ic_fill_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(15),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(5));

-- Location: LCCOMB_X45_Y40_N8
\inst|cmd_xbar_mux_001|src_data[53]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(53) = (\inst|cpu|M_alu_result\(17) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cpu|ic_fill_tag\(5) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cpu|M_alu_result\(17) & (\inst|cpu|ic_fill_tag\(5) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(17),
	datab => \inst|cpu|ic_fill_tag\(5),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(53));

-- Location: FF_X45_Y40_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(53),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(51));

-- Location: FF_X42_Y40_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(53),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(51));

-- Location: LCCOMB_X42_Y40_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(51))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(51),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(51),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\);

-- Location: FF_X42_Y40_N17
\inst|sdram_controller|active_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(14));

-- Location: LCCOMB_X42_Y40_N24
\inst|sdram_controller|pending~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~3_combout\ = (\inst|sdram_controller|active_addr\(15) & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\ $ (!\inst|sdram_controller|active_addr\(14))))) # (!\inst|sdram_controller|active_addr\(15) & 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\ $ (!\inst|sdram_controller|active_addr\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_addr\(15),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[50]~7_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\,
	datad => \inst|sdram_controller|active_addr\(14),
	combout => \inst|sdram_controller|pending~3_combout\);

-- Location: FF_X55_Y36_N27
\inst|cpu|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(11),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(11));

-- Location: FF_X49_Y36_N1
\inst|cpu|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(11),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(1));

-- Location: LCCOMB_X43_Y40_N24
\inst|cmd_xbar_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(49) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_tag\(1)) # ((\inst|cpu|M_alu_result\(13) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst|cpu|M_alu_result\(13) & (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cpu|M_alu_result\(13),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|ic_fill_tag\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(49));

-- Location: FF_X43_Y40_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(49),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(47));

-- Location: LCCOMB_X40_Y40_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(47)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(47)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(47),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(47),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\);

-- Location: FF_X52_Y36_N3
\inst|cpu|E_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(30),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(30));

-- Location: LCCOMB_X55_Y39_N0
\inst|cpu|M_pipe_flush_waddr_nxt[24]~63\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_exception~q\,
	datab => \inst|cpu|E_ctrl_break~q\,
	datac => \inst|cpu|E_ctrl_crst~q\,
	datad => \inst|cpu|E_extra_pc\(24),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[24]~63_combout\);

-- Location: LCCOMB_X52_Y36_N2
\inst|cpu|M_pipe_flush_waddr_nxt[24]~64\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(30),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[24]~63_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[24]~64_combout\);

-- Location: LCCOMB_X52_Y36_N28
\inst|cpu|M_pipe_flush_waddr_nxt[24]~65\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(24),
	datab => \inst|cpu|E_src1[26]~6_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[24]~64_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[24]~65_combout\);

-- Location: FF_X52_Y36_N29
\inst|cpu|M_pipe_flush_waddr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[24]~65_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(24));

-- Location: FF_X52_Y36_N5
\inst|cpu|D_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(24),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(24));

-- Location: LCCOMB_X52_Y36_N4
\inst|cpu|F_pc_nxt[24]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_pc_plus_one[24]~48_combout\,
	datac => \inst|cpu|D_pc\(24),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[24]~28_combout\);

-- Location: LCCOMB_X52_Y36_N22
\inst|cpu|F_pc_nxt[24]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add1~30_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr\(24),
	datac => \inst|cpu|F_pc_nxt[24]~28_combout\,
	datad => \inst|cpu|F_pc[23]~0_combout\,
	combout => \inst|cpu|F_pc_nxt[24]~29_combout\);

-- Location: FF_X52_Y36_N23
\inst|cpu|F_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[24]~29_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(24));

-- Location: LCCOMB_X53_Y36_N20
\inst|cpu|F_pc_plus_one[23]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(23),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[22]~45\,
	combout => \inst|cpu|F_pc_plus_one[23]~46_combout\,
	cout => \inst|cpu|F_pc_plus_one[23]~47\);

-- Location: LCCOMB_X53_Y36_N22
\inst|cpu|F_pc_plus_one[24]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(24),
	datad => VCC,
	cin => \inst|cpu|F_pc_plus_one[23]~47\,
	combout => \inst|cpu|F_pc_plus_one[24]~48_combout\,
	cout => \inst|cpu|F_pc_plus_one[24]~49\);

-- Location: FF_X53_Y36_N23
\inst|cpu|D_pc_plus_one[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[24]~48_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(24));

-- Location: FF_X53_Y36_N21
\inst|cpu|D_pc_plus_one[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[23]~46_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(23));

-- Location: LCCOMB_X54_Y36_N12
\inst|cpu|Add1~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(23),
	datad => VCC,
	cin => \inst|cpu|Add1~27\,
	combout => \inst|cpu|Add1~28_combout\,
	cout => \inst|cpu|Add1~29\);

-- Location: LCCOMB_X54_Y36_N14
\inst|cpu|Add1~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(24),
	datad => VCC,
	cin => \inst|cpu|Add1~29\,
	combout => \inst|cpu|Add1~30_combout\,
	cout => \inst|cpu|Add1~31\);

-- Location: LCCOMB_X54_Y36_N20
\inst|cpu|D_extra_pc[24]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datab => \inst|cpu|D_pc_plus_one\(24),
	datac => \inst|cpu|Add1~30_combout\,
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[24]~2_combout\);

-- Location: FF_X54_Y36_N21
\inst|cpu|E_extra_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[24]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(24));

-- Location: LCCOMB_X55_Y42_N20
\inst|cpu|E_alu_result[26]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src1[26]~6_combout\,
	datab => \inst|cpu|E_compare_op\(0),
	datac => \inst|cpu|E_compare_op\(1),
	datad => \inst|cpu|E_src2[26]~6_combout\,
	combout => \inst|cpu|E_alu_result[26]~7_combout\);

-- Location: LCCOMB_X54_Y38_N8
\inst|cpu|E_alu_result[26]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_logic~q\,
	datab => \inst|cpu|E_ctrl_retaddr~q\,
	datac => \inst|cpu|E_extra_pc\(24),
	datad => \inst|cpu|E_alu_result[26]~7_combout\,
	combout => \inst|cpu|E_alu_result[26]~8_combout\);

-- Location: LCCOMB_X54_Y38_N18
\inst|cpu|E_alu_result[26]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|Add8|auto_generated|result_int[27]~54_combout\,
	datac => \inst|cpu|E_alu_result[26]~8_combout\,
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[26]~9_combout\);

-- Location: FF_X54_Y38_N19
\inst|cpu|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[26]~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(26));

-- Location: FF_X52_Y36_N21
\inst|cpu|ic_fill_tag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(24),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(14));

-- Location: LCCOMB_X43_Y37_N16
\inst|cmd_xbar_mux_001|src_data[62]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(62) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|M_alu_result\(26)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(14))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cpu|M_alu_result\(26),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cpu|ic_fill_tag\(14),
	combout => \inst|cmd_xbar_mux_001|src_data\(62));

-- Location: LCCOMB_X43_Y37_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[60]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(62)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(62),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout\);

-- Location: FF_X43_Y37_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(60));

-- Location: LCCOMB_X40_Y40_N16
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(60))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(60))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(60),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(60),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\);

-- Location: FF_X40_Y40_N17
\inst|sdram_controller|active_addr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(24));

-- Location: LCCOMB_X40_Y40_N12
\inst|sdram_controller|pending~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~1_combout\ = (\inst|sdram_controller|active_addr\(11) & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\ & (\inst|sdram_controller|active_addr\(24) $ 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\)))) # (!\inst|sdram_controller|active_addr\(11) & (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\ & 
-- (\inst|sdram_controller|active_addr\(24) $ (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_addr\(11),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[47]~2_combout\,
	datac => \inst|sdram_controller|active_addr\(24),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\,
	combout => \inst|sdram_controller|pending~1_combout\);

-- Location: LCCOMB_X40_Y40_N4
\inst|sdram_controller|pending~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~4_combout\ = (\inst|sdram_controller|pending~0_combout\ & (\inst|sdram_controller|pending~2_combout\ & (\inst|sdram_controller|pending~3_combout\ & \inst|sdram_controller|pending~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~0_combout\,
	datab => \inst|sdram_controller|pending~2_combout\,
	datac => \inst|sdram_controller|pending~3_combout\,
	datad => \inst|sdram_controller|pending~1_combout\,
	combout => \inst|sdram_controller|pending~4_combout\);

-- Location: LCCOMB_X39_Y40_N20
\inst|sdram_controller|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector29~0_combout\ = (\inst|sdram_controller|m_state.100000000~q\ & (((\inst|sdram_controller|active_cs_n~q\) # (!\inst|sdram_controller|pending~4_combout\)) # (!\inst|sdram_controller|pending~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~9_combout\,
	datab => \inst|sdram_controller|active_cs_n~q\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|pending~4_combout\,
	combout => \inst|sdram_controller|Selector29~0_combout\);

-- Location: LCCOMB_X40_Y39_N6
\inst|sdram_controller|active_rnw~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|active_rnw~4_combout\ = ((!\inst|sdram_controller|m_state.100000000~q\ & ((\inst|sdram_controller|m_state.000000001~q\) # (!\inst|sdram_controller|init_done~q\)))) # (!\inst|sdram_controller|Selector41~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|Selector41~5_combout\,
	combout => \inst|sdram_controller|active_rnw~4_combout\);

-- Location: LCCOMB_X40_Y39_N14
\inst|sdram_controller|active_rnw~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|active_rnw~3_combout\ = (\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((!\inst|sdram_controller|Selector29~0_combout\ & !\inst|sdram_controller|active_rnw~4_combout\)) # 
-- (!\inst|sdram_controller|active_rnw~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_rnw~2_combout\,
	datab => \inst|sdram_controller|Selector29~0_combout\,
	datac => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datad => \inst|sdram_controller|active_rnw~4_combout\,
	combout => \inst|sdram_controller|active_rnw~3_combout\);

-- Location: FF_X42_Y40_N11
\inst|sdram_controller|active_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(16));

-- Location: LCCOMB_X45_Y40_N20
\inst|cmd_xbar_mux_001|src_data[55]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(55) = (\inst|cpu|ic_fill_tag\(7) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(19) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_tag\(7) & (\inst|cpu|M_alu_result\(19) & 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(7),
	datab => \inst|cpu|M_alu_result\(19),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(55));

-- Location: FF_X42_Y40_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(55),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(53));

-- Location: LCCOMB_X42_Y40_N28
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(53))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(53))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(53),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(53),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\);

-- Location: FF_X42_Y40_N29
\inst|sdram_controller|active_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(17));

-- Location: LCCOMB_X42_Y40_N2
\inst|sdram_controller|pending~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~5_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\ & (\inst|sdram_controller|active_addr\(16) & (\inst|sdram_controller|active_addr\(17) $ 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\ & (!\inst|sdram_controller|active_addr\(16) & 
-- (\inst|sdram_controller|active_addr\(17) $ (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[52]~9_combout\,
	datab => \inst|sdram_controller|active_addr\(16),
	datac => \inst|sdram_controller|active_addr\(17),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[53]~8_combout\,
	combout => \inst|sdram_controller|pending~5_combout\);

-- Location: LCCOMB_X54_Y35_N4
\inst|cpu|M_pipe_flush_waddr_nxt[23]~61\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[23]~60_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|E_src1[25]~7_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[23]~61_combout\);

-- Location: LCCOMB_X52_Y36_N0
\inst|cpu|F_iw[29]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \inst|cpu|F_iw[29]~28_combout\);

-- Location: FF_X52_Y36_N1
\inst|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[29]~28_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(29));

-- Location: LCCOMB_X54_Y35_N22
\inst|cpu|E_iw[29]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_iw\(29),
	combout => \inst|cpu|E_iw[29]~feeder_combout\);

-- Location: FF_X54_Y35_N23
\inst|cpu|E_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[29]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(29));

-- Location: LCCOMB_X54_Y35_N16
\inst|cpu|M_pipe_flush_waddr_nxt[23]~62\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(23),
	datab => \inst|cpu|M_pipe_flush_waddr_nxt[23]~61_combout\,
	datac => \inst|cpu|E_iw\(29),
	datad => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[23]~62_combout\);

-- Location: FF_X54_Y35_N17
\inst|cpu|M_pipe_flush_waddr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[23]~62_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(23));

-- Location: LCCOMB_X54_Y35_N20
\inst|cpu|F_pc_nxt[23]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(23),
	datad => \inst|cpu|M_pipe_flush_waddr\(23),
	combout => \inst|cpu|F_pc_nxt[23]~26_combout\);

-- Location: LCCOMB_X54_Y35_N14
\inst|cpu|F_pc_nxt[23]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|F_pc_nxt[23]~26_combout\,
	datac => \inst|cpu|Add1~28_combout\,
	datad => \inst|cpu|F_pc_plus_one[23]~46_combout\,
	combout => \inst|cpu|F_pc_nxt[23]~27_combout\);

-- Location: FF_X54_Y35_N15
\inst|cpu|F_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[23]~27_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(23));

-- Location: FF_X54_Y35_N21
\inst|cpu|D_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(23),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(23));

-- Location: LCCOMB_X49_Y36_N28
\inst|cpu|ic_fill_tag[13]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(23),
	combout => \inst|cpu|ic_fill_tag[13]~feeder_combout\);

-- Location: FF_X49_Y36_N29
\inst|cpu|ic_fill_tag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_tag[13]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(13));

-- Location: LCCOMB_X43_Y37_N24
\inst|cmd_xbar_mux_001|src_data[61]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(61) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|M_alu_result\(25)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(13))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_tag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_alu_result\(25),
	datad => \inst|cpu|ic_fill_tag\(13),
	combout => \inst|cmd_xbar_mux_001|src_data\(61));

-- Location: LCCOMB_X43_Y37_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[59]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[59]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(61)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(61),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[59]~feeder_combout\);

-- Location: FF_X43_Y37_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[59]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(59));

-- Location: FF_X43_Y37_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(61),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(59));

-- Location: LCCOMB_X42_Y37_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(59)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(59),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(59),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\);

-- Location: FF_X42_Y37_N15
\inst|sdram_controller|active_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(23));

-- Location: FF_X52_Y36_N31
\inst|cpu|ic_fill_tag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(22),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(12));

-- Location: LCCOMB_X42_Y38_N20
\inst|cmd_xbar_mux_001|src_data[60]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(60) = (\inst|cpu|M_alu_result\(24) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(12))))) # (!\inst|cpu|M_alu_result\(24) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|cpu|ic_fill_tag\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(24),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|ic_fill_tag\(12),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(60));

-- Location: LCCOMB_X42_Y38_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[58]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[58]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(60)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(60),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[58]~feeder_combout\);

-- Location: FF_X42_Y38_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[58]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(58));

-- Location: FF_X42_Y38_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(60),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(58));

-- Location: LCCOMB_X42_Y37_N28
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(58)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(58)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(58),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(58),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\);

-- Location: FF_X42_Y37_N29
\inst|sdram_controller|active_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(22));

-- Location: LCCOMB_X42_Y37_N8
\inst|sdram_controller|pending~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~8_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\ & (\inst|sdram_controller|active_addr\(23) & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\ $ (!\inst|sdram_controller|active_addr\(22))))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\ & 
-- (!\inst|sdram_controller|active_addr\(23) & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\ $ (!\inst|sdram_controller|active_addr\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[59]~14_combout\,
	datab => \inst|sdram_controller|active_addr\(23),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[58]~15_combout\,
	datad => \inst|sdram_controller|active_addr\(22),
	combout => \inst|sdram_controller|pending~8_combout\);

-- Location: LCCOMB_X52_Y38_N4
\inst|cpu|E_iw[27]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_iw\(27),
	combout => \inst|cpu|E_iw[27]~feeder_combout\);

-- Location: FF_X52_Y38_N5
\inst|cpu|E_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[27]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(27));

-- Location: FF_X50_Y36_N29
\inst|cpu|E_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(21),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_pc\(21));

-- Location: LCCOMB_X50_Y36_N6
\inst|cpu|M_pipe_flush_waddr_nxt[21]~56\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[21]~55_combout\,
	datab => \inst|cpu|E_iw\(27),
	datac => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datad => \inst|cpu|E_pc\(21),
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[21]~56_combout\);

-- Location: FF_X50_Y36_N7
\inst|cpu|M_pipe_flush_waddr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[21]~56_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(21));

-- Location: LCCOMB_X50_Y36_N10
\inst|cpu|F_pc_nxt[21]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc[23]~0_combout\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|D_pc\(21),
	datad => \inst|cpu|M_pipe_flush_waddr\(21),
	combout => \inst|cpu|F_pc_nxt[21]~22_combout\);

-- Location: LCCOMB_X50_Y36_N26
\inst|cpu|F_pc_nxt[21]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[21]~42_combout\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|Add1~24_combout\,
	datad => \inst|cpu|F_pc_nxt[21]~22_combout\,
	combout => \inst|cpu|F_pc_nxt[21]~23_combout\);

-- Location: FF_X50_Y36_N27
\inst|cpu|F_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[21]~23_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(21));

-- Location: FF_X50_Y36_N11
\inst|cpu|D_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(21),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(21));

-- Location: FF_X49_Y36_N7
\inst|cpu|ic_fill_tag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(21),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(11));

-- Location: LCCOMB_X43_Y37_N12
\inst|cmd_xbar_mux_001|src_data[59]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(59) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|M_alu_result\(23)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(11))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_tag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cpu|M_alu_result\(23),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cpu|ic_fill_tag\(11),
	combout => \inst|cmd_xbar_mux_001|src_data\(59));

-- Location: FF_X43_Y37_N13
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(59),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(57));

-- Location: LCCOMB_X43_Y37_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[57]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(59)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(59),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout\);

-- Location: FF_X43_Y37_N23
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(57));

-- Location: LCCOMB_X42_Y37_N24
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(57))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(57))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(57),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(57),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\);

-- Location: FF_X50_Y36_N25
\inst|cpu|ic_fill_tag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(20),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(10));

-- Location: LCCOMB_X43_Y40_N12
\inst|cmd_xbar_mux_001|src_data[58]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(58) = (\inst|cpu|M_alu_result\(22) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cpu|ic_fill_tag\(10) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cpu|M_alu_result\(22) & (((\inst|cpu|ic_fill_tag\(10) & 
-- \inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(22),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|ic_fill_tag\(10),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(58));

-- Location: FF_X43_Y40_N13
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(58),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(56));

-- Location: LCCOMB_X43_Y40_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[56]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(58)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(58),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout\);

-- Location: FF_X43_Y40_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(56));

-- Location: LCCOMB_X42_Y37_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(56))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(56))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(56),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(56),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\);

-- Location: FF_X42_Y37_N25
\inst|sdram_controller|active_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(21));

-- Location: LCCOMB_X42_Y37_N2
\inst|sdram_controller|pending~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~7_combout\ = (\inst|sdram_controller|active_addr\(20) & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\ $ (!\inst|sdram_controller|active_addr\(21))))) # (!\inst|sdram_controller|active_addr\(20) & 
-- (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\ $ (!\inst|sdram_controller|active_addr\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_addr\(20),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[57]~12_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\,
	datad => \inst|sdram_controller|active_addr\(21),
	combout => \inst|sdram_controller|pending~7_combout\);

-- Location: LCCOMB_X42_Y37_N18
\inst|sdram_controller|pending~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~9_combout\ = (\inst|sdram_controller|pending~6_combout\ & (\inst|sdram_controller|pending~5_combout\ & (\inst|sdram_controller|pending~8_combout\ & \inst|sdram_controller|pending~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~6_combout\,
	datab => \inst|sdram_controller|pending~5_combout\,
	datac => \inst|sdram_controller|pending~8_combout\,
	datad => \inst|sdram_controller|pending~7_combout\,
	combout => \inst|sdram_controller|pending~9_combout\);

-- Location: LCCOMB_X39_Y40_N12
\inst|sdram_controller|pending~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~10_combout\ = (!\inst|sdram_controller|active_cs_n~q\ & (\inst|sdram_controller|pending~9_combout\ & \inst|sdram_controller|pending~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|active_cs_n~q\,
	datac => \inst|sdram_controller|pending~9_combout\,
	datad => \inst|sdram_controller|pending~4_combout\,
	combout => \inst|sdram_controller|pending~10_combout\);

-- Location: LCCOMB_X40_Y39_N20
\inst|sdram_controller|f_select\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|f_select~combout\ = (\inst|sdram_controller|pending~10_combout\ & (\inst|sdram_controller|f_pop~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)) # 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	datab => \inst|sdram_controller|pending~10_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst|sdram_controller|f_pop~q\,
	combout => \inst|sdram_controller|f_select~combout\);

-- Location: LCCOMB_X43_Y39_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[0]~1_combout\ = \inst|sdram_controller|f_select~combout\ $ (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0) $ 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|f_select~combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~1_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[0]~1_combout\);

-- Location: FF_X43_Y39_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0));

-- Location: LCCOMB_X39_Y39_N20
\inst|sdram_controller|active_cs_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|active_cs_n~0_combout\ = ((\inst|sdram_controller|m_state.000000001~q\) # ((!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0) & 
-- !\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)))) # (!\inst|sdram_controller|init_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|sdram_controller|active_cs_n~0_combout\);

-- Location: LCCOMB_X39_Y39_N0
\inst|sdram_controller|active_cs_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|active_cs_n~1_combout\ = (\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ((\inst|sdram_controller|Selector30~2_combout\) # ((\inst|sdram_controller|active_cs_n~0_combout\ & 
-- \inst|sdram_controller|active_cs_n~q\)))) # (!\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((\inst|sdram_controller|active_cs_n~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	datab => \inst|sdram_controller|active_cs_n~0_combout\,
	datac => \inst|sdram_controller|active_cs_n~q\,
	datad => \inst|sdram_controller|Selector30~2_combout\,
	combout => \inst|sdram_controller|active_cs_n~1_combout\);

-- Location: FF_X39_Y39_N1
\inst|sdram_controller|active_cs_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|active_cs_n~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_cs_n~q\);

-- Location: LCCOMB_X39_Y39_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\);

-- Location: LCCOMB_X39_Y40_N10
\inst|sdram_controller|pending\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|pending~combout\ = ((\inst|sdram_controller|active_cs_n~q\) # ((!\inst|sdram_controller|pending~4_combout\) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\))) # 
-- (!\inst|sdram_controller|pending~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~9_combout\,
	datab => \inst|sdram_controller|active_cs_n~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datad => \inst|sdram_controller|pending~4_combout\,
	combout => \inst|sdram_controller|pending~combout\);

-- Location: LCCOMB_X39_Y40_N24
\inst|sdram_controller|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector26~0_combout\ = (!\inst|sdram_controller|WideOr9~0_combout\ & (!\inst|sdram_controller|pending~combout\ & ((\inst|sdram_controller|m_state.000000100~q\) # (\inst|sdram_controller|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|m_state.000000100~q\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|pending~combout\,
	combout => \inst|sdram_controller|Selector26~0_combout\);

-- Location: LCCOMB_X36_Y39_N12
\inst|sdram_controller|Selector26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector26~2_combout\ = (\inst|sdram_controller|Selector26~1_combout\) # ((\inst|sdram_controller|Selector26~0_combout\) # ((\inst|sdram_controller|LessThan1~0_combout\ & \inst|sdram_controller|m_state.000000100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|LessThan1~0_combout\,
	datab => \inst|sdram_controller|Selector26~1_combout\,
	datac => \inst|sdram_controller|m_state.000000100~q\,
	datad => \inst|sdram_controller|Selector26~0_combout\,
	combout => \inst|sdram_controller|Selector26~2_combout\);

-- Location: FF_X36_Y39_N13
\inst|sdram_controller|m_state.000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector26~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.000000100~q\);

-- Location: LCCOMB_X38_Y39_N14
\inst|sdram_controller|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector36~0_combout\ = (!\inst|sdram_controller|m_state.000000001~q\ & (\inst|sdram_controller|init_done~q\ & ((\inst|sdram_controller|refresh_request~q\) # (\inst|sdram_controller|m_next.010000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_request~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|init_done~q\,
	datad => \inst|sdram_controller|m_next.010000000~q\,
	combout => \inst|sdram_controller|Selector36~0_combout\);

-- Location: LCCOMB_X39_Y39_N12
\inst|sdram_controller|m_next~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|m_next~17_combout\ = (\inst|sdram_controller|refresh_request~q\) # ((!\inst|sdram_controller|pending~10_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0)) # 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_request~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(0),
	datac => \inst|sdram_controller|pending~10_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entries\(1),
	combout => \inst|sdram_controller|m_next~17_combout\);

-- Location: LCCOMB_X39_Y37_N2
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\);

-- Location: LCCOMB_X39_Y37_N14
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\ = \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ $ 
-- (((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst|sdram_controller|za_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\);

-- Location: FF_X39_Y37_N3
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~9_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3));

-- Location: LCCOMB_X39_Y37_N0
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\);

-- Location: FF_X39_Y37_N1
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4));

-- Location: LCCOMB_X39_Y37_N18
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4)))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\);

-- Location: FF_X39_Y37_N19
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5));

-- Location: LCCOMB_X39_Y37_N10
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\);

-- Location: FF_X39_Y37_N11
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6));

-- Location: LCCOMB_X39_Y37_N8
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6)))) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))))) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\ & (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0_combout\,
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(6),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\);

-- Location: FF_X39_Y37_N9
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7));

-- Location: LCCOMB_X39_Y39_N4
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ = (((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7)) # (!\inst|cmd_xbar_mux_001|WideOr1~combout\)) # 
-- (!\inst|cpu|d_write~q\)) # (!\inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cpu|d_write~q\,
	datac => \inst|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(7),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\);

-- Location: FF_X40_Y40_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(61));

-- Location: LCCOMB_X40_Y40_N8
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(61))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(61))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(61),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(61),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\);

-- Location: LCCOMB_X40_Y39_N2
\inst|sdram_controller|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~1_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\ & (\inst|sdram_controller|pending~10_combout\ & (\inst|sdram_controller|m_state.100000000~q\ & 
-- !\inst|sdram_controller|refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst|sdram_controller|pending~10_combout\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector27~1_combout\);

-- Location: LCCOMB_X40_Y39_N26
\inst|sdram_controller|Selector27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~2_combout\ = (\inst|sdram_controller|m_next.000001000~q\ & ((\inst|sdram_controller|Selector27~0_combout\) # ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ & 
-- \inst|sdram_controller|Selector27~1_combout\)))) # (!\inst|sdram_controller|m_next.000001000~q\ & (((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ & \inst|sdram_controller|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_next.000001000~q\,
	datab => \inst|sdram_controller|Selector27~0_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\,
	datad => \inst|sdram_controller|Selector27~1_combout\,
	combout => \inst|sdram_controller|Selector27~2_combout\);

-- Location: LCCOMB_X39_Y40_N14
\inst|sdram_controller|Selector27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~3_combout\ = (!\inst|sdram_controller|WideOr9~0_combout\ & ((\inst|sdram_controller|refresh_request~q\) # ((\inst|sdram_controller|m_state.000000001~q\ & \inst|sdram_controller|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|pending~combout\,
	combout => \inst|sdram_controller|Selector27~3_combout\);

-- Location: LCCOMB_X40_Y39_N28
\inst|sdram_controller|Selector27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~4_combout\ = (!\inst|sdram_controller|m_state.000000001~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\) # ((\inst|sdram_controller|refresh_request~q\) # 
-- (!\inst|sdram_controller|init_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst|sdram_controller|init_done~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector27~4_combout\);

-- Location: LCCOMB_X40_Y39_N8
\inst|sdram_controller|Selector27~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~6_combout\ = (\inst|sdram_controller|Selector27~5_combout\) # (((\inst|sdram_controller|Selector27~3_combout\) # (\inst|sdram_controller|Selector27~4_combout\)) # (!\inst|sdram_controller|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector27~5_combout\,
	datab => \inst|sdram_controller|WideOr8~0_combout\,
	datac => \inst|sdram_controller|Selector27~3_combout\,
	datad => \inst|sdram_controller|Selector27~4_combout\,
	combout => \inst|sdram_controller|Selector27~6_combout\);

-- Location: FF_X40_Y39_N27
\inst|sdram_controller|m_state.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector27~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.000001000~q\);

-- Location: LCCOMB_X39_Y40_N22
\inst|sdram_controller|Selector39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector39~6_combout\ = (\inst|sdram_controller|pending~combout\ & ((\inst|sdram_controller|m_state.000010000~q\) # ((\inst|sdram_controller|m_state.000001000~q\)))) # (!\inst|sdram_controller|pending~combout\ & 
-- (!\inst|sdram_controller|refresh_request~q\ & ((\inst|sdram_controller|m_state.000010000~q\) # (\inst|sdram_controller|m_state.000001000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|m_state.000001000~q\,
	combout => \inst|sdram_controller|Selector39~6_combout\);

-- Location: LCCOMB_X40_Y38_N10
\inst|sdram_controller|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector37~1_combout\ = (!\inst|sdram_controller|m_state.000000001~q\ & ((!\inst|sdram_controller|init_done~q\) # (!\inst|sdram_controller|refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_request~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|init_done~q\,
	combout => \inst|sdram_controller|Selector37~1_combout\);

-- Location: LCCOMB_X36_Y39_N6
\inst|sdram_controller|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector38~2_combout\ = (!\inst|sdram_controller|m_state.000000100~q\ & !\inst|sdram_controller|m_state.000100000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000100~q\,
	datad => \inst|sdram_controller|m_state.000100000~q\,
	combout => \inst|sdram_controller|Selector38~2_combout\);

-- Location: LCCOMB_X38_Y39_N20
\inst|sdram_controller|Selector37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector37~2_combout\ = (\inst|sdram_controller|Selector37~1_combout\) # ((!\inst|sdram_controller|Selector38~2_combout\ & ((\inst|sdram_controller|m_count\(0)) # (\inst|sdram_controller|m_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_count\(0),
	datab => \inst|sdram_controller|m_count\(1),
	datac => \inst|sdram_controller|Selector37~1_combout\,
	datad => \inst|sdram_controller|Selector38~2_combout\,
	combout => \inst|sdram_controller|Selector37~2_combout\);

-- Location: LCCOMB_X38_Y39_N6
\inst|sdram_controller|Selector37~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector37~3_combout\ = (\inst|sdram_controller|m_state.010000000~q\) # ((\inst|sdram_controller|m_count\(2) & ((\inst|sdram_controller|Selector37~2_combout\) # (!\inst|sdram_controller|Selector37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.010000000~q\,
	datab => \inst|sdram_controller|Selector37~0_combout\,
	datac => \inst|sdram_controller|m_count\(2),
	datad => \inst|sdram_controller|Selector37~2_combout\,
	combout => \inst|sdram_controller|Selector37~3_combout\);

-- Location: FF_X38_Y39_N7
\inst|sdram_controller|m_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector37~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_count\(2));

-- Location: LCCOMB_X38_Y39_N28
\inst|sdram_controller|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|LessThan1~0_combout\ = (\inst|sdram_controller|m_count\(1)) # (\inst|sdram_controller|m_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_count\(1),
	datad => \inst|sdram_controller|m_count\(2),
	combout => \inst|sdram_controller|LessThan1~0_combout\);

-- Location: LCCOMB_X40_Y39_N18
\inst|sdram_controller|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector29~1_combout\ = (\inst|sdram_controller|Selector41~5_combout\ & ((\inst|sdram_controller|Selector29~0_combout\) # ((\inst|sdram_controller|LessThan1~0_combout\ & \inst|sdram_controller|m_state.000100000~q\)))) # 
-- (!\inst|sdram_controller|Selector41~5_combout\ & (\inst|sdram_controller|LessThan1~0_combout\ & (\inst|sdram_controller|m_state.000100000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector41~5_combout\,
	datab => \inst|sdram_controller|LessThan1~0_combout\,
	datac => \inst|sdram_controller|m_state.000100000~q\,
	datad => \inst|sdram_controller|Selector29~0_combout\,
	combout => \inst|sdram_controller|Selector29~1_combout\);

-- Location: FF_X40_Y39_N19
\inst|sdram_controller|m_state.000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector29~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.000100000~q\);

-- Location: LCCOMB_X38_Y39_N2
\inst|sdram_controller|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector30~3_combout\ = (\inst|sdram_controller|Selector30~2_combout\) # ((!\inst|sdram_controller|m_count\(2) & (!\inst|sdram_controller|m_count\(1) & \inst|sdram_controller|m_state.000100000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_count\(2),
	datab => \inst|sdram_controller|m_count\(1),
	datac => \inst|sdram_controller|Selector30~2_combout\,
	datad => \inst|sdram_controller|m_state.000100000~q\,
	combout => \inst|sdram_controller|Selector30~3_combout\);

-- Location: FF_X38_Y39_N3
\inst|sdram_controller|m_state.001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector30~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.001000000~q\);

-- Location: LCCOMB_X38_Y39_N16
\inst|sdram_controller|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector37~0_combout\ = (!\inst|sdram_controller|Selector39~6_combout\ & (!\inst|sdram_controller|m_state.001000000~q\ & ((\inst|sdram_controller|m_next~17_combout\) # (!\inst|sdram_controller|m_state.100000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.100000000~q\,
	datab => \inst|sdram_controller|m_next~17_combout\,
	datac => \inst|sdram_controller|Selector39~6_combout\,
	datad => \inst|sdram_controller|m_state.001000000~q\,
	combout => \inst|sdram_controller|Selector37~0_combout\);

-- Location: LCCOMB_X38_Y39_N12
\inst|sdram_controller|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector36~1_combout\ = (\inst|sdram_controller|Selector36~0_combout\) # ((\inst|sdram_controller|m_next.010000000~q\ & ((!\inst|sdram_controller|Selector37~0_combout\) # (!\inst|sdram_controller|Selector38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector38~2_combout\,
	datab => \inst|sdram_controller|Selector36~0_combout\,
	datac => \inst|sdram_controller|m_next.010000000~q\,
	datad => \inst|sdram_controller|Selector37~0_combout\,
	combout => \inst|sdram_controller|Selector36~1_combout\);

-- Location: FF_X38_Y39_N13
\inst|sdram_controller|m_next.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector36~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_next.010000000~q\);

-- Location: LCCOMB_X38_Y39_N8
\inst|sdram_controller|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector31~1_combout\ = (!\inst|sdram_controller|m_count\(2) & (!\inst|sdram_controller|m_count\(1) & (\inst|sdram_controller|m_state.000000100~q\ & \inst|sdram_controller|m_next.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_count\(2),
	datab => \inst|sdram_controller|m_count\(1),
	datac => \inst|sdram_controller|m_state.000000100~q\,
	datad => \inst|sdram_controller|m_next.010000000~q\,
	combout => \inst|sdram_controller|Selector31~1_combout\);

-- Location: FF_X38_Y39_N9
\inst|sdram_controller|m_state.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector31~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.010000000~q\);

-- Location: FF_X40_Y39_N25
\inst|sdram_controller|m_state.000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector41~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.000000010~q\);

-- Location: LCCOMB_X36_Y39_N4
\inst|sdram_controller|WideOr8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|WideOr8~0_combout\ = (!\inst|sdram_controller|m_state.010000000~q\ & (!\inst|sdram_controller|m_state.000000010~q\ & !\inst|sdram_controller|m_state.001000000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_state.010000000~q\,
	datac => \inst|sdram_controller|m_state.000000010~q\,
	datad => \inst|sdram_controller|m_state.001000000~q\,
	combout => \inst|sdram_controller|WideOr8~0_combout\);

-- Location: LCCOMB_X36_Y38_N22
\inst|sdram_controller|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector1~0_combout\ = (!\inst|sdram_controller|i_state.011~q\ & (\inst|sdram_controller|i_state.000~q\ & ((\inst|sdram_controller|i_cmd\(2)) # (!\inst|sdram_controller|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.011~q\,
	datab => \inst|sdram_controller|i_state.101~q\,
	datac => \inst|sdram_controller|i_cmd\(2),
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector1~0_combout\);

-- Location: FF_X36_Y38_N23
\inst|sdram_controller|i_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector1~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_cmd\(2));

-- Location: LCCOMB_X40_Y38_N26
\inst|sdram_controller|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector20~0_combout\ = (\inst|sdram_controller|m_state.000000001~q\ & (((!\inst|sdram_controller|WideOr8~0_combout\)))) # (!\inst|sdram_controller|m_state.000000001~q\ & (!\inst|sdram_controller|init_done~q\ & 
-- ((\inst|sdram_controller|i_cmd\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datab => \inst|sdram_controller|WideOr8~0_combout\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|i_cmd\(2),
	combout => \inst|sdram_controller|Selector20~0_combout\);

-- Location: FF_X40_Y38_N27
\inst|sdram_controller|m_cmd[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector20~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd[2]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y38_N26
\inst|sdram_controller|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector2~0_combout\ = (!\inst|sdram_controller|i_state.001~q\ & (\inst|sdram_controller|WideOr6~0_combout\ & ((\inst|sdram_controller|i_cmd\(1)) # (!\inst|sdram_controller|i_state.101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|i_state.001~q\,
	datab => \inst|sdram_controller|WideOr6~0_combout\,
	datac => \inst|sdram_controller|i_cmd\(1),
	datad => \inst|sdram_controller|i_state.101~q\,
	combout => \inst|sdram_controller|Selector2~0_combout\);

-- Location: FF_X36_Y38_N27
\inst|sdram_controller|i_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector2~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_cmd\(1));

-- Location: LCCOMB_X40_Y38_N4
\inst|sdram_controller|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector21~0_combout\ = (\inst|sdram_controller|m_state.000000001~q\ & (\inst|sdram_controller|m_state.010000000~q\)) # (!\inst|sdram_controller|m_state.000000001~q\ & (((!\inst|sdram_controller|init_done~q\ & 
-- \inst|sdram_controller|i_cmd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.010000000~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|init_done~q\,
	datad => \inst|sdram_controller|i_cmd\(1),
	combout => \inst|sdram_controller|Selector21~0_combout\);

-- Location: LCCOMB_X39_Y40_N4
\inst|sdram_controller|always5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|always5~0_combout\ = (!\inst|sdram_controller|f_pop~q\) # (!\inst|sdram_controller|pending~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datad => \inst|sdram_controller|f_pop~q\,
	combout => \inst|sdram_controller|always5~0_combout\);

-- Location: LCCOMB_X40_Y38_N6
\inst|sdram_controller|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector21~1_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (((\inst|sdram_controller|Selector21~0_combout\)))) # (!\inst|sdram_controller|WideOr9~0_combout\ & (\inst|sdram_controller|always5~0_combout\ & 
-- ((\inst|sdram_controller|m_state.000000001~q\) # (\inst|sdram_controller|Selector21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|Selector21~0_combout\,
	datad => \inst|sdram_controller|always5~0_combout\,
	combout => \inst|sdram_controller|Selector21~1_combout\);

-- Location: FF_X40_Y38_N7
\inst|sdram_controller|m_cmd[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector21~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y38_N12
\inst|sdram_controller|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Equal4~0_combout\ = (!\inst|sdram_controller|m_cmd[0]~_Duplicate_1_q\ & (!\inst|sdram_controller|m_cmd[2]~_Duplicate_1_q\ & \inst|sdram_controller|m_cmd[1]~_Duplicate_1_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_cmd[0]~_Duplicate_1_q\,
	datac => \inst|sdram_controller|m_cmd[2]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|m_cmd[1]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Equal4~0_combout\);

-- Location: FF_X40_Y38_N13
\inst|sdram_controller|rd_valid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Equal4~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|rd_valid\(0));

-- Location: FF_X40_Y38_N29
\inst|sdram_controller|rd_valid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_controller|rd_valid\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|rd_valid\(1));

-- Location: LCCOMB_X40_Y38_N14
\inst|sdram_controller|rd_valid[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|rd_valid[2]~feeder_combout\ = \inst|sdram_controller|rd_valid\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller|rd_valid\(1),
	combout => \inst|sdram_controller|rd_valid[2]~feeder_combout\);

-- Location: FF_X40_Y38_N15
\inst|sdram_controller|rd_valid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|rd_valid[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|rd_valid\(2));

-- Location: FF_X40_Y38_N31
\inst|sdram_controller|za_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_controller|rd_valid\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|za_valid~q\);

-- Location: LCCOMB_X40_Y38_N30
\inst|rsp_xbar_demux_001|src1_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_demux_001|src1_valid~combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\ & \inst|sdram_controller|za_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|sdram_controller|za_valid~q\,
	combout => \inst|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X46_Y37_N2
\inst|led_out_s1_translator|wait_latency_counter[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\ = (\inst|cpu|M_alu_result\(4) & (\inst|addr_router_001|Equal2~2_combout\ & \inst|cpu|clr_break_line~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(4),
	datab => \inst|addr_router_001|Equal2~2_combout\,
	datac => \inst|cpu|clr_break_line~q\,
	combout => \inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X46_Y37_N22
\inst|led_out_s1_translator|wait_latency_counter[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\ = (\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & (\inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & !\inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datab => \inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\);

-- Location: LCCOMB_X46_Y37_N6
\inst|led_out_s1_translator|wait_latency_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|wait_latency_counter~4_combout\ = (!\inst|led_out_s1_translator|wait_latency_counter\(0) & \inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|led_out_s1_translator|wait_latency_counter\(0),
	datad => \inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\,
	combout => \inst|led_out_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X46_Y37_N7
\inst|led_out_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out_s1_translator|wait_latency_counter~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X46_Y37_N20
\inst|led_out_s1_translator|wait_latency_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|wait_latency_counter~3_combout\ = (\inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\ & (\inst|led_out_s1_translator|wait_latency_counter\(1) $ (\inst|led_out_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|led_out_s1_translator|wait_latency_counter[0]~2_combout\,
	datac => \inst|led_out_s1_translator|wait_latency_counter\(1),
	datad => \inst|led_out_s1_translator|wait_latency_counter\(0),
	combout => \inst|led_out_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X46_Y37_N21
\inst|led_out_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out_s1_translator|wait_latency_counter~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X46_Y37_N30
\inst|addr_router_001|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router_001|Equal3~0_combout\ = (\inst|cpu|M_alu_result\(4) & \inst|addr_router_001|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(4),
	datac => \inst|addr_router_001|Equal2~2_combout\,
	combout => \inst|addr_router_001|Equal3~0_combout\);

-- Location: LCCOMB_X46_Y37_N10
\inst|led_out|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|always0~0_combout\ = (!\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cpu|d_write~q\,
	combout => \inst|led_out|always0~0_combout\);

-- Location: LCCOMB_X46_Y37_N0
\inst|led_out_s1_translator|wait_latency_counter[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\ = (!\inst|led_out_s1_translator|wait_latency_counter\(1) & (\inst|led_out_s1_translator|wait_latency_counter\(0) $ (((\inst|addr_router_001|Equal3~0_combout\ & 
-- \inst|led_out|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator|wait_latency_counter\(0),
	datab => \inst|led_out_s1_translator|wait_latency_counter\(1),
	datac => \inst|addr_router_001|Equal3~0_combout\,
	datad => \inst|led_out|always0~0_combout\,
	combout => \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X46_Y37_N28
\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\inst|cpu_data_master_translator|read_accepted~q\ & (\inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\ & \inst|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|read_accepted~q\,
	datab => \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	datac => \inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X46_Y37_N8
\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (!\inst|led_out_s1_translator|read_latency_shift_reg\(0) & 
-- ((\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))) # 
-- (!\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & (((\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datac => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X46_Y37_N9
\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y37_N14
\inst|led_out_s1_translator|read_latency_shift_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out_s1_translator|read_latency_shift_reg~2_combout\ = (\inst|cpu_data_master_translator|uav_read~0_combout\ & (\inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\ & 
-- (!\inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|led_out_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \inst|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|led_out_s1_translator|wait_latency_counter[0]~0_combout\,
	combout => \inst|led_out_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X46_Y37_N15
\inst|led_out_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X45_Y35_N20
\inst|rsp_xbar_mux_001|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~0_combout\ = (!\inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (!\inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\ & (\inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0) $ 
-- (!\inst|crosser_001|clock_xer|out_data_toggle_flopped~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|crosser_001|clock_xer|in_to_out_synchronizer|dreg\(0),
	datab => \inst|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \inst|crosser_001|clock_xer|out_data_toggle_flopped~q\,
	datad => \inst|mm_clock_crossing_bridge_0|rsp_fifo|out_valid~q\,
	combout => \inst|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X45_Y38_N10
\inst|rsp_xbar_mux_001|WideOr1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux_001|WideOr1~1_combout\ = (!\inst|rsp_xbar_demux|src1_valid~combout\ & (!\inst|rsp_xbar_demux_001|src1_valid~combout\ & (!\inst|led_out_s1_translator|read_latency_shift_reg\(0) & \inst|rsp_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux|src1_valid~combout\,
	datab => \inst|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \inst|led_out_s1_translator|read_latency_shift_reg\(0),
	datad => \inst|rsp_xbar_mux_001|WideOr1~0_combout\,
	combout => \inst|rsp_xbar_mux_001|WideOr1~1_combout\);

-- Location: LCCOMB_X45_Y36_N24
\inst|cpu_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_data_master_translator|read_accepted~0_combout\ = (\inst|rsp_xbar_mux_001|WideOr1~1_combout\ & ((\inst|cpu_data_master_translator|read_accepted~q\) # ((!\inst|cmd_xbar_demux_001|WideOr0~1_combout\ & \inst|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux_001|WideOr0~1_combout\,
	datab => \inst|rsp_xbar_mux_001|WideOr1~1_combout\,
	datac => \inst|cpu_data_master_translator|read_accepted~q\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X45_Y36_N25
\inst|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_data_master_translator|read_accepted~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X45_Y36_N18
\inst|mm_clock_crossing_bridge_0|s0_cmd_valid\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ = (\inst|cpu|d_write~q\) # ((!\inst|cpu_data_master_translator|read_accepted~q\ & \inst|cpu|d_read~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu_data_master_translator|read_accepted~q\,
	datac => \inst|cpu|d_write~q\,
	datad => \inst|cpu|d_read~q\,
	combout => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\);

-- Location: LCCOMB_X45_Y37_N14
\inst|cmd_xbar_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux_001|src0_valid~0_combout\ = (\inst|addr_router_001|Equal1~4_combout\ & (\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & \inst|addr_router_001|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal1~4_combout\,
	datac => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datad => \inst|addr_router_001|Equal1~5_combout\,
	combout => \inst|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: FF_X47_Y37_N15
\inst|cmd_xbar_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X47_Y37_N14
\inst|cmd_xbar_mux|arb|grant[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\inst|cmd_xbar_demux|src0_valid~1_combout\ & (((!\inst|cmd_xbar_demux_001|src0_valid~0_combout\ & \inst|cmd_xbar_mux|arb|top_priority_reg\(1))) # (!\inst|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	datab => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \inst|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \inst|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: FF_X48_Y37_N17
\inst|cmd_xbar_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux|arb|grant[0]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X47_Y37_N28
\inst|cmd_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux|WideOr1~combout\ = (\inst|cmd_xbar_mux|saved_grant\(1) & ((\inst|cmd_xbar_demux_001|src0_valid~0_combout\) # ((\inst|cmd_xbar_mux|saved_grant\(0) & \inst|cmd_xbar_demux|src0_valid~1_combout\)))) # (!\inst|cmd_xbar_mux|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux|saved_grant\(0) & ((\inst|cmd_xbar_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux|saved_grant\(1),
	datab => \inst|cmd_xbar_mux|saved_grant\(0),
	datac => \inst|cmd_xbar_demux_001|src0_valid~0_combout\,
	datad => \inst|cmd_xbar_demux|src0_valid~1_combout\,
	combout => \inst|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X48_Y37_N4
\inst|cpu_jtag_debug_module_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\ = (\inst|cpu_jtag_debug_module_translator|end_begintransfer~q\ & (((!\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\)) # (!\inst|cpu|clr_break_line~q\))) # 
-- (!\inst|cpu_jtag_debug_module_translator|end_begintransfer~q\ & (((\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\ & !\inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|clr_break_line~q\,
	datab => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~5_combout\,
	datac => \inst|cpu_jtag_debug_module_translator|end_begintransfer~q\,
	datad => \inst|cpu_jtag_debug_module_translator|wait_latency_counter[1]~4_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\);

-- Location: FF_X48_Y37_N5
\inst|cpu_jtag_debug_module_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|end_begintransfer~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|end_begintransfer~q\);

-- Location: LCCOMB_X49_Y48_N24
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_jtag_debug_module_translator|av_begintransfer~1_combout\,
	datab => \inst|cmd_xbar_mux|WideOr1~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\,
	datad => \inst|cpu_jtag_debug_module_translator|end_begintransfer~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\);

-- Location: LCCOMB_X48_Y45_N2
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~1_combout\);

-- Location: FF_X48_Y45_N3
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~1_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonWr~q\);

-- Location: LCCOMB_X50_Y47_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonAReg\(10),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_b\(24),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(27),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X50_Y47_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X50_Y47_N10
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(24),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(24),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X50_Y48_N28
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(26),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~45_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X50_Y48_N29
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~46_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25));

-- Location: FF_X48_Y46_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X48_Y46_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X45_Y42_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst|cpu|M_st_data\(1),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X45_Y42_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X47_Y44_N22
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\ = (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & ((\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\))) # 
-- (!\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\ & (\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|Equal0~3_combout\,
	combout => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\);

-- Location: FF_X47_Y44_N23
\inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu_jtag_debug_module_translator|av_readdata_pre[0]~0_combout\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component|the_altsyncram|auto_generated|q_a\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X46_Y38_N10
\inst|rsp_xbar_mux|src_data[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|src_data\(0) = (\inst|rsp_xbar_demux_001|src0_valid~combout\ & ((\inst|sdram_controller|za_data\(0)) # ((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & \inst|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\inst|rsp_xbar_demux_001|src0_valid~combout\ & (((\inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0) & \inst|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \inst|sdram_controller|za_data\(0),
	datac => \inst|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \inst|rsp_xbar_demux|src0_valid~combout\,
	combout => \inst|rsp_xbar_mux|src_data\(0));

-- Location: FF_X46_Y38_N11
\inst|cpu|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|src_data\(0),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdata_d1\(0));

-- Location: LCCOMB_X53_Y43_N26
\inst|cpu|F_iw[2]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \inst|cpu|D_iw[22]~0_combout\,
	combout => \inst|cpu|F_iw[2]~14_combout\);

-- Location: FF_X53_Y43_N27
\inst|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[2]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(2));

-- Location: LCCOMB_X56_Y38_N0
\inst|cpu|D_ctrl_br~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_ctrl_br~0_combout\);

-- Location: LCCOMB_X57_Y38_N30
\inst|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X56_Y38_N26
\inst|cpu|D_br_pred_taken~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Equal4~9_combout\,
	datab => \inst|cpu|D_ctrl_br~0_combout\,
	datac => \inst|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \inst|cpu|D_iw\(21),
	combout => \inst|cpu|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X49_Y35_N18
\inst|cpu|F_kill\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_issue~q\,
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|D_br_pred_taken~0_combout\,
	datad => \inst|cpu|M_pipe_flush~q\,
	combout => \inst|cpu|F_kill~combout\);

-- Location: FF_X49_Y35_N19
\inst|cpu|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_kill~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_kill~q\);

-- Location: LCCOMB_X49_Y35_N2
\inst|cpu|F_kill~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush~q\,
	datab => \inst|cpu|D_iw_valid~q\,
	datad => \inst|cpu|D_kill~q\,
	combout => \inst|cpu|F_kill~2_combout\);

-- Location: LCCOMB_X53_Y39_N14
\inst|cpu|F_ic_data_rd_addr_nxt[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(2),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(2),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X53_Y39_N26
\inst|cpu|F_ic_data_rd_addr_nxt[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_br_taken_waddr_partial\(2),
	datab => \inst|cpu|F_kill~2_combout\,
	datac => \inst|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\,
	datad => \inst|cpu|F_pc_plus_one[2]~4_combout\,
	combout => \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X53_Y39_N27
\inst|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(2));

-- Location: FF_X53_Y39_N15
\inst|cpu|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(2));

-- Location: FF_X49_Y34_N31
\inst|cpu|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(2),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_initial_offset\(2));

-- Location: LCCOMB_X49_Y34_N10
\inst|cpu|ic_fill_dp_offset_nxt[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset\(2),
	datab => \inst|cpu|D_ic_fill_starting_d1~q\,
	datac => \inst|cpu|ic_fill_dp_offset\(1),
	datad => \inst|cpu|ic_fill_dp_offset\(0),
	combout => \inst|cpu|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X49_Y34_N24
\inst|cpu|ic_fill_dp_offset_nxt[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_ic_fill_starting_d1~q\,
	datac => \inst|cpu|ic_fill_initial_offset\(2),
	datad => \inst|cpu|ic_fill_dp_offset_nxt[2]~1_combout\,
	combout => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: FF_X49_Y34_N9
\inst|cpu|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(1),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X49_Y34_N8
\inst|cpu|ic_fill_active_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_initial_offset\(2),
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \inst|cpu|ic_fill_initial_offset\(1),
	datad => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	combout => \inst|cpu|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X49_Y34_N20
\inst|cpu|ic_fill_active_nxt~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|i_readdatavalid_d1~q\,
	datab => \inst|cpu|ic_fill_active_nxt~2_combout\,
	datac => \inst|cpu|ic_fill_initial_offset\(0),
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_active_nxt~3_combout\);

-- Location: LCCOMB_X49_Y40_N18
\inst|cpu|F_ic_fill_same_tag_line~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(8),
	datab => \inst|cpu|F_pc\(7),
	datac => \inst|cpu|ic_fill_line\(5),
	datad => \inst|cpu|ic_fill_line\(4),
	combout => \inst|cpu|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X50_Y35_N22
\inst|cpu|F_pc_nxt[19]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr\(19),
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(19),
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[19]~18_combout\);

-- Location: LCCOMB_X50_Y35_N30
\inst|cpu|F_pc_nxt[19]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[19]~38_combout\,
	datab => \inst|cpu|F_pc_nxt[19]~18_combout\,
	datac => \inst|cpu|Add1~20_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[19]~19_combout\);

-- Location: FF_X50_Y35_N31
\inst|cpu|F_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[19]~19_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(19));

-- Location: FF_X50_Y35_N23
\inst|cpu|D_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(19),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(19));

-- Location: FF_X50_Y35_N1
\inst|cpu|ic_fill_tag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(19),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(9));

-- Location: LCCOMB_X50_Y35_N12
\inst|cpu|ic_fill_tag[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|D_pc\(18),
	combout => \inst|cpu|ic_fill_tag[8]~feeder_combout\);

-- Location: FF_X50_Y35_N13
\inst|cpu|ic_fill_tag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_tag[8]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(8));

-- Location: LCCOMB_X50_Y35_N0
\inst|cpu|F_ic_fill_same_tag_line~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(19),
	datab => \inst|cpu|F_pc\(18),
	datac => \inst|cpu|ic_fill_tag\(9),
	datad => \inst|cpu|ic_fill_tag\(8),
	combout => \inst|cpu|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X52_Y36_N30
\inst|cpu|F_ic_fill_same_tag_line~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(23),
	datab => \inst|cpu|F_pc\(22),
	datac => \inst|cpu|ic_fill_tag\(12),
	datad => \inst|cpu|ic_fill_tag\(13),
	combout => \inst|cpu|F_ic_fill_same_tag_line~8_combout\);

-- Location: LCCOMB_X50_Y36_N24
\inst|cpu|F_ic_fill_same_tag_line~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(21),
	datab => \inst|cpu|ic_fill_tag\(11),
	datac => \inst|cpu|ic_fill_tag\(10),
	datad => \inst|cpu|F_pc\(20),
	combout => \inst|cpu|F_ic_fill_same_tag_line~7_combout\);

-- Location: LCCOMB_X52_Y36_N16
\inst|cpu|F_ic_fill_same_tag_line~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_ic_fill_same_tag_line~9_combout\,
	datab => \inst|cpu|F_ic_fill_same_tag_line~6_combout\,
	datac => \inst|cpu|F_ic_fill_same_tag_line~8_combout\,
	datad => \inst|cpu|F_ic_fill_same_tag_line~7_combout\,
	combout => \inst|cpu|F_ic_fill_same_tag_line~10_combout\);

-- Location: LCCOMB_X53_Y37_N4
\inst|cpu|F_ic_fill_same_tag_line~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(9),
	datab => \inst|cpu|ic_fill_line\(0),
	datac => \inst|cpu|ic_fill_line\(6),
	datad => \inst|cpu|F_pc\(3),
	combout => \inst|cpu|F_ic_fill_same_tag_line~12_combout\);

-- Location: LCCOMB_X53_Y37_N0
\inst|cpu|F_ic_fill_same_tag_line~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_line\(2),
	datab => \inst|cpu|F_pc\(5),
	datac => \inst|cpu|ic_fill_line\(3),
	datad => \inst|cpu|F_pc\(6),
	combout => \inst|cpu|F_ic_fill_same_tag_line~11_combout\);

-- Location: LCCOMB_X53_Y37_N2
\inst|cpu|F_ic_fill_same_tag_line~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(4),
	datab => \inst|cpu|F_ic_fill_same_tag_line~12_combout\,
	datac => \inst|cpu|ic_fill_line\(1),
	datad => \inst|cpu|F_ic_fill_same_tag_line~11_combout\,
	combout => \inst|cpu|F_ic_fill_same_tag_line~13_combout\);

-- Location: LCCOMB_X49_Y35_N28
\inst|cpu|F_ic_fill_same_tag_line~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_ic_fill_same_tag_line~5_combout\,
	datab => \inst|cpu|F_ic_fill_same_tag_line~0_combout\,
	datac => \inst|cpu|F_ic_fill_same_tag_line~10_combout\,
	datad => \inst|cpu|F_ic_fill_same_tag_line~13_combout\,
	combout => \inst|cpu|F_ic_fill_same_tag_line~14_combout\);

-- Location: FF_X49_Y35_N29
\inst|cpu|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_ic_fill_same_tag_line~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_ic_fill_same_tag_line~q\);

-- Location: LCCOMB_X49_Y35_N6
\inst|cpu|D_ic_fill_starting~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_prevent_refill~q\,
	datab => \inst|cpu|D_kill~q\,
	datac => \inst|cpu|D_ic_fill_same_tag_line~q\,
	datad => \inst|cpu|D_iw_valid~q\,
	combout => \inst|cpu|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X49_Y35_N30
\inst|cpu|ic_fill_active_nxt~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush~q\,
	datab => \inst|cpu|ic_fill_active_nxt~3_combout\,
	datac => \inst|cpu|ic_fill_active~q\,
	datad => \inst|cpu|D_ic_fill_starting~0_combout\,
	combout => \inst|cpu|ic_fill_active_nxt~4_combout\);

-- Location: FF_X49_Y35_N31
\inst|cpu|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_active_nxt~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_active~q\);

-- Location: LCCOMB_X49_Y35_N0
\inst|cpu|D_ic_fill_starting~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush~q\,
	datac => \inst|cpu|ic_fill_active~q\,
	datad => \inst|cpu|D_ic_fill_starting~0_combout\,
	combout => \inst|cpu|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X49_Y37_N14
\inst|cpu|ic_tag_wraddress_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_ic_fill_starting~1_combout\,
	datac => \inst|cpu|ic_fill_line\(6),
	datad => \inst|cpu|D_pc\(9),
	combout => \inst|cpu|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X49_Y37_N15
\inst|cpu|ic_fill_line[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress_nxt~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_line\(6));

-- Location: LCCOMB_X54_Y42_N30
\inst|cpu|E_iw[31]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(31),
	combout => \inst|cpu|E_iw[31]~feeder_combout\);

-- Location: FF_X54_Y42_N31
\inst|cpu|E_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_iw[31]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(31));

-- Location: LCCOMB_X54_Y35_N6
\inst|cpu|M_pipe_flush_waddr_nxt[25]~76\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush_waddr_nxt[25]~75_combout\,
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|M_pipe_flush_waddr[6]~0_combout\,
	datad => \inst|cpu|E_src1[27]~5_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[25]~76_combout\);

-- Location: LCCOMB_X54_Y35_N18
\inst|cpu|M_pipe_flush_waddr_nxt[25]~77\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_pc\(25),
	datab => \inst|cpu|M_pipe_flush_waddr[6]~1_combout\,
	datac => \inst|cpu|E_iw\(31),
	datad => \inst|cpu|M_pipe_flush_waddr_nxt[25]~76_combout\,
	combout => \inst|cpu|M_pipe_flush_waddr_nxt[25]~77_combout\);

-- Location: FF_X54_Y35_N19
\inst|cpu|M_pipe_flush_waddr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_pipe_flush_waddr_nxt[25]~77_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_pipe_flush_waddr\(25));

-- Location: LCCOMB_X54_Y35_N24
\inst|cpu|F_pc_nxt[25]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_kill~2_combout\,
	datab => \inst|cpu|F_pc[23]~0_combout\,
	datac => \inst|cpu|D_pc\(25),
	datad => \inst|cpu|M_pipe_flush_waddr\(25),
	combout => \inst|cpu|F_pc_nxt[25]~30_combout\);

-- Location: LCCOMB_X53_Y36_N24
\inst|cpu|F_pc_plus_one[25]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc\(25),
	cin => \inst|cpu|F_pc_plus_one[24]~49\,
	combout => \inst|cpu|F_pc_plus_one[25]~50_combout\);

-- Location: FF_X53_Y36_N25
\inst|cpu|D_pc_plus_one[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_plus_one[25]~50_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc_plus_one\(25));

-- Location: LCCOMB_X54_Y36_N16
\inst|cpu|Add1~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|D_pc_plus_one\(25),
	cin => \inst|cpu|Add1~31\,
	combout => \inst|cpu|Add1~32_combout\);

-- Location: LCCOMB_X54_Y35_N8
\inst|cpu|F_pc_nxt[25]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_pc_plus_one[25]~50_combout\,
	datab => \inst|cpu|F_pc_nxt[25]~30_combout\,
	datac => \inst|cpu|Add1~32_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_pc_nxt[25]~31_combout\);

-- Location: FF_X54_Y35_N9
\inst|cpu|F_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_pc_nxt[25]~31_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|F_pc\(25));

-- Location: FF_X54_Y35_N25
\inst|cpu|D_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|F_pc\(25),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_pc\(25));

-- Location: FF_X49_Y36_N19
\inst|cpu|ic_fill_tag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(25),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(15));

-- Location: LCCOMB_X49_Y36_N18
\inst|addr_router|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal0~0_combout\ = (\inst|cpu|ic_fill_tag\(12) & (!\inst|cpu|ic_fill_tag\(13) & (\inst|cpu|ic_fill_tag\(15) & !\inst|cpu|ic_fill_tag\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(12),
	datab => \inst|cpu|ic_fill_tag\(13),
	datac => \inst|cpu|ic_fill_tag\(15),
	datad => \inst|cpu|ic_fill_tag\(14),
	combout => \inst|addr_router|Equal0~0_combout\);

-- Location: FF_X49_Y36_N9
\inst|cpu|ic_fill_tag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(17),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(7));

-- Location: FF_X49_Y36_N27
\inst|cpu|ic_fill_tag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(16),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(6));

-- Location: LCCOMB_X49_Y36_N8
\inst|addr_router|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal0~2_combout\ = (!\inst|cpu|ic_fill_tag\(4) & (!\inst|cpu|ic_fill_tag\(5) & (!\inst|cpu|ic_fill_tag\(7) & !\inst|cpu|ic_fill_tag\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(4),
	datab => \inst|cpu|ic_fill_tag\(5),
	datac => \inst|cpu|ic_fill_tag\(7),
	datad => \inst|cpu|ic_fill_tag\(6),
	combout => \inst|addr_router|Equal0~2_combout\);

-- Location: LCCOMB_X49_Y36_N6
\inst|addr_router|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal0~1_combout\ = (!\inst|cpu|ic_fill_tag\(8) & (!\inst|cpu|ic_fill_tag\(9) & (!\inst|cpu|ic_fill_tag\(11) & !\inst|cpu|ic_fill_tag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(8),
	datab => \inst|cpu|ic_fill_tag\(9),
	datac => \inst|cpu|ic_fill_tag\(11),
	datad => \inst|cpu|ic_fill_tag\(10),
	combout => \inst|addr_router|Equal0~1_combout\);

-- Location: LCCOMB_X49_Y36_N4
\inst|addr_router|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal0~4_combout\ = (\inst|addr_router|Equal0~3_combout\ & (\inst|addr_router|Equal0~0_combout\ & (\inst|addr_router|Equal0~2_combout\ & \inst|addr_router|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal0~3_combout\,
	datab => \inst|addr_router|Equal0~0_combout\,
	datac => \inst|addr_router|Equal0~2_combout\,
	datad => \inst|addr_router|Equal0~1_combout\,
	combout => \inst|addr_router|Equal0~4_combout\);

-- Location: LCCOMB_X49_Y36_N30
\inst|addr_router|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|addr_router|Equal0~5_combout\ = (\inst|cpu|ic_fill_line\(6) & \inst|addr_router|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|ic_fill_line\(6),
	datac => \inst|addr_router|Equal0~4_combout\,
	combout => \inst|addr_router|Equal0~5_combout\);

-- Location: LCCOMB_X49_Y36_N24
\inst|limiter|last_dest_id[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|limiter|last_dest_id[0]~0_combout\ = !\inst|addr_router|Equal0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|addr_router|Equal0~5_combout\,
	combout => \inst|limiter|last_dest_id[0]~0_combout\);

-- Location: FF_X49_Y36_N25
\inst|limiter|last_dest_id[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|limiter|last_dest_id[0]~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|limiter|internal_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|limiter|last_dest_id\(0));

-- Location: LCCOMB_X48_Y36_N26
\inst|cmd_xbar_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_demux|src1_valid~0_combout\ = (!\inst|addr_router|Equal0~5_combout\ & (\inst|cpu|i_read~q\ & ((\inst|limiter|last_dest_id\(0)) # (!\inst|limiter|has_pending_responses~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router|Equal0~5_combout\,
	datab => \inst|limiter|last_dest_id\(0),
	datac => \inst|cpu|i_read~q\,
	datad => \inst|limiter|has_pending_responses~q\,
	combout => \inst|cmd_xbar_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X45_Y35_N18
\inst|cmd_xbar_mux_001|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\ = (\inst|cmd_xbar_demux_001|src1_valid~4_combout\ & ((\inst|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # ((!\inst|cmd_xbar_mux_001|arb|top_priority_reg\(0) & !\inst|cmd_xbar_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datab => \inst|cmd_xbar_demux|src1_valid~0_combout\,
	datac => \inst|cmd_xbar_demux_001|src1_valid~4_combout\,
	datad => \inst|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X45_Y35_N19
\inst|cmd_xbar_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|arb|grant[1]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X43_Y39_N10
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\inst|cmd_xbar_mux_001|last_cycle~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\) # 
-- ((\inst|cpu_data_master_translator|uav_read~0_combout\ & \inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu_data_master_translator|uav_read~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cmd_xbar_mux_001|last_cycle~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|always2~0_combout\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X39_Y37_N28
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\);

-- Location: FF_X39_Y37_N29
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~7_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2));

-- Location: LCCOMB_X39_Y37_N24
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\);

-- Location: FF_X39_Y37_N25
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X38_Y37_N24
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]~q\)) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5) & ((\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][85]~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(5),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\);

-- Location: LCCOMB_X39_Y37_N16
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\ = ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst|sdram_controller|za_valid~q\)) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\);

-- Location: FF_X38_Y37_N25
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]~q\);

-- Location: LCCOMB_X40_Y37_N12
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & 
-- (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]~q\)) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4) & ((\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(4),
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]~q\,
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\);

-- Location: LCCOMB_X39_Y37_N6
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\ = ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst|sdram_controller|za_valid~q\)) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\);

-- Location: FF_X40_Y37_N13
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]~q\);

-- Location: LCCOMB_X40_Y37_N0
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]~q\))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(3),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\);

-- Location: LCCOMB_X39_Y37_N12
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\inst|sdram_controller|za_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \inst|sdram_controller|za_valid~q\,
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X39_Y37_N13
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X39_Y37_N4
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\ = ((\inst|sdram_controller|za_valid~q\ & \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\);

-- Location: FF_X40_Y37_N1
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]~q\);

-- Location: LCCOMB_X39_Y38_N12
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]~q\))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(2),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X39_Y37_N22
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\ = ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & \inst|sdram_controller|za_valid~q\)) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\);

-- Location: FF_X39_Y38_N13
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\);

-- Location: LCCOMB_X39_Y38_N0
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\))) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\inst|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]~q\,
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X39_Y38_N6
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\ = (\inst|sdram_controller|za_valid~q\) # (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|za_valid~q\,
	datad => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	combout => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\);

-- Location: FF_X39_Y38_N1
\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\);

-- Location: LCCOMB_X45_Y39_N10
\inst|rsp_xbar_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rsp_xbar_mux|WideOr1~combout\ = (\inst|sdram_controller|za_valid~q\ & (((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\)) # 
-- (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\))) # (!\inst|sdram_controller|za_valid~q\ & (((\inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- !\inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|za_valid~q\,
	datab => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	datac => \inst|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datad => \inst|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]~q\,
	combout => \inst|rsp_xbar_mux|WideOr1~combout\);

-- Location: FF_X45_Y39_N11
\inst|cpu|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rsp_xbar_mux|WideOr1~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|i_readdatavalid_d1~q\);

-- Location: LCCOMB_X53_Y43_N12
\inst|cpu|F_iw[5]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	combout => \inst|cpu|F_iw[5]~16_combout\);

-- Location: FF_X53_Y43_N13
\inst|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[5]~16_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(5));

-- Location: LCCOMB_X57_Y38_N20
\inst|cpu|Equal4~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw\(5),
	datad => \inst|cpu|D_iw\(3),
	combout => \inst|cpu|Equal4~4_combout\);

-- Location: LCCOMB_X57_Y37_N20
\inst|cpu|D_ctrl_crst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(13),
	datab => \inst|cpu|Equal4~4_combout\,
	datac => \inst|cpu|Equal4~2_combout\,
	datad => \inst|cpu|D_iw\(12),
	combout => \inst|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X57_Y38_N24
\inst|cpu|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(3),
	datab => \inst|cpu|Equal4~10_combout\,
	datad => \inst|cpu|Equal4~5_combout\,
	combout => \inst|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X49_Y38_N2
\inst|cpu|D_ctrl_logic\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_iw\(16),
	datab => \inst|cpu|D_ctrl_crst~0_combout\,
	datac => \inst|cpu|D_ctrl_logic~0_combout\,
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_logic~combout\);

-- Location: FF_X49_Y38_N3
\inst|cpu|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_logic~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_logic~q\);

-- Location: LCCOMB_X52_Y37_N6
\inst|cpu|D_extra_pc[0]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_pc_plus_one\(0),
	datab => \inst|cpu|D_br_taken_waddr_partial\(0),
	datac => \inst|cpu|D_iw\(21),
	datad => \inst|cpu|E_ctrl_br_cond_nxt~1_combout\,
	combout => \inst|cpu|D_extra_pc[0]~25_combout\);

-- Location: FF_X52_Y37_N7
\inst|cpu|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_extra_pc[0]~25_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_extra_pc\(0));

-- Location: LCCOMB_X54_Y38_N22
\inst|cpu|E_alu_result[2]~73\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add8|auto_generated|result_int[3]~6_combout\,
	datab => \inst|cpu|E_ctrl_retaddr~q\,
	datac => \inst|cpu|E_extra_pc\(0),
	datad => \inst|cpu|E_alu_result~0_combout\,
	combout => \inst|cpu|E_alu_result[2]~73_combout\);

-- Location: LCCOMB_X55_Y43_N28
\inst|cpu|E_src2[2]~50\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_imm\(2),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datad => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	combout => \inst|cpu|E_src2[2]~50_combout\);

-- Location: LCCOMB_X55_Y43_N14
\inst|cpu|E_src2[2]~51\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datab => \inst|cpu|E_src2_prelim\(2),
	datac => \inst|cpu|M_wr_data_unfiltered[2]~9_combout\,
	datad => \inst|cpu|E_src2[2]~50_combout\,
	combout => \inst|cpu|E_src2[2]~51_combout\);

-- Location: LCCOMB_X56_Y42_N0
\inst|cpu|E_alu_result[2]~74\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_compare_op\(1),
	datab => \inst|cpu|E_src1[2]~2_combout\,
	datac => \inst|cpu|E_src2[2]~51_combout\,
	datad => \inst|cpu|E_compare_op\(0),
	combout => \inst|cpu|E_alu_result[2]~74_combout\);

-- Location: LCCOMB_X54_Y38_N26
\inst|cpu|E_alu_result[2]~75\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_ctrl_logic~q\,
	datac => \inst|cpu|E_alu_result[2]~73_combout\,
	datad => \inst|cpu|E_alu_result[2]~74_combout\,
	combout => \inst|cpu|E_alu_result[2]~75_combout\);

-- Location: FF_X54_Y38_N27
\inst|cpu|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_alu_result[2]~75_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_alu_result\(2));

-- Location: FF_X45_Y36_N7
\inst|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|always2~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|av_waitrequest~q\);

-- Location: LCCOMB_X45_Y36_N6
\inst|jtag_uart|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|always2~0_combout\ = (\inst|addr_router_001|Equal4~1_combout\ & (\inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\ & (!\inst|jtag_uart|av_waitrequest~q\ & 
-- !\inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|addr_router_001|Equal4~1_combout\,
	datab => \inst|mm_clock_crossing_bridge_0|s0_cmd_valid~combout\,
	datac => \inst|jtag_uart|av_waitrequest~q\,
	datad => \inst|jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \inst|jtag_uart|always2~0_combout\);

-- Location: LCCOMB_X45_Y40_N18
\inst|jtag_uart|fifo_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|fifo_wr~0_combout\ = (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|cpu|M_alu_result\(2) & (\inst|cpu|d_write~q\ & \inst|jtag_uart|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \inst|cpu|M_alu_result\(2),
	datac => \inst|cpu|d_write~q\,
	datad => \inst|jtag_uart|always2~0_combout\,
	combout => \inst|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X45_Y40_N19
\inst|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|fifo_wr~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_wr~q\);

-- Location: LCCOMB_X46_Y45_N14
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\inst|jtag_uart|fifo_wr~q\) # (VCC))))) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\inst|jtag_uart|fifo_wr~q\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X46_Y45_N15
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X46_Y45_N16
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\inst|jtag_uart|fifo_wr~q\)))))
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\inst|jtag_uart|fifo_wr~q\ $ (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|fifo_wr~q\,
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X46_Y45_N17
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X46_Y45_N18
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X46_Y45_N19
\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X46_Y45_N20
\inst|jtag_uart|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan0~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \inst|jtag_uart|LessThan0~0_combout\);

-- Location: LCCOMB_X46_Y45_N24
\inst|jtag_uart|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan0~1_combout\ = (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \inst|jtag_uart|LessThan0~0_combout\,
	combout => \inst|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X46_Y45_N25
\inst|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|LessThan0~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_AE~q\);

-- Location: LCCOMB_X45_Y42_N18
\inst|jtag_uart|ien_AE~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ien_AE~feeder_combout\ = \inst|cpu|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(1),
	combout => \inst|jtag_uart|ien_AE~feeder_combout\);

-- Location: LCCOMB_X45_Y40_N4
\inst|jtag_uart|ien_AF~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|ien_AF~0_combout\ = (\inst|cpu|d_write~q\ & (\inst|cpu|M_alu_result\(2) & \inst|jtag_uart|always2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|d_write~q\,
	datac => \inst|cpu|M_alu_result\(2),
	datad => \inst|jtag_uart|always2~0_combout\,
	combout => \inst|jtag_uart|ien_AF~0_combout\);

-- Location: FF_X45_Y42_N19
\inst|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|ien_AE~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|jtag_uart|ien_AF~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|ien_AE~q\);

-- Location: LCCOMB_X45_Y42_N24
\inst|jtag_uart|av_readdata[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata\(9) = (\inst|jtag_uart|fifo_AE~q\ & \inst|jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|fifo_AE~q\,
	datad => \inst|jtag_uart|ien_AE~q\,
	combout => \inst|jtag_uart|av_readdata\(9));

-- Location: LCCOMB_X46_Y47_N2
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\);

-- Location: FF_X46_Y47_N3
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X46_Y47_N22
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X46_Y47_N23
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X46_Y47_N25
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X46_Y47_N16
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	datab => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate2~q\,
	datac => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|rst2~q\,
	combout => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X46_Y47_N17
\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X45_Y42_N22
\inst|jtag_uart|pause_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|pause_irq~0_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\) # ((!\inst|jtag_uart|read_0~q\ & 
-- \inst|jtag_uart|pause_irq~q\)))) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\inst|jtag_uart|read_0~q\ & (\inst|jtag_uart|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \inst|jtag_uart|read_0~q\,
	datac => \inst|jtag_uart|pause_irq~q\,
	datad => \inst|jtag_uart|SoC_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \inst|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X45_Y42_N23
\inst|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|pause_irq~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|pause_irq~q\);

-- Location: LCCOMB_X46_Y46_N18
\inst|jtag_uart|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~6_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\inst|jtag_uart|Add0~5\) # (GND))) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\inst|jtag_uart|Add0~5\))
-- \inst|jtag_uart|Add0~7\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\inst|jtag_uart|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~5\,
	combout => \inst|jtag_uart|Add0~6_combout\,
	cout => \inst|jtag_uart|Add0~7\);

-- Location: LCCOMB_X46_Y46_N20
\inst|jtag_uart|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~8_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\inst|jtag_uart|Add0~7\ & VCC)) # 
-- (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\inst|jtag_uart|Add0~7\ $ (GND)))
-- \inst|jtag_uart|Add0~9\ = CARRY((!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\inst|jtag_uart|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|jtag_uart|Add0~7\,
	combout => \inst|jtag_uart|Add0~8_combout\,
	cout => \inst|jtag_uart|Add0~9\);

-- Location: LCCOMB_X46_Y46_N2
\inst|jtag_uart|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~1_combout\ = (\inst|jtag_uart|Add0~6_combout\) # (\inst|jtag_uart|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|Add0~6_combout\,
	datad => \inst|jtag_uart|Add0~8_combout\,
	combout => \inst|jtag_uart|LessThan1~1_combout\);

-- Location: LCCOMB_X46_Y46_N22
\inst|jtag_uart|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~10_combout\ = (\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\inst|jtag_uart|Add0~9\)) # (!\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\inst|jtag_uart|Add0~9\ & VCC))
-- \inst|jtag_uart|Add0~11\ = CARRY((\inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\inst|jtag_uart|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|jtag_uart|the_SoC_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \inst|jtag_uart|Add0~9\,
	combout => \inst|jtag_uart|Add0~10_combout\,
	cout => \inst|jtag_uart|Add0~11\);

-- Location: LCCOMB_X46_Y46_N24
\inst|jtag_uart|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|Add0~12_combout\ = !\inst|jtag_uart|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst|jtag_uart|Add0~11\,
	combout => \inst|jtag_uart|Add0~12_combout\);

-- Location: LCCOMB_X46_Y46_N30
\inst|jtag_uart|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|LessThan1~2_combout\ = (!\inst|jtag_uart|LessThan1~0_combout\ & (!\inst|jtag_uart|LessThan1~1_combout\ & (!\inst|jtag_uart|Add0~10_combout\ & \inst|jtag_uart|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|LessThan1~0_combout\,
	datab => \inst|jtag_uart|LessThan1~1_combout\,
	datac => \inst|jtag_uart|Add0~10_combout\,
	datad => \inst|jtag_uart|Add0~12_combout\,
	combout => \inst|jtag_uart|LessThan1~2_combout\);

-- Location: FF_X46_Y46_N31
\inst|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|jtag_uart|LessThan1~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|jtag_uart|fifo_AF~q\);

-- Location: LCCOMB_X45_Y42_N6
\inst|jtag_uart|av_readdata[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|jtag_uart|av_readdata[8]~0_combout\ = (\inst|jtag_uart|ien_AF~q\ & ((\inst|jtag_uart|pause_irq~q\) # (\inst|jtag_uart|fifo_AF~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|jtag_uart|ien_AF~q\,
	datac => \inst|jtag_uart|pause_irq~q\,
	datad => \inst|jtag_uart|fifo_AF~q\,
	combout => \inst|jtag_uart|av_readdata[8]~0_combout\);

-- Location: LCCOMB_X45_Y42_N10
\inst|cpu|M_ipending_reg_irq1_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_ienable\(1),
	datab => \inst|jtag_uart|av_readdata\(9),
	datac => \inst|cpu|M_ienable_reg_irq1~q\,
	datad => \inst|jtag_uart|av_readdata[8]~0_combout\,
	combout => \inst|cpu|M_ipending_reg_irq1_nxt~0_combout\);

-- Location: FF_X45_Y42_N11
\inst|cpu|M_ipending_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_ipending_reg_irq1_nxt~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ipending_reg_irq1~q\);

-- Location: LCCOMB_X52_Y39_N4
\inst|cpu|F_iw~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu|latched_oci_tb_hbreak_req~q\,
	combout => \inst|cpu|F_iw~6_combout\);

-- Location: LCCOMB_X52_Y39_N6
\inst|cpu|D_iw[22]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ipending_reg_irq16~q\,
	datab => \inst|cpu|M_ipending_reg_irq1~q\,
	datac => \inst|cpu|F_iw~6_combout\,
	datad => \inst|cpu|M_status_reg_pie~q\,
	combout => \inst|cpu|D_iw[22]~0_combout\);

-- Location: LCCOMB_X50_Y38_N2
\inst|cpu|F_iw[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|D_iw[22]~0_combout\,
	datad => \inst|cpu|SoC_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu|F_iw[0]~12_combout\);

-- Location: FF_X50_Y38_N3
\inst|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_iw[0]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_iw\(0));

-- Location: LCCOMB_X56_Y38_N18
\inst|cpu|D_wr_dst_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|D_iw\(0),
	datac => \inst|cpu|D_iw\(2),
	datad => \inst|cpu|D_iw\(1),
	combout => \inst|cpu|D_wr_dst_reg~5_combout\);

-- Location: LCCOMB_X56_Y38_N16
\inst|cpu|D_ctrl_src2_choose_imm\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ctrl_b_is_dst~1_combout\,
	datab => \inst|cpu|D_wr_dst_reg~5_combout\,
	datac => \inst|cpu|D_ctrl_shift_logical~0_combout\,
	datad => \inst|cpu|D_iw\(11),
	combout => \inst|cpu|D_ctrl_src2_choose_imm~combout\);

-- Location: FF_X56_Y38_N17
\inst|cpu|E_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_ctrl_src2_choose_imm~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_ctrl_src2_choose_imm~q\);

-- Location: LCCOMB_X54_Y44_N26
\inst|cpu|E_src2[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datad => \inst|cpu|E_src2_imm\(4),
	combout => \inst|cpu|E_src2[4]~0_combout\);

-- Location: LCCOMB_X54_Y44_N4
\inst|cpu|E_src2[4]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_wr_data_unfiltered[4]~5_combout\,
	datab => \inst|cpu|E_ctrl_src2_choose_imm~q\,
	datac => \inst|cpu|E_src2[4]~0_combout\,
	datad => \inst|cpu|E_src2_prelim\(4),
	combout => \inst|cpu|E_src2[4]~1_combout\);

-- Location: FF_X57_Y36_N19
\inst|cpu|M_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Add9~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_cnt\(4));

-- Location: LCCOMB_X57_Y36_N4
\inst|cpu|Add9~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_shift_rot_cnt\(0),
	datad => VCC,
	combout => \inst|cpu|Add9~0_combout\,
	cout => \inst|cpu|Add9~1\);

-- Location: LCCOMB_X57_Y36_N8
\inst|cpu|Add9~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_shift_rot_cnt\(2),
	datad => VCC,
	cin => \inst|cpu|Add9~3\,
	combout => \inst|cpu|Add9~5_combout\,
	cout => \inst|cpu|Add9~6\);

-- Location: LCCOMB_X57_Y36_N30
\inst|cpu|Add9~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datac => \inst|cpu|Add9~5_combout\,
	datad => \inst|cpu|E_src2[2]~51_combout\,
	combout => \inst|cpu|Add9~12_combout\);

-- Location: FF_X57_Y36_N31
\inst|cpu|M_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Add9~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_cnt\(2));

-- Location: LCCOMB_X57_Y36_N10
\inst|cpu|Add9~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_shift_rot_cnt\(3),
	datad => VCC,
	cin => \inst|cpu|Add9~6\,
	combout => \inst|cpu|Add9~7_combout\,
	cout => \inst|cpu|Add9~8\);

-- Location: LCCOMB_X57_Y36_N20
\inst|cpu|Add9~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datac => \inst|cpu|E_src2[3]~49_combout\,
	datad => \inst|cpu|Add9~7_combout\,
	combout => \inst|cpu|Add9~13_combout\);

-- Location: FF_X57_Y36_N21
\inst|cpu|M_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|Add9~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_cnt\(3));

-- Location: LCCOMB_X57_Y36_N12
\inst|cpu|Add9~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_shift_rot_cnt\(4),
	cin => \inst|cpu|Add9~8\,
	combout => \inst|cpu|Add9~9_combout\);

-- Location: LCCOMB_X57_Y36_N18
\inst|cpu|Add9~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datac => \inst|cpu|E_src2[4]~1_combout\,
	datad => \inst|cpu|Add9~9_combout\,
	combout => \inst|cpu|Add9~11_combout\);

-- Location: LCCOMB_X57_Y36_N24
\inst|cpu|Equal201~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add9~4_combout\,
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datac => \inst|cpu|Add9~0_combout\,
	datad => \inst|cpu|E_src2[0]~53_combout\,
	combout => \inst|cpu|Equal201~0_combout\);

-- Location: LCCOMB_X57_Y36_N0
\inst|cpu|Equal201~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|Add9~13_combout\,
	datab => \inst|cpu|Add9~11_combout\,
	datac => \inst|cpu|Add9~12_combout\,
	datad => \inst|cpu|Equal201~0_combout\,
	combout => \inst|cpu|Equal201~1_combout\);

-- Location: LCCOMB_X57_Y36_N16
\inst|cpu|M_shift_rot_stall_nxt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_shift_rot~q\,
	datab => \inst|cpu|M_status_reg_pie~0_combout\,
	datac => \inst|cpu|M_shift_rot_stall~q\,
	datad => \inst|cpu|Equal201~1_combout\,
	combout => \inst|cpu|M_shift_rot_stall_nxt~0_combout\);

-- Location: FF_X57_Y36_N17
\inst|cpu|M_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_shift_rot_stall_nxt~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_shift_rot_stall~q\);

-- Location: LCCOMB_X48_Y38_N26
\inst|cpu|W_stall~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_write_nxt~0_combout\,
	datab => \inst|cpu|M_shift_rot_stall~q\,
	datad => \inst|cpu|W_stall~0_combout\,
	combout => \inst|cpu|W_stall~1_combout\);

-- Location: LCCOMB_X55_Y38_N30
\inst|cpu|E_ctrl_invalidate_i~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(11),
	datab => \inst|cpu|E_iw\(12),
	datac => \inst|cpu|E_iw\(13),
	datad => \inst|cpu|E_iw\(16),
	combout => \inst|cpu|E_ctrl_invalidate_i~1_combout\);

-- Location: LCCOMB_X55_Y38_N22
\inst|cpu|E_ctrl_invalidate_i~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_ctrl_invalidate_i~0_combout\,
	datac => \inst|cpu|E_ctrl_invalidate_i~1_combout\,
	datad => \inst|cpu|Equal131~1_combout\,
	combout => \inst|cpu|E_ctrl_invalidate_i~2_combout\);

-- Location: FF_X55_Y38_N23
\inst|cpu|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_ctrl_invalidate_i~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_invalidate_i~q\);

-- Location: LCCOMB_X49_Y38_N16
\inst|cpu|ic_tag_clr_valid_bits_nxt\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_valid_from_E~q\,
	datab => \inst|cpu|M_ctrl_invalidate_i~q\,
	datac => \inst|cpu|D_ic_fill_starting~1_combout\,
	datad => \inst|cpu|clr_break_line~q\,
	combout => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X50_Y34_N28
\inst|cpu|ic_fill_valid_bits_nxt[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X50_Y34_N12
\inst|cpu|ic_fill_valid_bits_nxt[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(0),
	datad => \inst|cpu|ic_fill_valid_bits_nxt[0]~11_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X49_Y37_N4
\inst|cpu|ic_fill_valid_bits_en\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_en~0_combout\,
	datac => \inst|cpu|clr_break_line~q\,
	datad => \inst|cpu|D_ic_fill_starting~1_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_en~combout\);

-- Location: FF_X50_Y34_N13
\inst|cpu|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[0]~12_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(0));

-- Location: FF_X48_Y38_N9
\inst|cpu|M_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_ctrl_crst~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_crst~q\);

-- Location: LCCOMB_X48_Y38_N8
\inst|cpu|ic_tag_wraddress[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_valid_from_E~q\,
	datac => \inst|cpu|M_ctrl_crst~q\,
	datad => \inst|cpu|clr_break_line~q\,
	combout => \inst|cpu|ic_tag_wraddress[2]~5_combout\);

-- Location: LCCOMB_X49_Y37_N0
\inst|cpu|ic_tag_wraddress_nxt[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst|cpu|M_alu_result\(5),
	datac => \inst|cpu|ic_tag_wraddress_nxt~1_combout\,
	datad => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	combout => \inst|cpu|ic_tag_wraddress_nxt[0]~2_combout\);

-- Location: LCCOMB_X49_Y37_N28
\inst|cpu|ic_tag_wraddress_nxt[0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|clr_break_line~q\,
	datad => \inst|cpu|ic_tag_wraddress_nxt[0]~2_combout\,
	combout => \inst|cpu|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: FF_X49_Y37_N29
\inst|cpu|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress_nxt[0]~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(0));

-- Location: LCCOMB_X49_Y38_N0
\inst|cpu|ic_tag_clr_valid_bits_nxt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_valid_from_E~q\,
	datad => \inst|cpu|M_ctrl_invalidate_i~q\,
	combout => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: FF_X49_Y37_N25
\inst|cpu|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress[1]~0_combout\,
	asdata => \inst|cpu|M_alu_result\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(1));

-- Location: FF_X49_Y37_N23
\inst|cpu|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress[2]~1_combout\,
	asdata => \inst|cpu|M_alu_result\(7),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(2));

-- Location: FF_X49_Y37_N13
\inst|cpu|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress[3]~2_combout\,
	asdata => \inst|cpu|M_alu_result\(8),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(3));

-- Location: FF_X49_Y37_N3
\inst|cpu|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress[4]~3_combout\,
	asdata => \inst|cpu|M_alu_result\(9),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(4));

-- Location: FF_X49_Y37_N17
\inst|cpu|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress[5]~4_combout\,
	asdata => \inst|cpu|M_alu_result\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	sload => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(5));

-- Location: LCCOMB_X49_Y37_N10
\inst|cpu|ic_tag_wraddress_nxt[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	datab => \inst|cpu|ic_tag_wraddress[2]~5_combout\,
	datac => \inst|cpu|ic_tag_wraddress_nxt~0_combout\,
	datad => \inst|cpu|M_alu_result\(11),
	combout => \inst|cpu|ic_tag_wraddress_nxt[6]~4_combout\);

-- Location: LCCOMB_X49_Y37_N30
\inst|cpu|ic_tag_wraddress_nxt[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|clr_break_line~q\,
	datad => \inst|cpu|ic_tag_wraddress_nxt[6]~4_combout\,
	combout => \inst|cpu|ic_tag_wraddress_nxt[6]~5_combout\);

-- Location: FF_X49_Y37_N31
\inst|cpu|ic_tag_wraddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_tag_wraddress_nxt[6]~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_tag_wraddress\(6));

-- Location: LCCOMB_X50_Y34_N2
\inst|cpu|ic_fill_valid_bits_nxt[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X50_Y34_N10
\inst|cpu|ic_fill_valid_bits_nxt[1]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_fill_valid_bits_nxt[1]~9_combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(1),
	datad => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: FF_X50_Y34_N11
\inst|cpu|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[1]~10_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X50_Y34_N24
\inst|cpu|ic_fill_valid_bits_nxt[2]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X50_Y34_N0
\inst|cpu|ic_fill_valid_bits_nxt[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(2),
	datad => \inst|cpu|ic_fill_valid_bits_nxt[2]~7_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: FF_X50_Y34_N1
\inst|cpu|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[2]~8_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X50_Y34_N30
\inst|cpu|ic_fill_valid_bits_nxt[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X50_Y34_N6
\inst|cpu|ic_fill_valid_bits_nxt[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_fill_valid_bits_nxt[3]~13_combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(3),
	datad => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: FF_X50_Y34_N7
\inst|cpu|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[3]~14_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X50_Y34_N20
\inst|cpu|ic_fill_valid_bits_nxt[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X50_Y34_N4
\inst|cpu|ic_fill_valid_bits_nxt[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_fill_valid_bits_nxt[4]~3_combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(4),
	datad => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: FF_X50_Y34_N5
\inst|cpu|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[4]~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X50_Y34_N16
\inst|cpu|ic_fill_valid_bits_nxt[5]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X50_Y34_N8
\inst|cpu|ic_fill_valid_bits_nxt[5]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(5),
	datad => \inst|cpu|ic_fill_valid_bits_nxt[5]~0_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: FF_X50_Y34_N9
\inst|cpu|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[5]~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X50_Y34_N26
\inst|cpu|Equal160~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|Equal160~0_combout\);

-- Location: LCCOMB_X50_Y34_N18
\inst|cpu|ic_fill_valid_bits_nxt[6]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|Equal160~0_combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(6),
	datad => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: FF_X50_Y34_N19
\inst|cpu|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[6]~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X50_Y34_N22
\inst|cpu|ic_fill_valid_bits_nxt[7]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \inst|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datad => \inst|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X50_Y34_N14
\inst|cpu|ic_fill_valid_bits_nxt[7]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_ic_fill_starting_d1~q\,
	datab => \inst|cpu|ic_fill_valid_bits_nxt[7]~5_combout\,
	datac => \inst|cpu|ic_fill_valid_bits\(7),
	datad => \inst|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	combout => \inst|cpu|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: FF_X50_Y34_N15
\inst|cpu|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|ic_fill_valid_bits_nxt[7]~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_valid_bits\(7));

-- Location: FF_X49_Y36_N11
\inst|cpu|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_pc\(10),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|ic_fill_tag\(0));

-- Location: LCCOMB_X52_Y35_N20
\inst|cpu|F_ic_valid~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	datab => \inst|cpu|F_pc\(0),
	datac => \inst|cpu|F_pc\(1),
	datad => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	combout => \inst|cpu|F_ic_valid~2_combout\);

-- Location: LCCOMB_X52_Y35_N14
\inst|cpu|F_ic_valid~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datab => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datac => \inst|cpu|F_pc\(1),
	datad => \inst|cpu|F_ic_valid~2_combout\,
	combout => \inst|cpu|F_ic_valid~3_combout\);

-- Location: LCCOMB_X52_Y35_N0
\inst|cpu|F_ic_valid~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_ic_valid~1_combout\,
	datab => \inst|cpu|F_ic_valid~3_combout\,
	datad => \inst|cpu|F_pc\(2),
	combout => \inst|cpu|F_ic_valid~4_combout\);

-- Location: LCCOMB_X49_Y35_N8
\inst|cpu|Equal156~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|F_pc\(25),
	datad => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(23),
	combout => \inst|cpu|Equal156~0_combout\);

-- Location: LCCOMB_X56_Y36_N18
\inst|cpu|F_inst_ram_hit~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(14),
	datab => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13),
	datac => \inst|cpu|F_pc\(16),
	datad => \inst|cpu|F_pc\(15),
	combout => \inst|cpu|F_inst_ram_hit~3_combout\);

-- Location: LCCOMB_X55_Y36_N8
\inst|cpu|F_inst_ram_hit~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datab => \inst|cpu|F_pc\(11),
	datac => \inst|cpu|F_pc\(12),
	datad => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \inst|cpu|F_inst_ram_hit~1_combout\);

-- Location: FF_X48_Y38_N7
\inst|cpu|W_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_ctrl_crst~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_ctrl_crst~q\);

-- Location: FF_X48_Y38_N11
\inst|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|W_valid~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|W_valid~q\);

-- Location: LCCOMB_X48_Y38_N6
\inst|cpu|F_inst_ram_hit~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|SoC_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	datab => \inst|cpu|F_pc\(10),
	datac => \inst|cpu|W_ctrl_crst~q\,
	datad => \inst|cpu|W_valid~q\,
	combout => \inst|cpu|F_inst_ram_hit~0_combout\);

-- Location: LCCOMB_X55_Y36_N0
\inst|cpu|F_inst_ram_hit~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_inst_ram_hit~2_combout\,
	datab => \inst|cpu|F_inst_ram_hit~3_combout\,
	datac => \inst|cpu|F_inst_ram_hit~1_combout\,
	datad => \inst|cpu|F_inst_ram_hit~0_combout\,
	combout => \inst|cpu|F_inst_ram_hit~4_combout\);

-- Location: LCCOMB_X49_Y35_N16
\inst|cpu|F_inst_ram_hit~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|F_inst_ram_hit~9_combout\,
	datab => \inst|cpu|F_ic_valid~4_combout\,
	datac => \inst|cpu|Equal156~0_combout\,
	datad => \inst|cpu|F_inst_ram_hit~4_combout\,
	combout => \inst|cpu|F_inst_ram_hit~10_combout\);

-- Location: LCCOMB_X49_Y35_N22
\inst|cpu|F_issue\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|D_br_pred_taken~0_combout\,
	datab => \inst|cpu|D_valid~combout\,
	datac => \inst|cpu|F_inst_ram_hit~10_combout\,
	datad => \inst|cpu|F_kill~2_combout\,
	combout => \inst|cpu|F_issue~combout\);

-- Location: FF_X49_Y35_N23
\inst|cpu|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|F_issue~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|D_issue~q\);

-- Location: LCCOMB_X49_Y35_N24
\inst|cpu|D_valid\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush~q\,
	datac => \inst|cpu|D_issue~q\,
	combout => \inst|cpu|D_valid~combout\);

-- Location: FF_X49_Y35_N25
\inst|cpu|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|D_valid~combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_valid_from_D~q\);

-- Location: LCCOMB_X49_Y35_N4
\inst|cpu|E_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_pipe_flush~q\,
	datac => \inst|cpu|E_valid_from_D~q\,
	combout => \inst|cpu|E_valid~0_combout\);

-- Location: LCCOMB_X52_Y39_N16
\inst|cpu|latched_oci_tb_hbreak_req_next~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_enabled~q\,
	datab => \inst|cpu|E_valid~0_combout\,
	datac => \inst|cpu|latched_oci_tb_hbreak_req~q\,
	datad => \inst|cpu|hbreak_req~0_combout\,
	combout => \inst|cpu|latched_oci_tb_hbreak_req_next~2_combout\);

-- Location: FF_X52_Y39_N17
\inst|cpu|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|latched_oci_tb_hbreak_req_next~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|latched_oci_tb_hbreak_req~q\);

-- Location: LCCOMB_X49_Y48_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(20),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X48_Y48_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~1_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~0_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~2_combout\);

-- Location: FF_X48_Y48_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X48_Y38_N4
\inst|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_write_nxt~0_combout\,
	datab => \inst|cpu|W_stall~0_combout\,
	datac => \inst|cpu|M_shift_rot_stall~q\,
	datad => \inst|cpu|E_valid~0_combout\,
	combout => \inst|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X52_Y39_N18
\inst|cpu|wait_for_one_post_bret_inst~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_enabled~q\,
	datab => \inst|cpu|wait_for_one_post_bret_inst~0_combout\,
	datac => \inst|cpu|wait_for_one_post_bret_inst~q\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \inst|cpu|wait_for_one_post_bret_inst~1_combout\);

-- Location: FF_X52_Y39_N19
\inst|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|wait_for_one_post_bret_inst~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X52_Y39_N12
\inst|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_enabled~q\,
	datab => \inst|cpu|latched_oci_tb_hbreak_req~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \inst|cpu|wait_for_one_post_bret_inst~q\,
	combout => \inst|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X48_Y38_N14
\inst|cpu|E_valid~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_valid~0_combout\,
	datab => \inst|cpu|hbreak_req~0_combout\,
	datac => \inst|cpu|E_hbreak_req~0_combout\,
	datad => \inst|cpu|E_op_eret~0_combout\,
	combout => \inst|cpu|E_valid~1_combout\);

-- Location: FF_X48_Y38_N15
\inst|cpu|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_valid~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_valid_from_E~q\);

-- Location: FF_X48_Y38_N1
\inst|cpu|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_ctrl_ld~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_ld~q\);

-- Location: LCCOMB_X48_Y38_N0
\inst|cpu|W_stall~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|av_ld_or_div_done~q\,
	datab => \inst|cpu|M_valid_from_E~q\,
	datac => \inst|cpu|M_ctrl_ld~q\,
	datad => \inst|cpu|M_ci_multi_stall~q\,
	combout => \inst|cpu|W_stall~0_combout\);

-- Location: LCCOMB_X48_Y38_N10
\inst|cpu|W_valid~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|d_write_nxt~0_combout\,
	datab => \inst|cpu|W_stall~0_combout\,
	datac => \inst|cpu|M_valid_from_E~q\,
	datad => \inst|cpu|M_shift_rot_stall~q\,
	combout => \inst|cpu|W_valid~0_combout\);

-- Location: LCCOMB_X50_Y38_N0
\inst|cpu|M_iw[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|E_iw\(5),
	combout => \inst|cpu|M_iw[5]~feeder_combout\);

-- Location: FF_X50_Y38_N1
\inst|cpu|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|M_iw[5]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(5));

-- Location: FF_X57_Y39_N5
\inst|cpu|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|D_iw\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|E_iw\(14));

-- Location: FF_X50_Y38_N5
\inst|cpu|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(14),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(14));

-- Location: FF_X54_Y39_N13
\inst|cpu|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(11),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(11));

-- Location: LCCOMB_X50_Y38_N4
\inst|cpu|hbreak_enabled~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(4),
	datab => \inst|cpu|M_iw\(5),
	datac => \inst|cpu|M_iw\(14),
	datad => \inst|cpu|M_iw\(11),
	combout => \inst|cpu|hbreak_enabled~1_combout\);

-- Location: FF_X50_Y38_N23
\inst|cpu|M_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_ctrl_break~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_ctrl_break~q\);

-- Location: FF_X54_Y39_N1
\inst|cpu|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|E_iw\(16),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_iw\(16));

-- Location: LCCOMB_X54_Y39_N0
\inst|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_iw\(15),
	datab => \inst|cpu|M_iw\(12),
	datac => \inst|cpu|M_iw\(16),
	datad => \inst|cpu|M_iw\(13),
	combout => \inst|cpu|hbreak_enabled~0_combout\);

-- Location: LCCOMB_X50_Y38_N22
\inst|cpu|hbreak_enabled~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|hbreak_enabled~2_combout\,
	datab => \inst|cpu|hbreak_enabled~1_combout\,
	datac => \inst|cpu|M_ctrl_break~q\,
	datad => \inst|cpu|hbreak_enabled~0_combout\,
	combout => \inst|cpu|hbreak_enabled~3_combout\);

-- Location: LCCOMB_X50_Y38_N26
\inst|cpu|hbreak_enabled~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_ctrl_break~q\,
	datab => \inst|cpu|W_valid~0_combout\,
	datac => \inst|cpu|hbreak_enabled~q\,
	datad => \inst|cpu|hbreak_enabled~3_combout\,
	combout => \inst|cpu|hbreak_enabled~4_combout\);

-- Location: FF_X50_Y38_N27
\inst|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|hbreak_enabled~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|hbreak_enabled~q\);

-- Location: LCCOMB_X50_Y50_N0
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|hbreak_enabled~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X50_Y50_N1
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X50_Y50_N4
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|din_s1~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X50_Y50_N5
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0));

-- Location: FF_X50_Y50_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|the_altera_std_synchronizer|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X48_Y52_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(1),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X48_Y52_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X48_Y51_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X48_Y49_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: FF_X48_Y49_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X47_Y52_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X47_Y52_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: LCCOMB_X48_Y51_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\);

-- Location: LCCOMB_X48_Y51_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X48_Y51_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X48_Y51_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\);

-- Location: LCCOMB_X48_Y51_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\);

-- Location: FF_X48_Y51_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LCCOMB_X48_Y52_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X48_Y52_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|ir_out\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: FF_X48_Y52_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X48_Y50_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X48_Y50_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X48_Y50_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X47_Y51_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X47_Y51_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LCCOMB_X48_Y50_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X50_Y51_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X50_Y51_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\);

-- Location: LCCOMB_X50_Y51_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\);

-- Location: FF_X50_Y51_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X50_Y51_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X50_Y51_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X50_Y51_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: FF_X50_Y51_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: FF_X50_Y51_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X49_Y51_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X49_Y51_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X49_Y51_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X49_Y51_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X49_Y51_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X49_Y51_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X49_Y51_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\);

-- Location: FF_X49_Y51_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X48_Y50_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X48_Y50_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X47_Y50_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X47_Y50_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LCCOMB_X47_Y50_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCCOMB_X47_Y50_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X47_Y50_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCCOMB_X47_Y50_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X47_Y50_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCCOMB_X47_Y50_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X47_Y50_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X50_Y50_N18
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X50_Y48_N16
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_break|break_readreg\(21),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_ocimem|MonDReg\(21),
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X50_Y48_N8
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(23),
	datab => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~18_combout\,
	combout => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: FF_X50_Y48_N9
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr[28]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22));

-- Location: FF_X49_Y48_N19
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X49_Y48_N25
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_jtag_debug_module_wrapper|the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: CLKCTRL_G11
\inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|resetrequest~clkctrl_outclk\);

-- Location: FF_X39_Y42_N3
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X39_Y42_N16
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X39_Y42_N17
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X40_Y39_N15
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	clrn => \inst|cpu|the_SoC_cpu_nios2_oci|the_SoC_cpu_nios2_oci_debug|ALT_INV_resetrequest~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G14
\inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X40_Y50_N5
\inst|sdram_controller|refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Add0~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(1));

-- Location: LCCOMB_X40_Y50_N8
\inst|sdram_controller|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~6_combout\ = (\inst|sdram_controller|refresh_counter\(3) & (\inst|sdram_controller|Add0~5\ & VCC)) # (!\inst|sdram_controller|refresh_counter\(3) & (!\inst|sdram_controller|Add0~5\))
-- \inst|sdram_controller|Add0~7\ = CARRY((!\inst|sdram_controller|refresh_counter\(3) & !\inst|sdram_controller|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(3),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~5\,
	combout => \inst|sdram_controller|Add0~6_combout\,
	cout => \inst|sdram_controller|Add0~7\);

-- Location: FF_X40_Y50_N9
\inst|sdram_controller|refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Add0~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(3));

-- Location: LCCOMB_X40_Y50_N10
\inst|sdram_controller|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~8_combout\ = (\inst|sdram_controller|refresh_counter\(4) & (\inst|sdram_controller|Add0~7\ $ (GND))) # (!\inst|sdram_controller|refresh_counter\(4) & ((GND) # (!\inst|sdram_controller|Add0~7\)))
-- \inst|sdram_controller|Add0~9\ = CARRY((!\inst|sdram_controller|Add0~7\) # (!\inst|sdram_controller|refresh_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(4),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~7\,
	combout => \inst|sdram_controller|Add0~8_combout\,
	cout => \inst|sdram_controller|Add0~9\);

-- Location: LCCOMB_X40_Y50_N0
\inst|sdram_controller|refresh_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter[4]~13_combout\ = !\inst|sdram_controller|Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller|Add0~8_combout\,
	combout => \inst|sdram_controller|refresh_counter[4]~13_combout\);

-- Location: FF_X40_Y50_N1
\inst|sdram_controller|refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter[4]~13_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(4));

-- Location: LCCOMB_X40_Y50_N12
\inst|sdram_controller|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~10_combout\ = (\inst|sdram_controller|refresh_counter\(5) & (\inst|sdram_controller|Add0~9\ & VCC)) # (!\inst|sdram_controller|refresh_counter\(5) & (!\inst|sdram_controller|Add0~9\))
-- \inst|sdram_controller|Add0~11\ = CARRY((!\inst|sdram_controller|refresh_counter\(5) & !\inst|sdram_controller|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(5),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~9\,
	combout => \inst|sdram_controller|Add0~10_combout\,
	cout => \inst|sdram_controller|Add0~11\);

-- Location: LCCOMB_X39_Y50_N28
\inst|sdram_controller|refresh_counter~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~6_combout\ = (!\inst|sdram_controller|Equal0~4_combout\ & \inst|sdram_controller|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Equal0~4_combout\,
	datac => \inst|sdram_controller|Add0~10_combout\,
	combout => \inst|sdram_controller|refresh_counter~6_combout\);

-- Location: FF_X39_Y50_N29
\inst|sdram_controller|refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~6_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(5));

-- Location: LCCOMB_X40_Y50_N14
\inst|sdram_controller|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~12_combout\ = (\inst|sdram_controller|refresh_counter\(6) & ((GND) # (!\inst|sdram_controller|Add0~11\))) # (!\inst|sdram_controller|refresh_counter\(6) & (\inst|sdram_controller|Add0~11\ $ (GND)))
-- \inst|sdram_controller|Add0~13\ = CARRY((\inst|sdram_controller|refresh_counter\(6)) # (!\inst|sdram_controller|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(6),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~11\,
	combout => \inst|sdram_controller|Add0~12_combout\,
	cout => \inst|sdram_controller|Add0~13\);

-- Location: LCCOMB_X40_Y50_N16
\inst|sdram_controller|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~14_combout\ = (\inst|sdram_controller|refresh_counter\(7) & (\inst|sdram_controller|Add0~13\ & VCC)) # (!\inst|sdram_controller|refresh_counter\(7) & (!\inst|sdram_controller|Add0~13\))
-- \inst|sdram_controller|Add0~15\ = CARRY((!\inst|sdram_controller|refresh_counter\(7) & !\inst|sdram_controller|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(7),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~13\,
	combout => \inst|sdram_controller|Add0~14_combout\,
	cout => \inst|sdram_controller|Add0~15\);

-- Location: LCCOMB_X39_Y50_N6
\inst|sdram_controller|refresh_counter~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~4_combout\ = (!\inst|sdram_controller|Equal0~4_combout\ & \inst|sdram_controller|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Equal0~4_combout\,
	datad => \inst|sdram_controller|Add0~14_combout\,
	combout => \inst|sdram_controller|refresh_counter~4_combout\);

-- Location: FF_X39_Y50_N7
\inst|sdram_controller|refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(7));

-- Location: LCCOMB_X40_Y50_N18
\inst|sdram_controller|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~16_combout\ = (\inst|sdram_controller|refresh_counter\(8) & (\inst|sdram_controller|Add0~15\ $ (GND))) # (!\inst|sdram_controller|refresh_counter\(8) & ((GND) # (!\inst|sdram_controller|Add0~15\)))
-- \inst|sdram_controller|Add0~17\ = CARRY((!\inst|sdram_controller|Add0~15\) # (!\inst|sdram_controller|refresh_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(8),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~15\,
	combout => \inst|sdram_controller|Add0~16_combout\,
	cout => \inst|sdram_controller|Add0~17\);

-- Location: LCCOMB_X40_Y50_N20
\inst|sdram_controller|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~18_combout\ = (\inst|sdram_controller|refresh_counter\(9) & (!\inst|sdram_controller|Add0~17\)) # (!\inst|sdram_controller|refresh_counter\(9) & (\inst|sdram_controller|Add0~17\ & VCC))
-- \inst|sdram_controller|Add0~19\ = CARRY((\inst|sdram_controller|refresh_counter\(9) & !\inst|sdram_controller|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(9),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~17\,
	combout => \inst|sdram_controller|Add0~18_combout\,
	cout => \inst|sdram_controller|Add0~19\);

-- Location: LCCOMB_X39_Y50_N18
\inst|sdram_controller|refresh_counter[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter[9]~11_combout\ = !\inst|sdram_controller|Add0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Add0~18_combout\,
	combout => \inst|sdram_controller|refresh_counter[9]~11_combout\);

-- Location: FF_X39_Y50_N19
\inst|sdram_controller|refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter[9]~11_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(9));

-- Location: LCCOMB_X40_Y50_N24
\inst|sdram_controller|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~22_combout\ = (\inst|sdram_controller|refresh_counter\(11) & (\inst|sdram_controller|Add0~21\ & VCC)) # (!\inst|sdram_controller|refresh_counter\(11) & (!\inst|sdram_controller|Add0~21\))
-- \inst|sdram_controller|Add0~23\ = CARRY((!\inst|sdram_controller|refresh_counter\(11) & !\inst|sdram_controller|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|refresh_counter\(11),
	datad => VCC,
	cin => \inst|sdram_controller|Add0~21\,
	combout => \inst|sdram_controller|Add0~22_combout\,
	cout => \inst|sdram_controller|Add0~23\);

-- Location: LCCOMB_X39_Y50_N22
\inst|sdram_controller|refresh_counter~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~2_combout\ = (!\inst|sdram_controller|Equal0~4_combout\ & \inst|sdram_controller|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Equal0~4_combout\,
	datad => \inst|sdram_controller|Add0~22_combout\,
	combout => \inst|sdram_controller|refresh_counter~2_combout\);

-- Location: FF_X39_Y50_N23
\inst|sdram_controller|refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~2_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(11));

-- Location: LCCOMB_X40_Y50_N28
\inst|sdram_controller|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Add0~26_combout\ = \inst|sdram_controller|Add0~25\ $ (\inst|sdram_controller|refresh_counter\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller|refresh_counter\(13),
	cin => \inst|sdram_controller|Add0~25\,
	combout => \inst|sdram_controller|Add0~26_combout\);

-- Location: LCCOMB_X39_Y50_N24
\inst|sdram_controller|refresh_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~0_combout\ = (\inst|sdram_controller|Equal0~4_combout\) # (!\inst|sdram_controller|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Equal0~4_combout\,
	datad => \inst|sdram_controller|Add0~26_combout\,
	combout => \inst|sdram_controller|refresh_counter~0_combout\);

-- Location: FF_X39_Y50_N25
\inst|sdram_controller|refresh_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(13));

-- Location: LCCOMB_X39_Y50_N12
\inst|sdram_controller|refresh_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~1_combout\ = (\inst|sdram_controller|Add0~24_combout\ & !\inst|sdram_controller|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Add0~24_combout\,
	datac => \inst|sdram_controller|Equal0~4_combout\,
	combout => \inst|sdram_controller|refresh_counter~1_combout\);

-- Location: FF_X39_Y50_N13
\inst|sdram_controller|refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(12));

-- Location: LCCOMB_X39_Y50_N0
\inst|sdram_controller|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Equal0~0_combout\ = (\inst|sdram_controller|refresh_counter\(10) & (\inst|sdram_controller|refresh_counter\(13) & (!\inst|sdram_controller|refresh_counter\(11) & !\inst|sdram_controller|refresh_counter\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(10),
	datab => \inst|sdram_controller|refresh_counter\(13),
	datac => \inst|sdram_controller|refresh_counter\(11),
	datad => \inst|sdram_controller|refresh_counter\(12),
	combout => \inst|sdram_controller|Equal0~0_combout\);

-- Location: LCCOMB_X40_Y50_N30
\inst|sdram_controller|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Equal0~2_combout\ = (!\inst|sdram_controller|refresh_counter\(2) & (\inst|sdram_controller|refresh_counter\(4) & (!\inst|sdram_controller|refresh_counter\(3) & !\inst|sdram_controller|refresh_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(2),
	datab => \inst|sdram_controller|refresh_counter\(4),
	datac => \inst|sdram_controller|refresh_counter\(3),
	datad => \inst|sdram_controller|refresh_counter\(5),
	combout => \inst|sdram_controller|Equal0~2_combout\);

-- Location: LCCOMB_X39_Y50_N8
\inst|sdram_controller|refresh_counter~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~5_combout\ = (!\inst|sdram_controller|Equal0~4_combout\ & \inst|sdram_controller|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Equal0~4_combout\,
	datac => \inst|sdram_controller|Add0~12_combout\,
	combout => \inst|sdram_controller|refresh_counter~5_combout\);

-- Location: FF_X39_Y50_N9
\inst|sdram_controller|refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(6));

-- Location: LCCOMB_X39_Y50_N20
\inst|sdram_controller|refresh_counter~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_counter~3_combout\ = (\inst|sdram_controller|Equal0~4_combout\) # (!\inst|sdram_controller|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|sdram_controller|Equal0~4_combout\,
	datad => \inst|sdram_controller|Add0~16_combout\,
	combout => \inst|sdram_controller|refresh_counter~3_combout\);

-- Location: FF_X39_Y50_N21
\inst|sdram_controller|refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_counter~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_counter\(8));

-- Location: LCCOMB_X39_Y50_N2
\inst|sdram_controller|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Equal0~1_combout\ = (!\inst|sdram_controller|refresh_counter\(7) & (\inst|sdram_controller|refresh_counter\(9) & (!\inst|sdram_controller|refresh_counter\(6) & \inst|sdram_controller|refresh_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_counter\(7),
	datab => \inst|sdram_controller|refresh_counter\(9),
	datac => \inst|sdram_controller|refresh_counter\(6),
	datad => \inst|sdram_controller|refresh_counter\(8),
	combout => \inst|sdram_controller|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y50_N4
\inst|sdram_controller|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Equal0~4_combout\ = (\inst|sdram_controller|Equal0~3_combout\ & (\inst|sdram_controller|Equal0~0_combout\ & (\inst|sdram_controller|Equal0~2_combout\ & \inst|sdram_controller|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Equal0~3_combout\,
	datab => \inst|sdram_controller|Equal0~0_combout\,
	datac => \inst|sdram_controller|Equal0~2_combout\,
	datad => \inst|sdram_controller|Equal0~1_combout\,
	combout => \inst|sdram_controller|Equal0~4_combout\);

-- Location: LCCOMB_X40_Y38_N16
\inst|sdram_controller|refresh_request~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|refresh_request~0_combout\ = (!\inst|sdram_controller|ack_refresh_request~q\ & (\inst|sdram_controller|init_done~q\ & ((\inst|sdram_controller|Equal0~4_combout\) # (\inst|sdram_controller|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|ack_refresh_request~q\,
	datab => \inst|sdram_controller|Equal0~4_combout\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|init_done~q\,
	combout => \inst|sdram_controller|refresh_request~0_combout\);

-- Location: FF_X40_Y38_N17
\inst|sdram_controller|refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|refresh_request~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|refresh_request~q\);

-- Location: LCCOMB_X39_Y40_N2
\inst|sdram_controller|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector32~0_combout\ = (\inst|sdram_controller|m_state.100000000~q\ & !\inst|sdram_controller|refresh_request~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.100000000~q\,
	datac => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector32~0_combout\);

-- Location: LCCOMB_X39_Y40_N8
\inst|sdram_controller|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector32~1_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (\inst|sdram_controller|Selector32~0_combout\ & (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\))) # 
-- (!\inst|sdram_controller|WideOr9~0_combout\ & ((\inst|sdram_controller|Selector32~0_combout\) # ((\inst|sdram_controller|pending~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|Selector32~0_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datad => \inst|sdram_controller|pending~combout\,
	combout => \inst|sdram_controller|Selector32~1_combout\);

-- Location: FF_X39_Y40_N9
\inst|sdram_controller|m_state.100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector32~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.100000000~q\);

-- Location: LCCOMB_X36_Y39_N28
\inst|sdram_controller|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector33~3_combout\ = (\inst|sdram_controller|m_state.000000100~q\) # ((\inst|sdram_controller|m_state.100000000~q\) # ((\inst|sdram_controller|m_state.000100000~q\) # (\inst|sdram_controller|m_state.001000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000100~q\,
	datab => \inst|sdram_controller|m_state.100000000~q\,
	datac => \inst|sdram_controller|m_state.000100000~q\,
	datad => \inst|sdram_controller|m_state.001000000~q\,
	combout => \inst|sdram_controller|Selector33~3_combout\);

-- Location: LCCOMB_X39_Y40_N30
\inst|sdram_controller|WideOr9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|WideOr9~0_combout\ = (!\inst|sdram_controller|m_state.000001000~q\ & !\inst|sdram_controller|m_state.000010000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000001000~q\,
	datad => \inst|sdram_controller|m_state.000010000~q\,
	combout => \inst|sdram_controller|WideOr9~0_combout\);

-- Location: LCCOMB_X36_Y39_N14
\inst|sdram_controller|Selector33~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector33~4_combout\ = (\inst|sdram_controller|Selector33~3_combout\) # (((!\inst|sdram_controller|refresh_request~q\ & !\inst|sdram_controller|m_state.000000001~q\)) # (!\inst|sdram_controller|WideOr9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_request~q\,
	datab => \inst|sdram_controller|Selector33~3_combout\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|WideOr9~0_combout\,
	combout => \inst|sdram_controller|Selector33~4_combout\);

-- Location: LCCOMB_X36_Y39_N30
\inst|sdram_controller|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector34~2_combout\ = (\inst|sdram_controller|Selector33~1_combout\ & ((\inst|sdram_controller|pending~combout\) # ((\inst|sdram_controller|WideOr9~0_combout\) # (!\inst|sdram_controller|refresh_request~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector33~1_combout\,
	datab => \inst|sdram_controller|pending~combout\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|WideOr9~0_combout\,
	combout => \inst|sdram_controller|Selector34~2_combout\);

-- Location: LCCOMB_X36_Y39_N24
\inst|sdram_controller|Selector33~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector33~5_combout\ = (!\inst|sdram_controller|Selector33~2_combout\ & (\inst|sdram_controller|Selector34~2_combout\ & ((\inst|sdram_controller|m_next.000000001~q\) # (!\inst|sdram_controller|Selector33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector33~2_combout\,
	datab => \inst|sdram_controller|Selector33~4_combout\,
	datac => \inst|sdram_controller|m_next.000000001~q\,
	datad => \inst|sdram_controller|Selector34~2_combout\,
	combout => \inst|sdram_controller|Selector33~5_combout\);

-- Location: FF_X36_Y39_N25
\inst|sdram_controller|m_next.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector33~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_next.000000001~q\);

-- Location: LCCOMB_X36_Y39_N8
\inst|sdram_controller|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector24~1_combout\ = (\inst|sdram_controller|Selector24~0_combout\ & (\inst|sdram_controller|m_state.000000001~q\ & ((\inst|sdram_controller|m_next.000000001~q\) # (!\inst|sdram_controller|Selector31~0_combout\)))) # 
-- (!\inst|sdram_controller|Selector24~0_combout\ & ((\inst|sdram_controller|m_next.000000001~q\) # ((!\inst|sdram_controller|Selector31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector24~0_combout\,
	datab => \inst|sdram_controller|m_next.000000001~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|Selector31~0_combout\,
	combout => \inst|sdram_controller|Selector24~1_combout\);

-- Location: FF_X36_Y39_N9
\inst|sdram_controller|m_state.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector24~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.000000001~q\);

-- Location: LCCOMB_X39_Y39_N2
\inst|sdram_controller|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector30~2_combout\ = (\inst|sdram_controller|init_done~q\ & (!\inst|sdram_controller|m_state.000000001~q\ & \inst|sdram_controller|refresh_request~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|init_done~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector30~2_combout\);

-- Location: LCCOMB_X38_Y39_N18
\inst|sdram_controller|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector39~3_combout\ = (\inst|sdram_controller|Selector30~2_combout\) # ((\inst|sdram_controller|m_state.000100000~q\ & ((!\inst|sdram_controller|LessThan1~0_combout\) # (!\inst|sdram_controller|m_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_count\(0),
	datab => \inst|sdram_controller|LessThan1~0_combout\,
	datac => \inst|sdram_controller|Selector30~2_combout\,
	datad => \inst|sdram_controller|m_state.000100000~q\,
	combout => \inst|sdram_controller|Selector39~3_combout\);

-- Location: LCCOMB_X38_Y39_N4
\inst|sdram_controller|Selector39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector39~4_combout\ = (\inst|sdram_controller|Selector39~3_combout\) # ((\inst|sdram_controller|m_state.000000100~q\ & (\inst|sdram_controller|LessThan1~0_combout\ $ (\inst|sdram_controller|m_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000100~q\,
	datab => \inst|sdram_controller|LessThan1~0_combout\,
	datac => \inst|sdram_controller|Selector39~3_combout\,
	datad => \inst|sdram_controller|m_count\(0),
	combout => \inst|sdram_controller|Selector39~4_combout\);

-- Location: LCCOMB_X39_Y39_N14
\inst|sdram_controller|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector33~1_combout\ = (!\inst|sdram_controller|m_state.010000000~q\ & ((!\inst|sdram_controller|m_state.100000000~q\) # (!\inst|sdram_controller|m_next~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_next~17_combout\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|m_state.010000000~q\,
	combout => \inst|sdram_controller|Selector33~1_combout\);

-- Location: LCCOMB_X38_Y39_N10
\inst|sdram_controller|Selector39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector39~5_combout\ = (\inst|sdram_controller|Selector39~4_combout\) # (((!\inst|sdram_controller|Selector39~2_combout\ & \inst|sdram_controller|m_count\(0))) # (!\inst|sdram_controller|Selector33~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector39~2_combout\,
	datab => \inst|sdram_controller|Selector39~4_combout\,
	datac => \inst|sdram_controller|m_count\(0),
	datad => \inst|sdram_controller|Selector33~1_combout\,
	combout => \inst|sdram_controller|Selector39~5_combout\);

-- Location: FF_X38_Y39_N11
\inst|sdram_controller|m_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector39~5_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_count\(0));

-- Location: LCCOMB_X38_Y39_N0
\inst|sdram_controller|Selector38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector38~3_combout\ = (\inst|sdram_controller|m_count\(1) & (!\inst|sdram_controller|Selector30~2_combout\ & ((\inst|sdram_controller|Selector38~2_combout\) # (\inst|sdram_controller|m_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector38~2_combout\,
	datab => \inst|sdram_controller|m_count\(1),
	datac => \inst|sdram_controller|Selector30~2_combout\,
	datad => \inst|sdram_controller|m_count\(0),
	combout => \inst|sdram_controller|Selector38~3_combout\);

-- Location: LCCOMB_X38_Y39_N22
\inst|sdram_controller|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector39~2_combout\ = (!\inst|sdram_controller|m_state.100000000~q\ & (\inst|sdram_controller|m_state.000000001~q\ & (!\inst|sdram_controller|Selector39~6_combout\ & !\inst|sdram_controller|m_state.001000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.100000000~q\,
	datab => \inst|sdram_controller|m_state.000000001~q\,
	datac => \inst|sdram_controller|Selector39~6_combout\,
	datad => \inst|sdram_controller|m_state.001000000~q\,
	combout => \inst|sdram_controller|Selector39~2_combout\);

-- Location: LCCOMB_X40_Y39_N10
\inst|sdram_controller|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector33~0_combout\ = (\inst|sdram_controller|m_state.100000000~q\ & ((\inst|sdram_controller|refresh_request~q\) # ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\ & 
-- !\inst|sdram_controller|pending~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst|sdram_controller|pending~10_combout\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector33~0_combout\);

-- Location: LCCOMB_X38_Y39_N24
\inst|sdram_controller|Selector38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector38~4_combout\ = (\inst|sdram_controller|Selector38~5_combout\ & ((\inst|sdram_controller|Selector39~2_combout\) # ((\inst|sdram_controller|Selector38~3_combout\ & !\inst|sdram_controller|Selector33~0_combout\)))) # 
-- (!\inst|sdram_controller|Selector38~5_combout\ & (\inst|sdram_controller|Selector38~3_combout\ & ((!\inst|sdram_controller|Selector33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector38~5_combout\,
	datab => \inst|sdram_controller|Selector38~3_combout\,
	datac => \inst|sdram_controller|Selector39~2_combout\,
	datad => \inst|sdram_controller|Selector33~0_combout\,
	combout => \inst|sdram_controller|Selector38~4_combout\);

-- Location: FF_X38_Y39_N25
\inst|sdram_controller|m_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector38~4_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_count\(1));

-- Location: LCCOMB_X38_Y39_N26
\inst|sdram_controller|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector31~0_combout\ = (\inst|sdram_controller|m_state.000000100~q\ & (!\inst|sdram_controller|m_count\(1) & !\inst|sdram_controller|m_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000100~q\,
	datab => \inst|sdram_controller|m_count\(1),
	datad => \inst|sdram_controller|m_count\(2),
	combout => \inst|sdram_controller|Selector31~0_combout\);

-- Location: LCCOMB_X40_Y39_N16
\inst|sdram_controller|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector27~0_combout\ = (\inst|sdram_controller|Selector31~0_combout\ & (((!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\ & !\inst|sdram_controller|refresh_request~q\)) # 
-- (!\inst|sdram_controller|m_state.100000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|Equal1~0_combout\,
	datab => \inst|sdram_controller|Selector31~0_combout\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|refresh_request~q\,
	combout => \inst|sdram_controller|Selector27~0_combout\);

-- Location: LCCOMB_X40_Y39_N4
\inst|sdram_controller|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector28~0_combout\ = (\inst|sdram_controller|m_next.000010000~q\ & ((\inst|sdram_controller|Selector27~0_combout\) # ((!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ & 
-- \inst|sdram_controller|Selector27~1_combout\)))) # (!\inst|sdram_controller|m_next.000010000~q\ & (((!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\ & \inst|sdram_controller|Selector27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_next.000010000~q\,
	datab => \inst|sdram_controller|Selector27~0_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[61]~1_combout\,
	datad => \inst|sdram_controller|Selector27~1_combout\,
	combout => \inst|sdram_controller|Selector28~0_combout\);

-- Location: FF_X40_Y39_N5
\inst|sdram_controller|m_state.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector28~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|Selector27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_state.000010000~q\);

-- Location: LCCOMB_X39_Y40_N28
\inst|sdram_controller|m_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|m_data[1]~0_combout\ = (!\inst|sdram_controller|pending~combout\ & (\inst|sdram_controller|m_state.000010000~q\ & \inst|sdram_controller|f_pop~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|f_pop~q\,
	combout => \inst|sdram_controller|m_data[1]~0_combout\);

-- Location: LCCOMB_X50_Y40_N30
\inst|cpu|E_st_data[31]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|M_wr_data_unfiltered[7]~3_combout\,
	datac => \inst|cpu|E_iw\(3),
	datad => \inst|cpu|M_wr_data_unfiltered[15]~39_combout\,
	combout => \inst|cpu|E_st_data[31]~40_combout\);

-- Location: LCCOMB_X50_Y40_N20
\inst|cpu|E_st_data[31]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_src2_prelim\(15),
	datab => \inst|cpu|E_src2_prelim\(7),
	datac => \inst|cpu|E_iw\(3),
	datad => \inst|cpu|E_iw\(4),
	combout => \inst|cpu|E_st_data[31]~16_combout\);

-- Location: LCCOMB_X50_Y40_N18
\inst|cpu|E_st_data[31]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_src2_hazard_M~q\,
	datac => \inst|cpu|E_st_data[31]~40_combout\,
	datad => \inst|cpu|E_st_data[31]~16_combout\,
	combout => \inst|cpu|E_st_data[31]~17_combout\);

-- Location: LCCOMB_X50_Y40_N0
\inst|cpu|E_st_data[31]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|E_iw\(4),
	datab => \inst|cpu|E_st_data[31]~17_combout\,
	datac => \inst|cpu|E_src2_prelim\(31),
	datad => \inst|cpu|M_wr_data_unfiltered[31]~59_combout\,
	combout => \inst|cpu|E_st_data[31]~18_combout\);

-- Location: FF_X50_Y40_N1
\inst|cpu|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cpu|E_st_data[31]~18_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|cpu|W_stall~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cpu|M_st_data\(31));

-- Location: LCCOMB_X43_Y43_N16
\inst|cmd_xbar_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~0_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(31),
	combout => \inst|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X43_Y43_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~0_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\);

-- Location: FF_X43_Y43_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(31));

-- Location: FF_X43_Y43_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~0_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(31));

-- Location: LCCOMB_X41_Y43_N12
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(31)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(31),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(31),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30_combout\);

-- Location: FF_X41_Y43_N13
\inst|sdram_controller|active_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(31));

-- Location: FF_X41_Y43_N19
\inst|sdram_controller|m_data[31]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector119~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[31]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y43_N22
\inst|sdram_controller|Selector119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector119~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(31))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(31))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[31]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|active_data\(31),
	datad => \inst|sdram_controller|m_data[31]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector119~0_combout\);

-- Location: LCCOMB_X41_Y43_N18
\inst|sdram_controller|Selector119~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector119~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector119~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_data[1]~0_combout\,
	datac => \inst|sdram_controller|Selector119~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[31]~30_combout\,
	combout => \inst|sdram_controller|Selector119~1_combout\);

-- Location: DDIOOUTCELL_X0_Y30_N11
\inst|sdram_controller|m_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector119~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(31));

-- Location: DDIOOECELL_X0_Y30_N12
\inst|sdram_controller|oe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~q\);

-- Location: LCCOMB_X45_Y43_N0
\inst|cmd_xbar_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~1_combout\ = (\inst|cpu|M_st_data\(30) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(30),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X45_Y43_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[30]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~1_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[30]~feeder_combout\);

-- Location: FF_X45_Y43_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[30]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(30));

-- Location: FF_X45_Y43_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~1_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(30));

-- Location: LCCOMB_X41_Y43_N0
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(30)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(30),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(30),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31_combout\);

-- Location: LCCOMB_X41_Y43_N4
\inst|sdram_controller|Selector120~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector120~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector120~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector120~0_combout\,
	datab => \inst|sdram_controller|m_data[1]~0_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[30]~31_combout\,
	combout => \inst|sdram_controller|Selector120~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N18
\inst|sdram_controller|m_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector120~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(30));

-- Location: DDIOOECELL_X0_Y34_N19
\inst|sdram_controller|oe~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_1_q\);

-- Location: LCCOMB_X48_Y40_N16
\inst|cmd_xbar_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~2_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(29),
	combout => \inst|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X43_Y39_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~2_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout\);

-- Location: FF_X43_Y39_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(29));

-- Location: LCCOMB_X41_Y43_N28
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(29))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(29),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(29),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32_combout\);

-- Location: LCCOMB_X41_Y43_N30
\inst|sdram_controller|Selector121~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector121~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector121~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector121~0_combout\,
	datab => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[29]~32_combout\,
	combout => \inst|sdram_controller|Selector121~1_combout\);

-- Location: DDIOOUTCELL_X0_Y32_N18
\inst|sdram_controller|m_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector121~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(29));

-- Location: DDIOOECELL_X0_Y32_N19
\inst|sdram_controller|oe~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_2_q\);

-- Location: LCCOMB_X43_Y37_N30
\inst|cmd_xbar_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~3_combout\ = (\inst|cpu|M_st_data\(28) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(28),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: FF_X43_Y37_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~3_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(28));

-- Location: FF_X43_Y37_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~3_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(28));

-- Location: LCCOMB_X41_Y37_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(28)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(28),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(28),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33_combout\);

-- Location: LCCOMB_X41_Y37_N18
\inst|sdram_controller|Selector122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector122~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector122~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector122~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[28]~33_combout\,
	combout => \inst|sdram_controller|Selector122~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N25
\inst|sdram_controller|m_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector122~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(28));

-- Location: DDIOOECELL_X0_Y34_N26
\inst|sdram_controller|oe~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_3_q\);

-- Location: LCCOMB_X43_Y43_N4
\inst|cmd_xbar_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~4_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(27),
	combout => \inst|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: FF_X43_Y43_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~4_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(27));

-- Location: LCCOMB_X41_Y43_N8
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(27)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(27),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(27),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34_combout\);

-- Location: FF_X41_Y43_N17
\inst|sdram_controller|m_data[27]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector123~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[27]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y43_N2
\inst|sdram_controller|Selector123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector123~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(27))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(27))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[27]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_data\(27),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[27]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector123~0_combout\);

-- Location: LCCOMB_X41_Y43_N16
\inst|sdram_controller|Selector123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector123~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector123~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_data[1]~0_combout\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[27]~34_combout\,
	datad => \inst|sdram_controller|Selector123~0_combout\,
	combout => \inst|sdram_controller|Selector123~1_combout\);

-- Location: DDIOOUTCELL_X0_Y35_N4
\inst|sdram_controller|m_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector123~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(27));

-- Location: DDIOOECELL_X0_Y35_N5
\inst|sdram_controller|oe~_Duplicate_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_4_q\);

-- Location: FF_X41_Y43_N11
\inst|sdram_controller|m_data[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector124~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[26]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y43_N14
\inst|sdram_controller|Selector124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector124~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(26))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(26))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[26]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_data\(26),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[26]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector124~0_combout\);

-- Location: LCCOMB_X45_Y43_N28
\inst|cmd_xbar_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~5_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(26),
	combout => \inst|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X45_Y43_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~5_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout\);

-- Location: FF_X45_Y43_N23
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(26));

-- Location: LCCOMB_X41_Y43_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(26))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(26),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(26),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35_combout\);

-- Location: LCCOMB_X41_Y43_N10
\inst|sdram_controller|Selector124~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector124~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector124~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_data[1]~0_combout\,
	datac => \inst|sdram_controller|Selector124~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[26]~35_combout\,
	combout => \inst|sdram_controller|Selector124~1_combout\);

-- Location: DDIOOUTCELL_X0_Y35_N11
\inst|sdram_controller|m_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector124~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(26));

-- Location: DDIOOECELL_X0_Y35_N12
\inst|sdram_controller|oe~_Duplicate_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_5_q\);

-- Location: LCCOMB_X45_Y43_N24
\inst|cmd_xbar_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~6_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(25),
	combout => \inst|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: FF_X45_Y43_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~6_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(25));

-- Location: LCCOMB_X45_Y43_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~6_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\);

-- Location: FF_X45_Y43_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(25));

-- Location: LCCOMB_X41_Y39_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(25))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(25),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(25),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36_combout\);

-- Location: FF_X41_Y39_N21
\inst|sdram_controller|active_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(25));

-- Location: LCCOMB_X41_Y39_N6
\inst|sdram_controller|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector125~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(25))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(25)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[25]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[25]~_Duplicate_1_q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|active_data\(25),
	combout => \inst|sdram_controller|Selector125~0_combout\);

-- Location: LCCOMB_X41_Y39_N26
\inst|sdram_controller|Selector125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector125~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector125~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[25]~36_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector125~0_combout\,
	combout => \inst|sdram_controller|Selector125~1_combout\);

-- Location: DDIOOUTCELL_X0_Y35_N18
\inst|sdram_controller|m_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector125~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(25));

-- Location: DDIOOECELL_X0_Y35_N19
\inst|sdram_controller|oe~_Duplicate_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_6_q\);

-- Location: LCCOMB_X45_Y43_N12
\inst|cmd_xbar_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~7_combout\ = (\inst|cpu|M_st_data\(24) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(24),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X45_Y43_N6
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~7_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\);

-- Location: FF_X45_Y43_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(24));

-- Location: LCCOMB_X42_Y43_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(24))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(24),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(24),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37_combout\);

-- Location: LCCOMB_X42_Y43_N24
\inst|sdram_controller|Selector126~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector126~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector126~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector126~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[24]~37_combout\,
	combout => \inst|sdram_controller|Selector126~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N4
\inst|sdram_controller|m_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector126~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(24));

-- Location: DDIOOECELL_X0_Y24_N5
\inst|sdram_controller|oe~_Duplicate_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_7_q\);

-- Location: LCCOMB_X46_Y43_N24
\inst|cmd_xbar_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~8_combout\ = (\inst|cpu|M_st_data\(23) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(23),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: FF_X46_Y43_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~8_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(23));

-- Location: LCCOMB_X42_Y43_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(23)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(23),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(23),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38_combout\);

-- Location: FF_X42_Y43_N27
\inst|sdram_controller|m_data[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector127~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[23]~_Duplicate_1_q\);

-- Location: FF_X42_Y43_N15
\inst|sdram_controller|active_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(23));

-- Location: LCCOMB_X42_Y43_N0
\inst|sdram_controller|Selector127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector127~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(23))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(23)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[23]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_data[23]~_Duplicate_1_q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|active_data\(23),
	combout => \inst|sdram_controller|Selector127~0_combout\);

-- Location: LCCOMB_X42_Y43_N26
\inst|sdram_controller|Selector127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector127~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[23]~38_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector127~0_combout\,
	combout => \inst|sdram_controller|Selector127~1_combout\);

-- Location: DDIOOUTCELL_X0_Y47_N18
\inst|sdram_controller|m_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector127~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(23));

-- Location: DDIOOECELL_X0_Y47_N19
\inst|sdram_controller|oe~_Duplicate_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_8_q\);

-- Location: LCCOMB_X46_Y43_N4
\inst|cmd_xbar_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~9_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(22),
	combout => \inst|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: FF_X46_Y43_N23
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~9_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(22));

-- Location: FF_X46_Y43_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~9_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(22));

-- Location: LCCOMB_X42_Y43_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(22)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(22),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(22),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39_combout\);

-- Location: FF_X42_Y43_N19
\inst|sdram_controller|active_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(22));

-- Location: FF_X42_Y43_N21
\inst|sdram_controller|m_data[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector128~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[22]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y43_N4
\inst|sdram_controller|Selector128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector128~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(22))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(22))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[22]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|active_data\(22),
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[22]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector128~0_combout\);

-- Location: LCCOMB_X42_Y43_N20
\inst|sdram_controller|Selector128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector128~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector128~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[1]~0_combout\,
	datab => \inst|sdram_controller|Selector128~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[22]~39_combout\,
	combout => \inst|sdram_controller|Selector128~1_combout\);

-- Location: DDIOOUTCELL_X0_Y45_N25
\inst|sdram_controller|m_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector128~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(22));

-- Location: DDIOOECELL_X0_Y45_N26
\inst|sdram_controller|oe~_Duplicate_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_9_q\);

-- Location: FF_X42_Y43_N23
\inst|sdram_controller|m_data[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector129~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X46_Y43_N16
\inst|cmd_xbar_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~10_combout\ = (\inst|cpu|M_st_data\(21) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(21),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: FF_X46_Y43_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~10_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(21));

-- Location: LCCOMB_X42_Y43_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(21)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(21),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(21),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40_combout\);

-- Location: FF_X42_Y43_N31
\inst|sdram_controller|active_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(21));

-- Location: LCCOMB_X42_Y43_N16
\inst|sdram_controller|Selector129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector129~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(21))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(21)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[21]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|m_data[21]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|active_data\(21),
	combout => \inst|sdram_controller|Selector129~0_combout\);

-- Location: LCCOMB_X42_Y43_N22
\inst|sdram_controller|Selector129~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector129~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector129~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[21]~40_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector129~0_combout\,
	combout => \inst|sdram_controller|Selector129~1_combout\);

-- Location: DDIOOUTCELL_X0_Y52_N25
\inst|sdram_controller|m_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector129~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(21));

-- Location: DDIOOECELL_X0_Y52_N26
\inst|sdram_controller|oe~_Duplicate_10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_10_q\);

-- Location: LCCOMB_X45_Y37_N16
\inst|cmd_xbar_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~11_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(20),
	combout => \inst|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X45_Y37_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~11_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout\);

-- Location: FF_X45_Y37_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(20));

-- Location: FF_X45_Y37_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~11_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(20));

-- Location: LCCOMB_X41_Y39_N24
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(20)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(20),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(20),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41_combout\);

-- Location: FF_X41_Y39_N29
\inst|sdram_controller|m_data[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector130~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[20]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y39_N2
\inst|sdram_controller|Selector130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector130~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(20))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(20))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[20]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_data\(20),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[20]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector130~0_combout\);

-- Location: LCCOMB_X41_Y39_N28
\inst|sdram_controller|Selector130~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector130~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector130~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[20]~41_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector130~0_combout\,
	combout => \inst|sdram_controller|Selector130~1_combout\);

-- Location: DDIOOUTCELL_X0_Y46_N18
\inst|sdram_controller|m_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector130~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(20));

-- Location: DDIOOECELL_X0_Y46_N19
\inst|sdram_controller|oe~_Duplicate_11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_11_q\);

-- Location: FF_X42_Y41_N17
\inst|sdram_controller|m_data[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector131~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X46_Y43_N12
\inst|cmd_xbar_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~12_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(19),
	combout => \inst|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: FF_X46_Y43_N13
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~12_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(19));

-- Location: LCCOMB_X46_Y43_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~12_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\);

-- Location: FF_X46_Y43_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(19));

-- Location: LCCOMB_X42_Y41_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(19))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(19),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(19),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42_combout\);

-- Location: FF_X42_Y41_N3
\inst|sdram_controller|active_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(19));

-- Location: LCCOMB_X42_Y41_N4
\inst|sdram_controller|Selector131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector131~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(19))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|active_data\(19)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|m_data[19]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_data[19]~_Duplicate_1_q\,
	datac => \inst|sdram_controller|m_state.000000010~q\,
	datad => \inst|sdram_controller|active_data\(19),
	combout => \inst|sdram_controller|Selector131~0_combout\);

-- Location: LCCOMB_X42_Y41_N16
\inst|sdram_controller|Selector131~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector131~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector131~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector131~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[19]~42_combout\,
	combout => \inst|sdram_controller|Selector131~1_combout\);

-- Location: DDIOOUTCELL_X0_Y46_N25
\inst|sdram_controller|m_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector131~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(19));

-- Location: DDIOOECELL_X0_Y46_N26
\inst|sdram_controller|oe~_Duplicate_12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_12_q\);

-- Location: LCCOMB_X43_Y43_N8
\inst|cmd_xbar_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~13_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(18),
	combout => \inst|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: FF_X43_Y43_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~13_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(18));

-- Location: FF_X43_Y43_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~13_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(18));

-- Location: LCCOMB_X40_Y43_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(18))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(18),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(18),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43_combout\);

-- Location: FF_X40_Y43_N3
\inst|sdram_controller|active_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(18));

-- Location: FF_X40_Y43_N17
\inst|sdram_controller|m_data[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector132~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[18]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y43_N4
\inst|sdram_controller|Selector132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector132~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(18))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|active_data\(18))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_data[18]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_data\(18),
	datad => \inst|sdram_controller|m_data[18]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector132~0_combout\);

-- Location: LCCOMB_X40_Y43_N16
\inst|sdram_controller|Selector132~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector132~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector132~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector132~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[18]~43_combout\,
	combout => \inst|sdram_controller|Selector132~1_combout\);

-- Location: DDIOOUTCELL_X0_Y43_N18
\inst|sdram_controller|m_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector132~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(18));

-- Location: DDIOOECELL_X0_Y43_N19
\inst|sdram_controller|oe~_Duplicate_13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_13_q\);

-- Location: LCCOMB_X46_Y43_N8
\inst|cmd_xbar_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~14_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(17),
	combout => \inst|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: FF_X46_Y43_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~14_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(17));

-- Location: FF_X46_Y43_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~14_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(17));

-- Location: LCCOMB_X42_Y43_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(17)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(17),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(17),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44_combout\);

-- Location: FF_X42_Y43_N9
\inst|sdram_controller|m_data[17]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector133~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[17]~_Duplicate_1_q\);

-- Location: FF_X42_Y43_N11
\inst|sdram_controller|active_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(17));

-- Location: LCCOMB_X42_Y43_N28
\inst|sdram_controller|Selector133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector133~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(17))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(17)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[17]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_data[17]~_Duplicate_1_q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|active_data\(17),
	combout => \inst|sdram_controller|Selector133~0_combout\);

-- Location: LCCOMB_X42_Y43_N8
\inst|sdram_controller|Selector133~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector133~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[17]~44_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector133~0_combout\,
	combout => \inst|sdram_controller|Selector133~1_combout\);

-- Location: DDIOOUTCELL_X0_Y48_N11
\inst|sdram_controller|m_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector133~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(17));

-- Location: DDIOOECELL_X0_Y48_N12
\inst|sdram_controller|oe~_Duplicate_14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_14_q\);

-- Location: LCCOMB_X43_Y43_N12
\inst|cmd_xbar_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~15_combout\ = (\inst|cpu|M_st_data\(16) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(16),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X43_Y43_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~15_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout\);

-- Location: FF_X43_Y43_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(16));

-- Location: FF_X43_Y43_N13
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~15_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(16));

-- Location: LCCOMB_X40_Y43_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(16)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(16),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(16),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45_combout\);

-- Location: FF_X40_Y43_N31
\inst|sdram_controller|active_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(16));

-- Location: FF_X40_Y43_N27
\inst|sdram_controller|m_data[16]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector134~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[16]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y43_N8
\inst|sdram_controller|Selector134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector134~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(16))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|active_data\(16))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_data[16]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_data\(16),
	datad => \inst|sdram_controller|m_data[16]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector134~0_combout\);

-- Location: LCCOMB_X40_Y43_N26
\inst|sdram_controller|Selector134~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector134~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector134~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector134~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[16]~45_combout\,
	combout => \inst|sdram_controller|Selector134~1_combout\);

-- Location: DDIOOUTCELL_X0_Y45_N18
\inst|sdram_controller|m_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector134~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(16));

-- Location: DDIOOECELL_X0_Y45_N19
\inst|sdram_controller|oe~_Duplicate_15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_15_q\);

-- Location: LCCOMB_X41_Y41_N0
\inst|cmd_xbar_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~16_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(15),
	combout => \inst|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X41_Y41_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~16_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout\);

-- Location: FF_X41_Y41_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(15));

-- Location: FF_X41_Y41_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~16_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(15));

-- Location: LCCOMB_X40_Y43_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(15)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(15),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(15),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46_combout\);

-- Location: FF_X40_Y43_N11
\inst|sdram_controller|active_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(15));

-- Location: FF_X40_Y43_N13
\inst|sdram_controller|m_data[15]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector135~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[15]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y43_N20
\inst|sdram_controller|Selector135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector135~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(15))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|active_data\(15))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_data[15]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_data\(15),
	datad => \inst|sdram_controller|m_data[15]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector135~0_combout\);

-- Location: LCCOMB_X40_Y43_N12
\inst|sdram_controller|Selector135~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector135~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector135~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector135~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[15]~46_combout\,
	combout => \inst|sdram_controller|Selector135~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N25
\inst|sdram_controller|m_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector135~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(15));

-- Location: DDIOOECELL_X0_Y24_N26
\inst|sdram_controller|oe~_Duplicate_16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_16_q\);

-- Location: FF_X40_Y43_N15
\inst|sdram_controller|m_data[14]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector136~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[14]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y41_N4
\inst|cmd_xbar_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~17_combout\ = (\inst|cpu|M_st_data\(14) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_st_data\(14),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: FF_X41_Y41_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~17_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(14));

-- Location: FF_X41_Y41_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~17_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(14));

-- Location: LCCOMB_X40_Y43_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(14))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(14),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(14),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47_combout\);

-- Location: FF_X40_Y43_N23
\inst|sdram_controller|active_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(14));

-- Location: LCCOMB_X40_Y43_N0
\inst|sdram_controller|Selector136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector136~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(14))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|active_data\(14)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|m_data[14]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_data[14]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|active_data\(14),
	combout => \inst|sdram_controller|Selector136~0_combout\);

-- Location: LCCOMB_X40_Y43_N14
\inst|sdram_controller|Selector136~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector136~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector136~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[14]~47_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector136~0_combout\,
	combout => \inst|sdram_controller|Selector136~1_combout\);

-- Location: DDIOOUTCELL_X0_Y21_N25
\inst|sdram_controller|m_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector136~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(14));

-- Location: DDIOOECELL_X0_Y21_N26
\inst|sdram_controller|oe~_Duplicate_17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_17_q\);

-- Location: LCCOMB_X45_Y43_N16
\inst|cmd_xbar_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~18_combout\ = (\inst|cpu|M_st_data\(13) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(13),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X45_Y43_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~18_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout\);

-- Location: FF_X45_Y43_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(13));

-- Location: FF_X45_Y43_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~18_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(13));

-- Location: LCCOMB_X40_Y43_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(13)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(13),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(13),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48_combout\);

-- Location: FF_X40_Y43_N19
\inst|sdram_controller|active_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(13));

-- Location: FF_X40_Y43_N25
\inst|sdram_controller|m_data[13]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector137~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[13]~_Duplicate_1_q\);

-- Location: LCCOMB_X40_Y43_N28
\inst|sdram_controller|Selector137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector137~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(13))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|active_data\(13))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_data[13]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_data\(13),
	datad => \inst|sdram_controller|m_data[13]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector137~0_combout\);

-- Location: LCCOMB_X40_Y43_N24
\inst|sdram_controller|Selector137~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector137~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector137~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector137~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[13]~48_combout\,
	combout => \inst|sdram_controller|Selector137~1_combout\);

-- Location: DDIOOUTCELL_X0_Y23_N18
\inst|sdram_controller|m_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector137~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(13));

-- Location: DDIOOECELL_X0_Y23_N19
\inst|sdram_controller|oe~_Duplicate_18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_18_q\);

-- Location: LCCOMB_X41_Y41_N24
\inst|cmd_xbar_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~19_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(12),
	combout => \inst|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: FF_X41_Y41_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~19_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(12));

-- Location: LCCOMB_X41_Y41_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[12]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~19_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[12]~feeder_combout\);

-- Location: FF_X41_Y41_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[12]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(12));

-- Location: LCCOMB_X41_Y37_N0
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(12))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(12),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(12),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49_combout\);

-- Location: LCCOMB_X41_Y37_N12
\inst|sdram_controller|Selector138~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector138~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector138~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector138~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[12]~49_combout\,
	combout => \inst|sdram_controller|Selector138~1_combout\);

-- Location: DDIOOUTCELL_X0_Y27_N18
\inst|sdram_controller|m_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector138~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(12));

-- Location: DDIOOECELL_X0_Y27_N19
\inst|sdram_controller|oe~_Duplicate_19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_19_q\);

-- Location: LCCOMB_X41_Y41_N28
\inst|cmd_xbar_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~20_combout\ = (\inst|cpu|M_st_data\(11) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(11),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: FF_X41_Y41_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~20_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(11));

-- Location: LCCOMB_X41_Y41_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~20_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout\);

-- Location: FF_X41_Y41_N15
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(11));

-- Location: LCCOMB_X41_Y37_N28
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(11))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(11),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(11),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50_combout\);

-- Location: FF_X41_Y37_N29
\inst|sdram_controller|active_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(11));

-- Location: LCCOMB_X41_Y37_N14
\inst|sdram_controller|Selector139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector139~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(11))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|active_data\(11)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|m_data[11]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[11]~_Duplicate_1_q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|active_data\(11),
	datad => \inst|sdram_controller|m_state.000000010~q\,
	combout => \inst|sdram_controller|Selector139~0_combout\);

-- Location: LCCOMB_X41_Y37_N22
\inst|sdram_controller|Selector139~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector139~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector139~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[11]~50_combout\,
	combout => \inst|sdram_controller|Selector139~1_combout\);

-- Location: DDIOOUTCELL_X0_Y19_N11
\inst|sdram_controller|m_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector139~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(11));

-- Location: DDIOOECELL_X0_Y19_N12
\inst|sdram_controller|oe~_Duplicate_20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_20_q\);

-- Location: LCCOMB_X41_Y41_N16
\inst|cmd_xbar_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~21_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(10),
	combout => \inst|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X41_Y41_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[10]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~21_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[10]~feeder_combout\);

-- Location: FF_X41_Y41_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[10]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(10));

-- Location: FF_X41_Y41_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~21_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(10));

-- Location: LCCOMB_X41_Y37_N8
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(10)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(10),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(10),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51_combout\);

-- Location: FF_X41_Y37_N9
\inst|sdram_controller|active_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(10));

-- Location: FF_X41_Y37_N17
\inst|sdram_controller|m_data[10]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector140~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[10]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y37_N2
\inst|sdram_controller|Selector140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector140~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(10))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(10))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[10]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|active_data\(10),
	datad => \inst|sdram_controller|m_data[10]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector140~0_combout\);

-- Location: LCCOMB_X41_Y37_N16
\inst|sdram_controller|Selector140~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector140~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector140~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector140~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[10]~51_combout\,
	combout => \inst|sdram_controller|Selector140~1_combout\);

-- Location: DDIOOUTCELL_X0_Y27_N25
\inst|sdram_controller|m_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector140~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(10));

-- Location: DDIOOECELL_X0_Y27_N26
\inst|sdram_controller|oe~_Duplicate_21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_21_q\);

-- Location: LCCOMB_X42_Y39_N12
\inst|cmd_xbar_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~22_combout\ = (\inst|cpu|M_st_data\(9) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(9),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X42_Y39_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~22_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout\);

-- Location: FF_X42_Y39_N15
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(9));

-- Location: FF_X42_Y39_N13
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~22_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(9));

-- Location: LCCOMB_X41_Y37_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(9)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(9),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(9),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52_combout\);

-- Location: FF_X41_Y37_N5
\inst|sdram_controller|active_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(9));

-- Location: LCCOMB_X41_Y37_N6
\inst|sdram_controller|Selector141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector141~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(9))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|active_data\(9)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|m_data[9]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[9]~_Duplicate_1_q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|active_data\(9),
	datad => \inst|sdram_controller|m_state.000000010~q\,
	combout => \inst|sdram_controller|Selector141~0_combout\);

-- Location: LCCOMB_X41_Y37_N10
\inst|sdram_controller|Selector141~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector141~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector141~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[9]~52_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector141~0_combout\,
	combout => \inst|sdram_controller|Selector141~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N11
\inst|sdram_controller|m_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector141~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(9));

-- Location: DDIOOECELL_X0_Y24_N12
\inst|sdram_controller|oe~_Duplicate_22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_22_q\);

-- Location: LCCOMB_X41_Y41_N20
\inst|cmd_xbar_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~23_combout\ = (\inst|cpu|M_st_data\(8) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_st_data\(8),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X41_Y41_N6
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~23_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout\);

-- Location: FF_X41_Y41_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(8));

-- Location: FF_X41_Y41_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~23_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(8));

-- Location: LCCOMB_X41_Y38_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(8)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(8),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(8),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53_combout\);

-- Location: FF_X41_Y38_N27
\inst|sdram_controller|active_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(8));

-- Location: FF_X36_Y40_N13
\inst|sdram_controller|m_data[8]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector142~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[8]~_Duplicate_1_q\);

-- Location: LCCOMB_X36_Y40_N0
\inst|sdram_controller|Selector142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector142~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(8))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|active_data\(8))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_data[8]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_data\(8),
	datad => \inst|sdram_controller|m_data[8]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector142~0_combout\);

-- Location: LCCOMB_X36_Y40_N12
\inst|sdram_controller|Selector142~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector142~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector142~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[8]~53_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector142~0_combout\,
	combout => \inst|sdram_controller|Selector142~1_combout\);

-- Location: DDIOOUTCELL_X0_Y24_N18
\inst|sdram_controller|m_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector142~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(8));

-- Location: DDIOOECELL_X0_Y24_N19
\inst|sdram_controller|oe~_Duplicate_23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_23_q\);

-- Location: LCCOMB_X48_Y44_N8
\inst|cmd_xbar_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~24_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(7),
	combout => \inst|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: FF_X40_Y40_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~24_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(7));

-- Location: LCCOMB_X40_Y40_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(7))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(7),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(7),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54_combout\);

-- Location: FF_X36_Y40_N31
\inst|sdram_controller|m_data[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector143~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[7]~_Duplicate_1_q\);

-- Location: FF_X40_Y40_N21
\inst|sdram_controller|active_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(7));

-- Location: LCCOMB_X36_Y40_N2
\inst|sdram_controller|Selector143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector143~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(7))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|active_data\(7)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|m_data[7]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_data[7]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|active_data\(7),
	combout => \inst|sdram_controller|Selector143~0_combout\);

-- Location: LCCOMB_X36_Y40_N30
\inst|sdram_controller|Selector143~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector143~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector143~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[7]~54_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector143~0_combout\,
	combout => \inst|sdram_controller|Selector143~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N11
\inst|sdram_controller|m_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector143~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(7));

-- Location: DDIOOECELL_X0_Y34_N12
\inst|sdram_controller|oe~_Duplicate_24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_24_q\);

-- Location: LCCOMB_X48_Y44_N2
\inst|cmd_xbar_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~25_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(6),
	combout => \inst|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: FF_X42_Y39_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~25_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(6));

-- Location: LCCOMB_X41_Y39_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(6))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(6),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(6),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55_combout\);

-- Location: FF_X41_Y39_N5
\inst|sdram_controller|active_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(6));

-- Location: LCCOMB_X41_Y39_N14
\inst|sdram_controller|Selector144~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector144~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_data\(6))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- ((\inst|sdram_controller|active_data\(6)))) # (!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|m_data[6]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[6]~_Duplicate_1_q\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|active_data\(6),
	combout => \inst|sdram_controller|Selector144~0_combout\);

-- Location: LCCOMB_X41_Y39_N30
\inst|sdram_controller|Selector144~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector144~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector144~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_data[1]~0_combout\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[6]~55_combout\,
	datac => \inst|sdram_controller|Selector144~0_combout\,
	combout => \inst|sdram_controller|Selector144~1_combout\);

-- Location: DDIOOUTCELL_X0_Y28_N25
\inst|sdram_controller|m_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector144~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(6));

-- Location: DDIOOECELL_X0_Y28_N26
\inst|sdram_controller|oe~_Duplicate_25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_25_q\);

-- Location: LCCOMB_X42_Y39_N26
\inst|cmd_xbar_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~26_combout\ = (\inst|cpu|M_st_data\(5) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_st_data\(5),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: FF_X42_Y39_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~26_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(5));

-- Location: FF_X42_Y39_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~26_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(5));

-- Location: LCCOMB_X41_Y39_N8
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(5))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(5),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(5),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56_combout\);

-- Location: FF_X41_Y39_N17
\inst|sdram_controller|m_data[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector145~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[5]~_Duplicate_1_q\);

-- Location: LCCOMB_X41_Y39_N10
\inst|sdram_controller|Selector145~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector145~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(5))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(5))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[5]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_data\(5),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[5]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector145~0_combout\);

-- Location: LCCOMB_X41_Y39_N16
\inst|sdram_controller|Selector145~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector145~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector145~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[5]~56_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector145~0_combout\,
	combout => \inst|sdram_controller|Selector145~1_combout\);

-- Location: DDIOOUTCELL_X0_Y28_N18
\inst|sdram_controller|m_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector145~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(5));

-- Location: DDIOOECELL_X0_Y28_N19
\inst|sdram_controller|oe~_Duplicate_26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_26_q\);

-- Location: LCCOMB_X48_Y44_N20
\inst|cmd_xbar_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~27_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(4),
	combout => \inst|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: FF_X48_Y44_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~27_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(4));

-- Location: LCCOMB_X45_Y37_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~27_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout\);

-- Location: FF_X45_Y37_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(4));

-- Location: LCCOMB_X41_Y39_N12
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(4))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(4),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(4),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57_combout\);

-- Location: LCCOMB_X41_Y39_N18
\inst|sdram_controller|Selector146~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector146~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector146~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector146~0_combout\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[4]~57_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	combout => \inst|sdram_controller|Selector146~1_combout\);

-- Location: DDIOOUTCELL_X0_Y29_N25
\inst|sdram_controller|m_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector146~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(4));

-- Location: DDIOOECELL_X0_Y29_N26
\inst|sdram_controller|oe~_Duplicate_27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_27_q\);

-- Location: FF_X42_Y41_N27
\inst|sdram_controller|m_data[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector147~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[3]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y41_N0
\inst|sdram_controller|Selector147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector147~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(3))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(3))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[3]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_data\(3),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|m_data[3]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector147~0_combout\);

-- Location: LCCOMB_X43_Y37_N10
\inst|cmd_xbar_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~28_combout\ = (\inst|cpu|M_st_data\(3) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_st_data\(3),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: FF_X43_Y37_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~28_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(3));

-- Location: LCCOMB_X42_Y41_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(3)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(3),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(3),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58_combout\);

-- Location: LCCOMB_X42_Y41_N26
\inst|sdram_controller|Selector147~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector147~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector147~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector147~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[3]~58_combout\,
	combout => \inst|sdram_controller|Selector147~1_combout\);

-- Location: DDIOOUTCELL_X0_Y25_N18
\inst|sdram_controller|m_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector147~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(3));

-- Location: DDIOOECELL_X0_Y25_N19
\inst|sdram_controller|oe~_Duplicate_28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_28_q\);

-- Location: LCCOMB_X41_Y41_N8
\inst|cmd_xbar_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~29_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|M_st_data\(2),
	combout => \inst|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: FF_X41_Y41_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~29_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(2));

-- Location: FF_X41_Y41_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_payload~29_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(2));

-- Location: LCCOMB_X42_Y41_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(2))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(2),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(2),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59_combout\);

-- Location: FF_X42_Y41_N21
\inst|sdram_controller|m_data[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector148~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[2]~_Duplicate_1_q\);

-- Location: FF_X42_Y41_N11
\inst|sdram_controller|active_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(2));

-- Location: LCCOMB_X42_Y41_N12
\inst|sdram_controller|Selector148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector148~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (((\inst|sdram_controller|active_data\(2))))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|active_data\(2)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|m_data[2]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|m_data[2]~_Duplicate_1_q\,
	datac => \inst|sdram_controller|m_state.000000010~q\,
	datad => \inst|sdram_controller|active_data\(2),
	combout => \inst|sdram_controller|Selector148~0_combout\);

-- Location: LCCOMB_X42_Y41_N20
\inst|sdram_controller|Selector148~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector148~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59_combout\)) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- ((\inst|sdram_controller|Selector148~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[2]~59_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|Selector148~0_combout\,
	combout => \inst|sdram_controller|Selector148~1_combout\);

-- Location: DDIOOUTCELL_X0_Y29_N18
\inst|sdram_controller|m_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector148~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(2));

-- Location: DDIOOECELL_X0_Y29_N19
\inst|sdram_controller|oe~_Duplicate_29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_29_q\);

-- Location: LCCOMB_X43_Y43_N24
\inst|cmd_xbar_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~30_combout\ = (\inst|cpu|M_st_data\(1) & \inst|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|cpu|M_st_data\(1),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCCOMB_X43_Y43_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~30_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout\);

-- Location: FF_X43_Y43_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(1));

-- Location: FF_X43_Y43_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~30_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(1));

-- Location: LCCOMB_X42_Y41_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(1)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(1),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(1),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60_combout\);

-- Location: FF_X42_Y41_N15
\inst|sdram_controller|active_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(1));

-- Location: FF_X42_Y41_N23
\inst|sdram_controller|m_data[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector149~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[1]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y41_N8
\inst|sdram_controller|Selector149~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector149~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_data\(1))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_state.000010000~q\ & 
-- (\inst|sdram_controller|active_data\(1))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_data[1]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|active_data\(1),
	datac => \inst|sdram_controller|m_data[1]~_Duplicate_1_q\,
	datad => \inst|sdram_controller|m_state.000010000~q\,
	combout => \inst|sdram_controller|Selector149~0_combout\);

-- Location: LCCOMB_X42_Y41_N22
\inst|sdram_controller|Selector149~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector149~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector149~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector149~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[1]~60_combout\,
	combout => \inst|sdram_controller|Selector149~1_combout\);

-- Location: DDIOOUTCELL_X0_Y26_N18
\inst|sdram_controller|m_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector149~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(1));

-- Location: DDIOOECELL_X0_Y26_N19
\inst|sdram_controller|oe~_Duplicate_30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_30_q\);

-- Location: LCCOMB_X43_Y43_N20
\inst|cmd_xbar_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_payload~31_combout\ = (\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_st_data\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|M_st_data\(0),
	combout => \inst|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X43_Y43_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[0]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_payload~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_payload~31_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[0]~feeder_combout\);

-- Location: FF_X43_Y43_N15
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[0]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(0));

-- Location: FF_X43_Y43_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_payload~31_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(0));

-- Location: LCCOMB_X42_Y41_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(0)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(0),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(0),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61_combout\);

-- Location: FF_X42_Y41_N19
\inst|sdram_controller|active_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_data\(0));

-- Location: FF_X42_Y41_N25
\inst|sdram_controller|m_data[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector150~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data[0]~_Duplicate_1_q\);

-- Location: LCCOMB_X42_Y41_N28
\inst|sdram_controller|Selector150~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector150~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|active_data\(0))) # (!\inst|sdram_controller|m_state.000010000~q\ & ((\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|active_data\(0))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|m_data[0]~_Duplicate_1_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000010000~q\,
	datab => \inst|sdram_controller|active_data\(0),
	datac => \inst|sdram_controller|m_state.000000010~q\,
	datad => \inst|sdram_controller|m_data[0]~_Duplicate_1_q\,
	combout => \inst|sdram_controller|Selector150~0_combout\);

-- Location: LCCOMB_X42_Y41_N24
\inst|sdram_controller|Selector150~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector150~1_combout\ = (\inst|sdram_controller|m_data[1]~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61_combout\))) # (!\inst|sdram_controller|m_data[1]~0_combout\ & 
-- (\inst|sdram_controller|Selector150~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|Selector150~0_combout\,
	datac => \inst|sdram_controller|m_data[1]~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[0]~61_combout\,
	combout => \inst|sdram_controller|Selector150~1_combout\);

-- Location: DDIOOUTCELL_X0_Y13_N4
\inst|sdram_controller|m_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector150~1_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_data\(0));

-- Location: DDIOOECELL_X0_Y13_N5
\inst|sdram_controller|oe~_Duplicate_31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|ALT_INV_m_state.000010000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|oe~_Duplicate_31_q\);

-- Location: DDIOOUTCELL_X0_Y14_N4
\inst|sdram_controller|m_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_Selector21~1_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd\(1));

-- Location: LCCOMB_X36_Y39_N16
\inst|sdram_controller|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector19~2_combout\ = (\inst|sdram_controller|m_state.000000100~q\ & (((!\inst|sdram_controller|refresh_request~q\ & \inst|sdram_controller|m_state.001000000~q\)) # (!\inst|sdram_controller|m_next.010000000~q\))) # 
-- (!\inst|sdram_controller|m_state.000000100~q\ & (((!\inst|sdram_controller|refresh_request~q\ & \inst|sdram_controller|m_state.001000000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000100~q\,
	datab => \inst|sdram_controller|m_next.010000000~q\,
	datac => \inst|sdram_controller|refresh_request~q\,
	datad => \inst|sdram_controller|m_state.001000000~q\,
	combout => \inst|sdram_controller|Selector19~2_combout\);

-- Location: LCCOMB_X36_Y38_N20
\inst|sdram_controller|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector0~0_combout\ = (\inst|sdram_controller|i_state.000~q\ & ((\inst|sdram_controller|i_cmd\(3)) # (!\inst|sdram_controller|i_state.101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|i_state.101~q\,
	datac => \inst|sdram_controller|i_cmd\(3),
	datad => \inst|sdram_controller|i_state.000~q\,
	combout => \inst|sdram_controller|Selector0~0_combout\);

-- Location: FF_X36_Y38_N21
\inst|sdram_controller|i_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector0~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_cmd\(3));

-- Location: LCCOMB_X36_Y39_N10
\inst|sdram_controller|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector19~0_combout\ = (!\inst|sdram_controller|m_state.000000001~q\ & ((\inst|sdram_controller|init_done~q\ & (!\inst|sdram_controller|refresh_request~q\)) # (!\inst|sdram_controller|init_done~q\ & 
-- ((!\inst|sdram_controller|i_cmd\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|refresh_request~q\,
	datab => \inst|sdram_controller|init_done~q\,
	datac => \inst|sdram_controller|m_state.000000001~q\,
	datad => \inst|sdram_controller|i_cmd\(3),
	combout => \inst|sdram_controller|Selector19~0_combout\);

-- Location: LCCOMB_X36_Y39_N2
\inst|sdram_controller|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector19~3_combout\ = (!\inst|sdram_controller|Selector19~0_combout\ & (((!\inst|sdram_controller|Selector19~1_combout\ & !\inst|sdram_controller|Selector19~2_combout\)) # (!\inst|sdram_controller|active_cs_n~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector19~1_combout\,
	datab => \inst|sdram_controller|Selector19~2_combout\,
	datac => \inst|sdram_controller|active_cs_n~q\,
	datad => \inst|sdram_controller|Selector19~0_combout\,
	combout => \inst|sdram_controller|Selector19~3_combout\);

-- Location: DDIOOUTCELL_X0_Y33_N25
\inst|sdram_controller|m_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_Selector19~3_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd\(3));

-- Location: DDIOOUTCELL_X0_Y25_N25
\inst|sdram_controller|m_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_Selector20~0_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd\(2));

-- Location: DDIOOUTCELL_X0_Y16_N25
\inst|sdram_controller|m_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|ALT_INV_Selector22~1_combout\,
	asdata => VCC,
	aload => \inst|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_cmd\(0));

-- Location: CLKCTRL_PLL1E0
\inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "double register")
-- pragma translate_on
PORT MAP (
	inclk => \inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|pll|sd1|wire_pll7_clk[2]~clkctrl_e_SDRAM_CLK_outclk\);

-- Location: LCCOMB_X48_Y44_N16
\inst|led_out|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|data_out[7]~feeder_combout\ = \inst|cpu|M_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(7),
	combout => \inst|led_out|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X46_Y37_N24
\inst|led_out|always0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|always0~1_combout\ = (!\inst|led_out_s1_translator|wait_latency_counter\(0) & (!\inst|cpu|M_alu_result\(3) & (!\inst|cpu|M_alu_result\(2) & !\inst|led_out_s1_translator|wait_latency_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|led_out_s1_translator|wait_latency_counter\(0),
	datab => \inst|cpu|M_alu_result\(3),
	datac => \inst|cpu|M_alu_result\(2),
	datad => \inst|led_out_s1_translator|wait_latency_counter\(1),
	combout => \inst|led_out|always0~1_combout\);

-- Location: LCCOMB_X46_Y37_N18
\inst|led_out|always0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|always0~2_combout\ = (\inst|cpu|M_alu_result\(4) & (\inst|led_out|always0~1_combout\ & (\inst|addr_router_001|Equal2~2_combout\ & \inst|led_out|always0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(4),
	datab => \inst|led_out|always0~1_combout\,
	datac => \inst|addr_router_001|Equal2~2_combout\,
	datad => \inst|led_out|always0~0_combout\,
	combout => \inst|led_out|always0~2_combout\);

-- Location: FF_X48_Y44_N17
\inst|led_out|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|data_out[7]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(7));

-- Location: FF_X48_Y44_N11
\inst|led_out|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_st_data\(6),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(6));

-- Location: FF_X48_Y44_N13
\inst|led_out|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_st_data\(5),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(5));

-- Location: FF_X48_Y44_N23
\inst|led_out|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cpu|M_st_data\(4),
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(4));

-- Location: LCCOMB_X48_Y44_N0
\inst|led_out|data_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|data_out[3]~feeder_combout\ = \inst|cpu|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(3),
	combout => \inst|led_out|data_out[3]~feeder_combout\);

-- Location: FF_X48_Y44_N1
\inst|led_out|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|data_out[3]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(3));

-- Location: LCCOMB_X48_Y44_N18
\inst|led_out|data_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|data_out[2]~feeder_combout\ = \inst|cpu|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(2),
	combout => \inst|led_out|data_out[2]~feeder_combout\);

-- Location: FF_X48_Y44_N19
\inst|led_out|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|data_out[2]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(2));

-- Location: LCCOMB_X48_Y44_N28
\inst|led_out|data_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|data_out[1]~feeder_combout\ = \inst|cpu|M_st_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(1),
	combout => \inst|led_out|data_out[1]~feeder_combout\);

-- Location: FF_X48_Y44_N29
\inst|led_out|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|data_out[1]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(1));

-- Location: LCCOMB_X48_Y44_N14
\inst|led_out|data_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|led_out|data_out[0]~feeder_combout\ = \inst|cpu|M_st_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cpu|M_st_data\(0),
	combout => \inst|led_out|data_out[0]~feeder_combout\);

-- Location: FF_X48_Y44_N15
\inst|led_out|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|led_out|data_out[0]~feeder_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|led_out|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|led_out|data_out\(0));

-- Location: FF_X42_Y37_N21
\inst|sdram_controller|i_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_controller|i_state.111~q\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|i_addr\(12));

-- Location: LCCOMB_X42_Y37_N20
\inst|sdram_controller|Selector104~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector104~2_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_addr\(23))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((!\inst|sdram_controller|i_addr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datab => \inst|sdram_controller|active_addr\(23),
	datac => \inst|sdram_controller|i_addr\(12),
	combout => \inst|sdram_controller|Selector104~2_combout\);

-- Location: LCCOMB_X42_Y37_N26
\inst|sdram_controller|Selector104~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector104~3_combout\ = (\inst|sdram_controller|m_state.001000000~q\) # ((!\inst|sdram_controller|m_state.000001000~q\ & (!\inst|sdram_controller|m_state.000010000~q\ & \inst|sdram_controller|Selector104~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.001000000~q\,
	datab => \inst|sdram_controller|m_state.000001000~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|Selector104~2_combout\,
	combout => \inst|sdram_controller|Selector104~3_combout\);

-- Location: LCCOMB_X39_Y39_N8
\inst|sdram_controller|m_addr[12]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|m_addr[12]~0_combout\ = (!\inst|sdram_controller|Selector41~4_combout\ & (\inst|sdram_controller|Selector38~2_combout\ & (!\inst|sdram_controller|m_state.100000000~q\ & !\inst|sdram_controller|m_state.010000000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector41~4_combout\,
	datab => \inst|sdram_controller|Selector38~2_combout\,
	datac => \inst|sdram_controller|m_state.100000000~q\,
	datad => \inst|sdram_controller|m_state.010000000~q\,
	combout => \inst|sdram_controller|m_addr[12]~0_combout\);

-- Location: DDIOOUTCELL_X0_Y11_N25
\inst|sdram_controller|m_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector104~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(12));

-- Location: LCCOMB_X42_Y37_N30
\inst|sdram_controller|Selector105~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector105~2_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|active_addr\(22)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (!\inst|sdram_controller|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|i_addr\(12),
	datad => \inst|sdram_controller|active_addr\(22),
	combout => \inst|sdram_controller|Selector105~2_combout\);

-- Location: LCCOMB_X42_Y37_N4
\inst|sdram_controller|Selector105~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector105~3_combout\ = (\inst|sdram_controller|m_state.001000000~q\) # ((!\inst|sdram_controller|m_state.000010000~q\ & (\inst|sdram_controller|Selector105~2_combout\ & !\inst|sdram_controller|m_state.000001000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.001000000~q\,
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|Selector105~2_combout\,
	datad => \inst|sdram_controller|m_state.000001000~q\,
	combout => \inst|sdram_controller|Selector105~3_combout\);

-- Location: DDIOOUTCELL_X0_Y10_N25
\inst|sdram_controller|m_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector105~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(11));

-- Location: LCCOMB_X42_Y37_N16
\inst|sdram_controller|Selector106~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector106~2_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|active_addr\(21)))) # (!\inst|sdram_controller|m_state.000000010~q\ & (!\inst|sdram_controller|i_addr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|i_addr\(12),
	datad => \inst|sdram_controller|active_addr\(21),
	combout => \inst|sdram_controller|Selector106~2_combout\);

-- Location: LCCOMB_X42_Y37_N6
\inst|sdram_controller|Selector106~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector106~3_combout\ = (\inst|sdram_controller|m_state.001000000~q\) # ((!\inst|sdram_controller|m_state.000001000~q\ & (!\inst|sdram_controller|m_state.000010000~q\ & \inst|sdram_controller|Selector106~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_state.001000000~q\,
	datab => \inst|sdram_controller|m_state.000001000~q\,
	datac => \inst|sdram_controller|m_state.000010000~q\,
	datad => \inst|sdram_controller|Selector106~2_combout\,
	combout => \inst|sdram_controller|Selector106~3_combout\);

-- Location: DDIOOUTCELL_X0_Y32_N25
\inst|sdram_controller|m_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector106~3_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(10));

-- Location: FF_X42_Y37_N23
\inst|sdram_controller|active_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[56]~13_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(20));

-- Location: LCCOMB_X42_Y39_N18
\inst|cmd_xbar_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(47) = (\inst|cpu|M_alu_result\(11) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cpu|ic_fill_line\(6) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cpu|M_alu_result\(11) & (((\inst|cpu|ic_fill_line\(6) & 
-- \inst|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(11),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|ic_fill_line\(6),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(47));

-- Location: FF_X42_Y39_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(47),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(45));

-- Location: LCCOMB_X41_Y39_N0
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(45)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(45)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(45),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(45),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16_combout\);

-- Location: LCCOMB_X39_Y40_N26
\inst|sdram_controller|m_addr[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|m_addr[7]~1_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (((\inst|sdram_controller|m_state.000000010~q\)))) # (!\inst|sdram_controller|WideOr9~0_combout\ & (!\inst|sdram_controller|pending~combout\ & 
-- ((\inst|sdram_controller|f_pop~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|WideOr9~0_combout\,
	datad => \inst|sdram_controller|f_pop~q\,
	combout => \inst|sdram_controller|m_addr[7]~1_combout\);

-- Location: FF_X41_Y39_N1
\inst|sdram_controller|active_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(9));

-- Location: LCCOMB_X41_Y40_N24
\inst|sdram_controller|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector107~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (!\inst|sdram_controller|i_addr\(12) & (!\inst|sdram_controller|m_addr[7]~1_combout\))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- (((\inst|sdram_controller|m_addr[7]~1_combout\) # (\inst|sdram_controller|active_addr\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|i_addr\(12),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(9),
	combout => \inst|sdram_controller|Selector107~0_combout\);

-- Location: LCCOMB_X41_Y40_N18
\inst|sdram_controller|Selector107~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector107~1_combout\ = (\inst|sdram_controller|m_addr[7]~1_combout\ & ((\inst|sdram_controller|Selector107~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16_combout\))) # 
-- (!\inst|sdram_controller|Selector107~0_combout\ & (\inst|sdram_controller|active_addr\(20))))) # (!\inst|sdram_controller|m_addr[7]~1_combout\ & (((\inst|sdram_controller|Selector107~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_addr[7]~1_combout\,
	datab => \inst|sdram_controller|active_addr\(20),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[45]~16_combout\,
	datad => \inst|sdram_controller|Selector107~0_combout\,
	combout => \inst|sdram_controller|Selector107~1_combout\);

-- Location: DDIOOUTCELL_X0_Y13_N11
\inst|sdram_controller|m_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector107~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(9));

-- Location: LCCOMB_X43_Y40_N16
\inst|cmd_xbar_mux_001|src_data[57]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(57) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_tag\(9)) # ((\inst|cpu|M_alu_result\(21) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst|cpu|M_alu_result\(21) & (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cpu|M_alu_result\(21),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cpu|ic_fill_tag\(9),
	combout => \inst|cmd_xbar_mux_001|src_data\(57));

-- Location: LCCOMB_X43_Y40_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[55]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(57)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(57),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout\);

-- Location: FF_X43_Y40_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(55));

-- Location: LCCOMB_X42_Y37_N10
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(55))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(55),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(55),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\);

-- Location: FF_X42_Y37_N11
\inst|sdram_controller|active_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[55]~10_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(19));

-- Location: LCCOMB_X42_Y39_N22
\inst|cmd_xbar_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(46) = (\inst|cpu|M_alu_result\(10) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_line\(5))))) # (!\inst|cpu|M_alu_result\(10) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|cpu|ic_fill_line\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|M_alu_result\(10),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|ic_fill_line\(5),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(46));

-- Location: FF_X42_Y39_N23
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(46),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(44));

-- Location: FF_X42_Y39_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(46),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(44));

-- Location: LCCOMB_X41_Y40_N12
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(44))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(44),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(44),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17_combout\);

-- Location: LCCOMB_X41_Y40_N8
\inst|sdram_controller|Selector108~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector108~1_combout\ = (\inst|sdram_controller|Selector108~0_combout\ & (((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17_combout\) # (!\inst|sdram_controller|m_addr[7]~1_combout\)))) # 
-- (!\inst|sdram_controller|Selector108~0_combout\ & (\inst|sdram_controller|active_addr\(19) & ((\inst|sdram_controller|m_addr[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector108~0_combout\,
	datab => \inst|sdram_controller|active_addr\(19),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[44]~17_combout\,
	datad => \inst|sdram_controller|m_addr[7]~1_combout\,
	combout => \inst|sdram_controller|Selector108~1_combout\);

-- Location: DDIOOUTCELL_X0_Y12_N18
\inst|sdram_controller|m_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector108~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(8));

-- Location: LCCOMB_X45_Y40_N16
\inst|cmd_xbar_mux_001|src_data[56]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(56) = (\inst|cpu|ic_fill_tag\(8) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(20) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_tag\(8) & (\inst|cpu|M_alu_result\(20) & 
-- ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_tag\(8),
	datab => \inst|cpu|M_alu_result\(20),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(56));

-- Location: FF_X45_Y40_N17
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(56),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(54));

-- Location: LCCOMB_X42_Y37_N0
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(54)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(54)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(54),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(54),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\);

-- Location: FF_X42_Y37_N1
\inst|sdram_controller|active_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[54]~11_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(18));

-- Location: LCCOMB_X42_Y39_N10
\inst|cmd_xbar_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(45) = (\inst|cpu|ic_fill_line\(4) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(9) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_line\(4) & (((\inst|cpu|M_alu_result\(9) & 
-- \inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_line\(4),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_alu_result\(9),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(45));

-- Location: FF_X42_Y39_N11
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(45),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(43));

-- Location: LCCOMB_X42_Y39_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[43]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(45),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout\);

-- Location: FF_X42_Y39_N21
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[43]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(43));

-- Location: LCCOMB_X41_Y43_N24
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(43))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(43),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(43),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18_combout\);

-- Location: FF_X41_Y43_N25
\inst|sdram_controller|active_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(7));

-- Location: LCCOMB_X41_Y40_N2
\inst|sdram_controller|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector109~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (!\inst|sdram_controller|i_addr\(12) & (!\inst|sdram_controller|m_addr[7]~1_combout\))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- (((\inst|sdram_controller|m_addr[7]~1_combout\) # (\inst|sdram_controller|active_addr\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|i_addr\(12),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(7),
	combout => \inst|sdram_controller|Selector109~0_combout\);

-- Location: LCCOMB_X41_Y40_N28
\inst|sdram_controller|Selector109~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector109~1_combout\ = (\inst|sdram_controller|m_addr[7]~1_combout\ & ((\inst|sdram_controller|Selector109~0_combout\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18_combout\)) # 
-- (!\inst|sdram_controller|Selector109~0_combout\ & ((\inst|sdram_controller|active_addr\(18)))))) # (!\inst|sdram_controller|m_addr[7]~1_combout\ & (((\inst|sdram_controller|Selector109~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[43]~18_combout\,
	datab => \inst|sdram_controller|active_addr\(18),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|Selector109~0_combout\,
	combout => \inst|sdram_controller|Selector109~1_combout\);

-- Location: DDIOOUTCELL_X0_Y9_N18
\inst|sdram_controller|m_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector109~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(7));

-- Location: LCCOMB_X42_Y39_N30
\inst|cmd_xbar_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(44) = (\inst|cpu|ic_fill_line\(3) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(8) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_line\(3) & (((\inst|cpu|M_alu_result\(8) & 
-- \inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_line\(3),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_alu_result\(8),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(44));

-- Location: FF_X42_Y39_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(44),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(42));

-- Location: LCCOMB_X41_Y40_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(42))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(42),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(42),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19_combout\);

-- Location: FF_X41_Y40_N31
\inst|sdram_controller|active_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(6));

-- Location: LCCOMB_X41_Y40_N0
\inst|sdram_controller|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector110~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (((!\inst|sdram_controller|m_addr[7]~1_combout\ & !\inst|sdram_controller|i_addr\(12))))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- ((\inst|sdram_controller|active_addr\(6)) # ((\inst|sdram_controller|m_addr[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|active_addr\(6),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|i_addr\(12),
	combout => \inst|sdram_controller|Selector110~0_combout\);

-- Location: LCCOMB_X41_Y40_N10
\inst|sdram_controller|Selector110~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector110~1_combout\ = (\inst|sdram_controller|Selector110~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19_combout\) # ((!\inst|sdram_controller|m_addr[7]~1_combout\)))) # 
-- (!\inst|sdram_controller|Selector110~0_combout\ & (((\inst|sdram_controller|m_addr[7]~1_combout\ & \inst|sdram_controller|active_addr\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[42]~19_combout\,
	datab => \inst|sdram_controller|Selector110~0_combout\,
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(17),
	combout => \inst|sdram_controller|Selector110~1_combout\);

-- Location: DDIOOUTCELL_X0_Y12_N25
\inst|sdram_controller|m_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector110~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(6));

-- Location: LCCOMB_X43_Y37_N14
\inst|cmd_xbar_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(43) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|M_alu_result\(7)) # ((\inst|cpu|ic_fill_line\(2) & \inst|cmd_xbar_mux_001|saved_grant\(0))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst|cpu|ic_fill_line\(2) & (\inst|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cpu|ic_fill_line\(2),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datad => \inst|cpu|M_alu_result\(7),
	combout => \inst|cmd_xbar_mux_001|src_data\(43));

-- Location: FF_X43_Y37_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|cmd_xbar_mux_001|src_data\(43),
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(41));

-- Location: LCCOMB_X41_Y38_N16
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(41))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(41),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(41),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20_combout\);

-- Location: LCCOMB_X41_Y38_N10
\inst|sdram_controller|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector111~0_combout\ = (!\inst|sdram_controller|WideOr9~0_combout\ & ((\inst|sdram_controller|f_select~combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20_combout\))) # 
-- (!\inst|sdram_controller|f_select~combout\ & (\inst|sdram_controller|active_addr\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_addr\(5),
	datab => \inst|sdram_controller|WideOr9~0_combout\,
	datac => \inst|sdram_controller|f_select~combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[41]~20_combout\,
	combout => \inst|sdram_controller|Selector111~0_combout\);

-- Location: LCCOMB_X41_Y38_N20
\inst|sdram_controller|Selector111~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector111~1_combout\ = (\inst|sdram_controller|Selector111~0_combout\) # ((\inst|sdram_controller|WideOr9~0_combout\ & ((\inst|sdram_controller|active_addr\(16)) # (!\inst|sdram_controller|m_state.000000010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|active_addr\(16),
	datac => \inst|sdram_controller|m_state.000000010~q\,
	datad => \inst|sdram_controller|Selector111~0_combout\,
	combout => \inst|sdram_controller|Selector111~1_combout\);

-- Location: DDIOOUTCELL_X0_Y11_N18
\inst|sdram_controller|m_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector111~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(5));

-- Location: FF_X42_Y40_N27
\inst|sdram_controller|active_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[51]~6_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(15));

-- Location: LCCOMB_X43_Y37_N26
\inst|cmd_xbar_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(42) = (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|M_alu_result\(6)) # ((\inst|cmd_xbar_mux_001|saved_grant\(0) & \inst|cpu|ic_fill_line\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(1) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(0) & (\inst|cpu|ic_fill_line\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|ic_fill_line\(1),
	datad => \inst|cpu|M_alu_result\(6),
	combout => \inst|cmd_xbar_mux_001|src_data\(42));

-- Location: FF_X43_Y37_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(42),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(40));

-- Location: LCCOMB_X39_Y40_N6
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(40)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(40)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(40),
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(40),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21_combout\);

-- Location: FF_X39_Y40_N7
\inst|sdram_controller|active_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(4));

-- Location: LCCOMB_X39_Y40_N0
\inst|sdram_controller|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector112~0_combout\ = (\inst|sdram_controller|pending~combout\ & (((\inst|sdram_controller|active_addr\(4))))) # (!\inst|sdram_controller|pending~combout\ & ((\inst|sdram_controller|f_pop~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21_combout\)) # (!\inst|sdram_controller|f_pop~q\ & ((\inst|sdram_controller|active_addr\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|pending~combout\,
	datab => \inst|sdram_controller|f_pop~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[40]~21_combout\,
	datad => \inst|sdram_controller|active_addr\(4),
	combout => \inst|sdram_controller|Selector112~0_combout\);

-- Location: LCCOMB_X42_Y40_N12
\inst|sdram_controller|Selector112~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector112~1_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (((\inst|sdram_controller|active_addr\(15))) # (!\inst|sdram_controller|m_state.000000010~q\))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- (((\inst|sdram_controller|Selector112~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_addr\(15),
	datad => \inst|sdram_controller|Selector112~0_combout\,
	combout => \inst|sdram_controller|Selector112~1_combout\);

-- Location: DDIOOUTCELL_X0_Y15_N18
\inst|sdram_controller|m_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector112~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(4));

-- Location: LCCOMB_X43_Y40_N6
\inst|cmd_xbar_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(41) = (\inst|cpu|ic_fill_line\(0) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(5) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_line\(0) & (\inst|cpu|M_alu_result\(5) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_line\(0),
	datab => \inst|cpu|M_alu_result\(5),
	datac => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X43_Y40_N0
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(41),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\);

-- Location: FF_X43_Y40_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(39));

-- Location: FF_X43_Y40_N7
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(41),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(39));

-- Location: LCCOMB_X41_Y40_N20
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(39)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(39)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(39),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(39),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22_combout\);

-- Location: FF_X41_Y40_N21
\inst|sdram_controller|active_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(3));

-- Location: LCCOMB_X41_Y40_N14
\inst|sdram_controller|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector113~0_combout\ = (\inst|sdram_controller|WideOr9~0_combout\ & (!\inst|sdram_controller|i_addr\(12) & (!\inst|sdram_controller|m_addr[7]~1_combout\))) # (!\inst|sdram_controller|WideOr9~0_combout\ & 
-- (((\inst|sdram_controller|m_addr[7]~1_combout\) # (\inst|sdram_controller|active_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|WideOr9~0_combout\,
	datab => \inst|sdram_controller|i_addr\(12),
	datac => \inst|sdram_controller|m_addr[7]~1_combout\,
	datad => \inst|sdram_controller|active_addr\(3),
	combout => \inst|sdram_controller|Selector113~0_combout\);

-- Location: LCCOMB_X41_Y40_N16
\inst|sdram_controller|Selector113~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector113~1_combout\ = (\inst|sdram_controller|m_addr[7]~1_combout\ & ((\inst|sdram_controller|Selector113~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22_combout\))) # 
-- (!\inst|sdram_controller|Selector113~0_combout\ & (\inst|sdram_controller|active_addr\(14))))) # (!\inst|sdram_controller|m_addr[7]~1_combout\ & (((\inst|sdram_controller|Selector113~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|m_addr[7]~1_combout\,
	datab => \inst|sdram_controller|active_addr\(14),
	datac => \inst|sdram_controller|Selector113~0_combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[39]~22_combout\,
	combout => \inst|sdram_controller|Selector113~1_combout\);

-- Location: DDIOOUTCELL_X0_Y42_N4
\inst|sdram_controller|m_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector113~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(3));

-- Location: LCCOMB_X42_Y38_N0
\inst|cmd_xbar_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(40) = (\inst|cpu|ic_fill_ap_offset\(2) & ((\inst|cmd_xbar_mux_001|saved_grant\(0)) # ((\inst|cpu|M_alu_result\(4) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cpu|ic_fill_ap_offset\(2) & 
-- (((\inst|cpu|M_alu_result\(4) & \inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cpu|ic_fill_ap_offset\(2),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_alu_result\(4),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(40));

-- Location: LCCOMB_X42_Y38_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(40)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(40),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\);

-- Location: FF_X42_Y38_N19
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(38));

-- Location: FF_X42_Y38_N1
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(40),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(38));

-- Location: LCCOMB_X42_Y40_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(38)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(38)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(38),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(38),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23_combout\);

-- Location: FF_X42_Y40_N31
\inst|sdram_controller|active_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(2));

-- Location: LCCOMB_X42_Y40_N0
\inst|sdram_controller|Selector114~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector114~1_combout\ = (\inst|sdram_controller|Selector114~0_combout\ & (((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23_combout\) # (\inst|sdram_controller|WideOr9~0_combout\)))) # 
-- (!\inst|sdram_controller|Selector114~0_combout\ & (\inst|sdram_controller|active_addr\(2) & ((!\inst|sdram_controller|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector114~0_combout\,
	datab => \inst|sdram_controller|active_addr\(2),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[38]~23_combout\,
	datad => \inst|sdram_controller|WideOr9~0_combout\,
	combout => \inst|sdram_controller|Selector114~1_combout\);

-- Location: DDIOOUTCELL_X0_Y18_N25
\inst|sdram_controller|m_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector114~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(2));

-- Location: LCCOMB_X45_Y40_N28
\inst|cmd_xbar_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(39) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_ap_offset\(1)) # ((\inst|cpu|M_alu_result\(3) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (((\inst|cpu|M_alu_result\(3) & \inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cpu|ic_fill_ap_offset\(1),
	datac => \inst|cpu|M_alu_result\(3),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(39));

-- Location: FF_X45_Y40_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(39),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(37));

-- Location: LCCOMB_X42_Y39_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(39),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\);

-- Location: FF_X42_Y39_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(37));

-- Location: LCCOMB_X41_Y38_N30
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(37))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(37),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(37),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24_combout\);

-- Location: LCCOMB_X41_Y38_N0
\inst|sdram_controller|Selector115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector115~1_combout\ = (\inst|sdram_controller|Selector115~0_combout\ & (((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24_combout\) # (!\inst|sdram_controller|m_addr[7]~1_combout\)))) # 
-- (!\inst|sdram_controller|Selector115~0_combout\ & (\inst|sdram_controller|active_addr\(12) & ((\inst|sdram_controller|m_addr[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector115~0_combout\,
	datab => \inst|sdram_controller|active_addr\(12),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[37]~24_combout\,
	datad => \inst|sdram_controller|m_addr[7]~1_combout\,
	combout => \inst|sdram_controller|Selector115~1_combout\);

-- Location: DDIOOUTCELL_X0_Y15_N25
\inst|sdram_controller|m_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector115~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(1));

-- Location: LCCOMB_X45_Y40_N30
\inst|cmd_xbar_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(38) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_ap_offset\(0)) # ((\inst|cpu|M_alu_result\(2) & \inst|cmd_xbar_mux_001|saved_grant\(1))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst|cpu|M_alu_result\(2) & ((\inst|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cpu|M_alu_result\(2),
	datac => \inst|cpu|ic_fill_ap_offset\(0),
	datad => \inst|cmd_xbar_mux_001|saved_grant\(1),
	combout => \inst|cmd_xbar_mux_001|src_data\(38));

-- Location: FF_X45_Y40_N31
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(38),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(36));

-- Location: LCCOMB_X42_Y40_N4
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(38),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\);

-- Location: FF_X42_Y40_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[36]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(36));

-- Location: LCCOMB_X42_Y40_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(36))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(36),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(36),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25_combout\);

-- Location: FF_X42_Y40_N19
\inst|sdram_controller|active_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(0));

-- Location: LCCOMB_X42_Y40_N14
\inst|sdram_controller|Selector116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector116~1_combout\ = (\inst|sdram_controller|Selector116~0_combout\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25_combout\) # ((\inst|sdram_controller|WideOr9~0_combout\)))) # 
-- (!\inst|sdram_controller|Selector116~0_combout\ & (((!\inst|sdram_controller|WideOr9~0_combout\ & \inst|sdram_controller|active_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|Selector116~0_combout\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[36]~25_combout\,
	datac => \inst|sdram_controller|WideOr9~0_combout\,
	datad => \inst|sdram_controller|active_addr\(0),
	combout => \inst|sdram_controller|Selector116~1_combout\);

-- Location: DDIOOUTCELL_X0_Y34_N4
\inst|sdram_controller|m_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector116~1_combout\,
	asdata => VCC,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \inst|sdram_controller|m_state.001000000~q\,
	ena => \inst|sdram_controller|m_addr[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_addr\(0));

-- Location: LCCOMB_X40_Y40_N14
\inst|sdram_controller|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector117~0_combout\ = (\inst|sdram_controller|f_select~combout\ & ((\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_addr\(24))) # (!\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\))))) # (!\inst|sdram_controller|f_select~combout\ & (((\inst|sdram_controller|active_addr\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|f_select~combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_addr\(24),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[60]~3_combout\,
	combout => \inst|sdram_controller|Selector117~0_combout\);

-- Location: LCCOMB_X41_Y37_N24
\inst|sdram_controller|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|WideOr16~0_combout\ = (\inst|sdram_controller|m_state.000010000~q\) # ((\inst|sdram_controller|m_state.000001000~q\) # (\inst|sdram_controller|m_state.000000010~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|m_state.000010000~q\,
	datac => \inst|sdram_controller|m_state.000001000~q\,
	datad => \inst|sdram_controller|m_state.000000010~q\,
	combout => \inst|sdram_controller|WideOr16~0_combout\);

-- Location: DDIOOUTCELL_X0_Y33_N18
\inst|sdram_controller|m_bank[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector117~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_bank\(1));

-- Location: LCCOMB_X45_Y37_N24
\inst|cmd_xbar_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cmd_xbar_mux_001|src_data\(48) = (\inst|cmd_xbar_mux_001|saved_grant\(0) & ((\inst|cpu|ic_fill_tag\(0)) # ((\inst|cmd_xbar_mux_001|saved_grant\(1) & \inst|cpu|M_alu_result\(12))))) # (!\inst|cmd_xbar_mux_001|saved_grant\(0) & 
-- (\inst|cmd_xbar_mux_001|saved_grant\(1) & ((\inst|cpu|M_alu_result\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datab => \inst|cmd_xbar_mux_001|saved_grant\(1),
	datac => \inst|cpu|ic_fill_tag\(0),
	datad => \inst|cpu|M_alu_result\(12),
	combout => \inst|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X45_Y37_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout\ = \inst|cmd_xbar_mux_001|src_data\(48)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|cmd_xbar_mux_001|src_data\(48),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout\);

-- Location: FF_X45_Y37_N27
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(46));

-- Location: FF_X45_Y37_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|cmd_xbar_mux_001|src_data\(48),
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(46));

-- Location: LCCOMB_X40_Y40_N26
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(46)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(46),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(46),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\);

-- Location: FF_X40_Y40_N27
\inst|sdram_controller|active_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_addr\(10));

-- Location: LCCOMB_X40_Y40_N0
\inst|sdram_controller|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector118~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_addr\(10))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|f_select~combout\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\)) # (!\inst|sdram_controller|f_select~combout\ & ((\inst|sdram_controller|active_addr\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[46]~0_combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_addr\(10),
	datad => \inst|sdram_controller|f_select~combout\,
	combout => \inst|sdram_controller|Selector118~0_combout\);

-- Location: DDIOOUTCELL_X0_Y18_N18
\inst|sdram_controller|m_bank[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector118~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_bank\(0));

-- Location: LCCOMB_X42_Y38_N28
\inst|sdram_controller|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|comb~0_combout\ = (!\inst|cpu|M_mem_byte_en\(3) & (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & !\inst|cmd_xbar_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cpu|M_mem_byte_en\(3),
	datac => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datad => \inst|cmd_xbar_mux_001|saved_grant\(0),
	combout => \inst|sdram_controller|comb~0_combout\);

-- Location: FF_X42_Y38_N29
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|comb~0_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(35));

-- Location: LCCOMB_X42_Y38_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout\ = \inst|sdram_controller|comb~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|sdram_controller|comb~0_combout\,
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout\);

-- Location: FF_X42_Y38_N15
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[35]~feeder_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(35));

-- Location: LCCOMB_X41_Y38_N2
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(35))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(35),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(35),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26_combout\);

-- Location: LCCOMB_X41_Y38_N28
\inst|sdram_controller|Selector151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector151~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_dqm\(3))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|f_select~combout\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26_combout\))) # (!\inst|sdram_controller|f_select~combout\ & (\inst|sdram_controller|active_dqm\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|active_dqm\(3),
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|f_select~combout\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[35]~26_combout\,
	combout => \inst|sdram_controller|Selector151~0_combout\);

-- Location: DDIOOUTCELL_X0_Y42_N11
\inst|sdram_controller|m_dqm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector151~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_dqm\(3));

-- Location: LCCOMB_X42_Y38_N24
\inst|sdram_controller|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|comb~1_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst|cmd_xbar_mux_001|saved_grant\(0) & !\inst|cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_mem_byte_en\(2),
	combout => \inst|sdram_controller|comb~1_combout\);

-- Location: FF_X42_Y38_N25
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|comb~1_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(34));

-- Location: LCCOMB_X41_Y38_N14
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(34)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(34)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(34),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(34),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27_combout\);

-- Location: FF_X41_Y38_N15
\inst|sdram_controller|active_dqm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_dqm\(2));

-- Location: LCCOMB_X41_Y38_N24
\inst|sdram_controller|Selector152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector152~0_combout\ = (\inst|sdram_controller|f_select~combout\ & ((\inst|sdram_controller|m_state.000000010~q\ & (\inst|sdram_controller|active_dqm\(2))) # (!\inst|sdram_controller|m_state.000000010~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27_combout\))))) # (!\inst|sdram_controller|f_select~combout\ & (((\inst|sdram_controller|active_dqm\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|f_select~combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|active_dqm\(2),
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[34]~27_combout\,
	combout => \inst|sdram_controller|Selector152~0_combout\);

-- Location: DDIOOUTCELL_X0_Y48_N4
\inst|sdram_controller|m_dqm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector152~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_dqm\(2));

-- Location: LCCOMB_X42_Y38_N4
\inst|sdram_controller|comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|comb~2_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst|cmd_xbar_mux_001|saved_grant\(0) & !\inst|cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_mem_byte_en\(1),
	combout => \inst|sdram_controller|comb~2_combout\);

-- Location: FF_X42_Y38_N5
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|comb~2_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(33));

-- Location: LCCOMB_X41_Y38_N18
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(33)))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(33)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(33),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(33),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28_combout\);

-- Location: FF_X41_Y38_N19
\inst|sdram_controller|active_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_dqm\(1));

-- Location: LCCOMB_X41_Y38_N12
\inst|sdram_controller|Selector153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector153~0_combout\ = (\inst|sdram_controller|m_state.000000010~q\ & (((\inst|sdram_controller|active_dqm\(1))))) # (!\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|f_select~combout\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28_combout\)) # (!\inst|sdram_controller|f_select~combout\ & ((\inst|sdram_controller|active_dqm\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[33]~28_combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|f_select~combout\,
	datad => \inst|sdram_controller|active_dqm\(1),
	combout => \inst|sdram_controller|Selector153~0_combout\);

-- Location: DDIOOUTCELL_X0_Y14_N11
\inst|sdram_controller|m_dqm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector153~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_dqm\(1));

-- Location: LCCOMB_X42_Y38_N8
\inst|sdram_controller|comb~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|comb~3_combout\ = (!\inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\ & (!\inst|cmd_xbar_mux_001|saved_grant\(0) & !\inst|cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout\,
	datab => \inst|cmd_xbar_mux_001|saved_grant\(0),
	datac => \inst|cpu|M_mem_byte_en\(0),
	combout => \inst|sdram_controller|comb~3_combout\);

-- Location: FF_X42_Y38_N9
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|comb~3_combout\,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(32));

-- Location: FF_X42_Y38_N3
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \inst|sdram_controller|comb~3_combout\,
	sload => VCC,
	ena => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0[61]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(32));

-- Location: LCCOMB_X41_Y38_N22
\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29_combout\ = (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(32))) # (!\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\ & ((\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_1\(32),
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_address~q\,
	datad => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|entry_0\(32),
	combout => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29_combout\);

-- Location: FF_X41_Y38_N23
\inst|sdram_controller|active_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29_combout\,
	ena => \inst|sdram_controller|active_rnw~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|active_dqm\(0));

-- Location: LCCOMB_X41_Y38_N8
\inst|sdram_controller|Selector154~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|sdram_controller|Selector154~0_combout\ = (\inst|sdram_controller|f_select~combout\ & ((\inst|sdram_controller|m_state.000000010~q\ & ((\inst|sdram_controller|active_dqm\(0)))) # (!\inst|sdram_controller|m_state.000000010~q\ & 
-- (\inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29_combout\)))) # (!\inst|sdram_controller|f_select~combout\ & (((\inst|sdram_controller|active_dqm\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|sdram_controller|f_select~combout\,
	datab => \inst|sdram_controller|m_state.000000010~q\,
	datac => \inst|sdram_controller|the_SoC_sdram_controller_input_efifo_module|rd_data[32]~29_combout\,
	datad => \inst|sdram_controller|active_dqm\(0),
	combout => \inst|sdram_controller|Selector154~0_combout\);

-- Location: DDIOOUTCELL_X0_Y30_N4
\inst|sdram_controller|m_dqm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \inst|pll|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \inst|sdram_controller|Selector154~0_combout\,
	clrn => \inst|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \inst|sdram_controller|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|sdram_controller|m_dqm\(0));

-- Location: IOIBUF_X0_Y38_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X60_Y8_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X48_Y52_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X47_Y49_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


