$comment
	File created using the following command:
		vcd file four_bit_adder.msim.vcd -direction
$end
$date
	Wed Sep 20 12:33:11 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module four_bit_adder_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Overflow $end
$var wire 1 $ Sum [3] $end
$var wire 1 % Sum [2] $end
$var wire 1 & Sum [1] $end
$var wire 1 ' Sum [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / A[2]~input_o $end
$var wire 1 0 A[1]~input_o $end
$var wire 1 1 B[1]~input_o $end
$var wire 1 2 A[0]~input_o $end
$var wire 1 3 B[0]~input_o $end
$var wire 1 4 inst1|inst2~combout $end
$var wire 1 5 B[2]~input_o $end
$var wire 1 6 B[3]~input_o $end
$var wire 1 7 A[3]~input_o $end
$var wire 1 8 inst4~0_combout $end
$var wire 1 9 inst3|inst1|inst3~0_combout $end
$var wire 1 : inst2|inst1|inst3~0_combout $end
$var wire 1 ; inst1|inst1|inst3~0_combout $end
$var wire 1 < inst|inst|inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 !
b1001 "
1#
1'
0&
1%
0$
0(
1)
x*
1+
1,
1-
0.
1/
00
01
02
13
04
05
16
17
18
09
1:
0;
1<
$end
#100000
b1110 !
b1111 !
b1101 "
b1111 "
11
15
12
10
14
1;
0<
19
08
0#
1$
0'
1&
#200000
b111 !
b111 "
b110 "
b101 !
b100 !
b100 "
03
01
06
02
00
07
04
18
0;
0:
0%
0&
1#
#300000
b0 !
b0 "
b10 !
b11 !
b10 "
11
05
12
10
0/
14
1:
09
08
1<
1'
0#
0$
1%
#400000
b1010 "
b1011 "
b1001 "
13
01
16
19
0<
0'
1$
#500000
