Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Mon Sep 28 12:08:32 2015
| Host              : IanMcElhenny-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_clock_utilization -file Top_clock_utilization_routed.rpt
| Design            : Top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------+------------------+--------------+-------+
|       |                       |                  |   Num Loads  |       |
+-------+-----------------------+------------------+------+-------+-------+
| Index | BUFG Cell             | Net Name         | BELs | Sites | Fixed |
+-------+-----------------------+------------------+------+-------+-------+
|     1 | CLK_IN_IBUF_BUFG_inst | CLK_IN_IBUF_BUFG |   27 |     7 |    no |
|     2 | n_0_15_BUFG_inst      | n_0_15_BUFG      |   35 |    10 |    no |
+-------+-----------------------+------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------+-----------------------------------+--------------+-------+
|       |                                      |                                   |   Num Loads  |       |
+-------+--------------------------------------+-----------------------------------+------+-------+-------+
| Index | Local Clk Src                        | Net Name                          | BELs | Sites | Fixed |
+-------+--------------------------------------+-----------------------------------+------+-------+-------+
|     1 | sequencer_map/flag_15_reg/L3_2       | sequencer_map/flag_15_reg/G0      |    1 |     1 |    no |
|     2 | sequencer_map/flag_17_reg_i_1        | sequencer_map/flag_17_reg_i_1_n_1 |    1 |     1 |    no |
|     3 | sequencer_map/flag_0_reg_i_1         | sequencer_map/flag_00             |    3 |     2 |    no |
|     4 | divider_map/register_counter_reg[14] | divider_map/out[0]                |    4 |     4 |    no |
|     5 | logic_map/C_reg[0][3]_i_2            | logic_map/C_reg[0][3]_i_2_n_1     |    4 |     1 |    no |
|     6 | logic_map/C_reg[1][3]_i_1            | logic_map/C_reg[1][3]_i_1_n_1     |    4 |     1 |    no |
|     7 | logic_map/C_reg[2][3]_i_1            | logic_map/C_reg[2][3]_i_1_n_1     |    4 |     1 |    no |
|     8 | logic_map/C_reg[3][3]_i_1            | logic_map/C_reg[3][3]_i_1_n_1     |    4 |     1 |    no |
|     9 | logic_map/B_reg[0][2]_i_1            | logic_map/B_reg[0][2]_i_1_n_1     |    6 |     2 |    no |
|    10 | logic_map/B_reg[1][2]_i_1            | logic_map/B_reg[1][2]_i_1_n_1     |    6 |     2 |    no |
|    11 | logic_map/B_reg[2][2]_i_1            | logic_map/B_reg[2][2]_i_1_n_1     |    6 |     2 |    no |
|    12 | logic_map/B_reg[3][2]_i_1            | logic_map/B_reg[3][2]_i_1_n_1     |    6 |     2 |    no |
|    13 | sequencer_map/FLAG_an_reg_i_2        | sequencer_map/E[0]                |    7 |     3 |    no |
|    14 | divider_map/register_counter_reg[26] | divider_map/CLK_OUT_SLOW          |    8 |     4 |    no |
|    15 | sequencer_map/Disp5_reg[3]_i_1       | sequencer_map/SEG[2][0]           |    8 |     2 |    no |
|    16 | sequencer_map/Disp7_reg[3]_i_1       | sequencer_map/SEG[2]_1[0]         |    8 |     3 |    no |
|    17 | logic_map/test_count_reg[2]          | logic_map/Q[0]                    |   12 |     9 |    no |
+-------+--------------------------------------+-----------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  137 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| BUFG        | BUFHCE_X0Y21 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  27 |     0 |        0 | CLK_IN_IBUF_BUFG |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells CLK_IN_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells n_0_15_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK_IN]

# Clock net "CLK_IN_IBUF_BUFG" driven by instance "CLK_IN_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_CLK_IN_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IN_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IN_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IN_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "divider_map/CLK_OUT_SLOW" driven by instance "divider_map/register_counter_reg[26]" located at site "SLICE_X1Y78"
#startgroup
create_pblock {CLKAG_divider_map/CLK_OUT_SLOW}
add_cells_to_pblock [get_pblocks  {CLKAG_divider_map/CLK_OUT_SLOW}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="divider_map/CLK_OUT_SLOW"}]]]
resize_pblock [get_pblocks {CLKAG_divider_map/CLK_OUT_SLOW}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "divider_map/out[0]" driven by instance "divider_map/register_counter_reg[14]" located at site "SLICE_X1Y75"
#startgroup
create_pblock {CLKAG_divider_map/out[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_divider_map/out[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="divider_map/out[0]"}]]]
resize_pblock [get_pblocks {CLKAG_divider_map/out[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/B_reg[0][2]_i_1_n_1" driven by instance "logic_map/B_reg[0][2]_i_1" located at site "SLICE_X5Y83"
#startgroup
create_pblock {CLKAG_logic_map/B_reg[0][2]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/B_reg[0][2]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/B_reg[0][2]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/B_reg[0][2]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/B_reg[1][2]_i_1_n_1" driven by instance "logic_map/B_reg[1][2]_i_1" located at site "SLICE_X4Y83"
#startgroup
create_pblock {CLKAG_logic_map/B_reg[1][2]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/B_reg[1][2]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/B_reg[1][2]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/B_reg[1][2]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/B_reg[2][2]_i_1_n_1" driven by instance "logic_map/B_reg[2][2]_i_1" located at site "SLICE_X4Y83"
#startgroup
create_pblock {CLKAG_logic_map/B_reg[2][2]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/B_reg[2][2]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/B_reg[2][2]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/B_reg[2][2]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/B_reg[3][2]_i_1_n_1" driven by instance "logic_map/B_reg[3][2]_i_1" located at site "SLICE_X5Y83"
#startgroup
create_pblock {CLKAG_logic_map/B_reg[3][2]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/B_reg[3][2]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/B_reg[3][2]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/B_reg[3][2]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/C_reg[0][3]_i_2_n_1" driven by instance "logic_map/C_reg[0][3]_i_2" located at site "SLICE_X5Y81"
#startgroup
create_pblock {CLKAG_logic_map/C_reg[0][3]_i_2_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/C_reg[0][3]_i_2_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/C_reg[0][3]_i_2_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/C_reg[0][3]_i_2_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/C_reg[1][3]_i_1_n_1" driven by instance "logic_map/C_reg[1][3]_i_1" located at site "SLICE_X5Y81"
#startgroup
create_pblock {CLKAG_logic_map/C_reg[1][3]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/C_reg[1][3]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/C_reg[1][3]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/C_reg[1][3]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/C_reg[2][3]_i_1_n_1" driven by instance "logic_map/C_reg[2][3]_i_1" located at site "SLICE_X5Y81"
#startgroup
create_pblock {CLKAG_logic_map/C_reg[2][3]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/C_reg[2][3]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/C_reg[2][3]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/C_reg[2][3]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/C_reg[3][3]_i_1_n_1" driven by instance "logic_map/C_reg[3][3]_i_1" located at site "SLICE_X5Y81"
#startgroup
create_pblock {CLKAG_logic_map/C_reg[3][3]_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/C_reg[3][3]_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/C_reg[3][3]_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/C_reg[3][3]_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "logic_map/Q[0]" driven by instance "logic_map/test_count_reg[2]" located at site "SLICE_X6Y84"
#startgroup
create_pblock {CLKAG_logic_map/Q[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_logic_map/Q[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="logic_map/Q[0]"}]]]
resize_pblock [get_pblocks {CLKAG_logic_map/Q[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "n_0_15_BUFG" driven by instance "n_0_15_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_n_0_15_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_n_0_15_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_15_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_n_0_15_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sequencer_map/E[0]" driven by instance "sequencer_map/FLAG_an_reg_i_2" located at site "SLICE_X4Y81"
#startgroup
create_pblock {CLKAG_sequencer_map/E[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_sequencer_map/E[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sequencer_map/E[0]"}]]]
resize_pblock [get_pblocks {CLKAG_sequencer_map/E[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sequencer_map/SEG[2][0]" driven by instance "sequencer_map/Disp5_reg[3]_i_1" located at site "SLICE_X5Y81"
#startgroup
create_pblock {CLKAG_sequencer_map/SEG[2][0]}
add_cells_to_pblock [get_pblocks  {CLKAG_sequencer_map/SEG[2][0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sequencer_map/SEG[2][0]"}]]]
resize_pblock [get_pblocks {CLKAG_sequencer_map/SEG[2][0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sequencer_map/SEG[2]_1[0]" driven by instance "sequencer_map/Disp7_reg[3]_i_1" located at site "SLICE_X4Y81"
#startgroup
create_pblock {CLKAG_sequencer_map/SEG[2]_1[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_sequencer_map/SEG[2]_1[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sequencer_map/SEG[2]_1[0]"}]]]
resize_pblock [get_pblocks {CLKAG_sequencer_map/SEG[2]_1[0]}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sequencer_map/flag_00" driven by instance "sequencer_map/flag_0_reg_i_1" located at site "SLICE_X4Y79"
#startgroup
create_pblock {CLKAG_sequencer_map/flag_00}
add_cells_to_pblock [get_pblocks  {CLKAG_sequencer_map/flag_00}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sequencer_map/flag_00"}]]]
resize_pblock [get_pblocks {CLKAG_sequencer_map/flag_00}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sequencer_map/flag_15_reg/G0" driven by instance "sequencer_map/flag_15_reg/L3_2" located at site "SLICE_X5Y80"
#startgroup
create_pblock {CLKAG_sequencer_map/flag_15_reg/G0}
add_cells_to_pblock [get_pblocks  {CLKAG_sequencer_map/flag_15_reg/G0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sequencer_map/flag_15_reg/G0"}]]]
resize_pblock [get_pblocks {CLKAG_sequencer_map/flag_15_reg/G0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "sequencer_map/flag_17_reg_i_1_n_1" driven by instance "sequencer_map/flag_17_reg_i_1" located at site "SLICE_X4Y79"
#startgroup
create_pblock {CLKAG_sequencer_map/flag_17_reg_i_1_n_1}
add_cells_to_pblock [get_pblocks  {CLKAG_sequencer_map/flag_17_reg_i_1_n_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sequencer_map/flag_17_reg_i_1_n_1"}]]]
resize_pblock [get_pblocks {CLKAG_sequencer_map/flag_17_reg_i_1_n_1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
