/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x04u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x10u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x10u

/* JoyStickADC */
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define JoyStickADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define JoyStickADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define JoyStickADC_bSAR_SEQ_CtrlReg__0__POS 0
#define JoyStickADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define JoyStickADC_bSAR_SEQ_CtrlReg__1__POS 1
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define JoyStickADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define JoyStickADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define JoyStickADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define JoyStickADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define JoyStickADC_bSAR_SEQ_EOCSts__0__POS 0
#define JoyStickADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define JoyStickADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB11_MSK
#define JoyStickADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define JoyStickADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB11_ST
#define JoyStickADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define JoyStickADC_FinalBuf__DRQ_NUMBER 0u
#define JoyStickADC_FinalBuf__NUMBEROF_TDS 0u
#define JoyStickADC_FinalBuf__PRIORITY 2u
#define JoyStickADC_FinalBuf__TERMIN_EN 0u
#define JoyStickADC_FinalBuf__TERMIN_SEL 0u
#define JoyStickADC_FinalBuf__TERMOUT0_EN 1u
#define JoyStickADC_FinalBuf__TERMOUT0_SEL 0u
#define JoyStickADC_FinalBuf__TERMOUT1_EN 0u
#define JoyStickADC_FinalBuf__TERMOUT1_SEL 0u
#define JoyStickADC_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define JoyStickADC_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define JoyStickADC_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define JoyStickADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define JoyStickADC_IntClock__INDEX 0x00u
#define JoyStickADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define JoyStickADC_IntClock__PM_ACT_MSK 0x01u
#define JoyStickADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define JoyStickADC_IntClock__PM_STBY_MSK 0x01u
#define JoyStickADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define JoyStickADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define JoyStickADC_IRQ__INTC_MASK 0x01u
#define JoyStickADC_IRQ__INTC_NUMBER 0u
#define JoyStickADC_IRQ__INTC_PRIOR_NUM 7u
#define JoyStickADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define JoyStickADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define JoyStickADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define JoyStickADC_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define JoyStickADC_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define JoyStickADC_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define JoyStickADC_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define JoyStickADC_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define JoyStickADC_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define JoyStickADC_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define JoyStickADC_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define JoyStickADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define JoyStickADC_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define JoyStickADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define JoyStickADC_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define JoyStickADC_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define JoyStickADC_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define JoyStickADC_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define JoyStickADC_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define JoyStickADC_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define JoyStickADC_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define JoyStickADC_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define JoyStickADC_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define JoyStickADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define JoyStickADC_TempBuf__DRQ_NUMBER 1u
#define JoyStickADC_TempBuf__NUMBEROF_TDS 0u
#define JoyStickADC_TempBuf__PRIORITY 2u
#define JoyStickADC_TempBuf__TERMIN_EN 0u
#define JoyStickADC_TempBuf__TERMIN_SEL 0u
#define JoyStickADC_TempBuf__TERMOUT0_EN 1u
#define JoyStickADC_TempBuf__TERMOUT0_SEL 1u
#define JoyStickADC_TempBuf__TERMOUT1_EN 0u
#define JoyStickADC_TempBuf__TERMOUT1_SEL 0u

/* LCDD_LCDPort */
#define LCDD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCDD_LCDPort__0__MASK 0x01u
#define LCDD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCDD_LCDPort__0__PORT 2u
#define LCDD_LCDPort__0__SHIFT 0u
#define LCDD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCDD_LCDPort__1__MASK 0x02u
#define LCDD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCDD_LCDPort__1__PORT 2u
#define LCDD_LCDPort__1__SHIFT 1u
#define LCDD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCDD_LCDPort__2__MASK 0x04u
#define LCDD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCDD_LCDPort__2__PORT 2u
#define LCDD_LCDPort__2__SHIFT 2u
#define LCDD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCDD_LCDPort__3__MASK 0x08u
#define LCDD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCDD_LCDPort__3__PORT 2u
#define LCDD_LCDPort__3__SHIFT 3u
#define LCDD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCDD_LCDPort__4__MASK 0x10u
#define LCDD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCDD_LCDPort__4__PORT 2u
#define LCDD_LCDPort__4__SHIFT 4u
#define LCDD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCDD_LCDPort__5__MASK 0x20u
#define LCDD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCDD_LCDPort__5__PORT 2u
#define LCDD_LCDPort__5__SHIFT 5u
#define LCDD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCDD_LCDPort__6__MASK 0x40u
#define LCDD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCDD_LCDPort__6__PORT 2u
#define LCDD_LCDPort__6__SHIFT 6u
#define LCDD_LCDPort__AG CYREG_PRT2_AG
#define LCDD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCDD_LCDPort__BIE CYREG_PRT2_BIE
#define LCDD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCDD_LCDPort__BYP CYREG_PRT2_BYP
#define LCDD_LCDPort__CTL CYREG_PRT2_CTL
#define LCDD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCDD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCDD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCDD_LCDPort__DR CYREG_PRT2_DR
#define LCDD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCDD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCDD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCDD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCDD_LCDPort__MASK 0x7Fu
#define LCDD_LCDPort__PORT 2u
#define LCDD_LCDPort__PRT CYREG_PRT2_PRT
#define LCDD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCDD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCDD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCDD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCDD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCDD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCDD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCDD_LCDPort__PS CYREG_PRT2_PS
#define LCDD_LCDPort__SHIFT 0u
#define LCDD_LCDPort__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE3
#define LED__0__MASK 0x08u
#define LED__0__PC CYREG_PRT0_PC3
#define LED__0__PORT 0u
#define LED__0__SHIFT 3u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0x08u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 3u
#define LED__SLW CYREG_PRT0_SLW

/* MotorEN */
#define MotorEN__0__INTTYPE CYREG_PICU0_INTTYPE4
#define MotorEN__0__MASK 0x10u
#define MotorEN__0__PC CYREG_PRT0_PC4
#define MotorEN__0__PORT 0u
#define MotorEN__0__SHIFT 4u
#define MotorEN__AG CYREG_PRT0_AG
#define MotorEN__AMUX CYREG_PRT0_AMUX
#define MotorEN__BIE CYREG_PRT0_BIE
#define MotorEN__BIT_MASK CYREG_PRT0_BIT_MASK
#define MotorEN__BYP CYREG_PRT0_BYP
#define MotorEN__CTL CYREG_PRT0_CTL
#define MotorEN__DM0 CYREG_PRT0_DM0
#define MotorEN__DM1 CYREG_PRT0_DM1
#define MotorEN__DM2 CYREG_PRT0_DM2
#define MotorEN__DR CYREG_PRT0_DR
#define MotorEN__INP_DIS CYREG_PRT0_INP_DIS
#define MotorEN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MotorEN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MotorEN__LCD_EN CYREG_PRT0_LCD_EN
#define MotorEN__MASK 0x10u
#define MotorEN__PORT 0u
#define MotorEN__PRT CYREG_PRT0_PRT
#define MotorEN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MotorEN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MotorEN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MotorEN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MotorEN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MotorEN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MotorEN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MotorEN__PS CYREG_PRT0_PS
#define MotorEN__SHIFT 4u
#define MotorEN__SLW CYREG_PRT0_SLW

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* VDAC */
#define VDAC_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC_viDAC8__D CYREG_DAC3_D
#define VDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC_viDAC8__PM_ACT_MSK 0x08u
#define VDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC_viDAC8__PM_STBY_MSK 0x08u
#define VDAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC_viDAC8__TR CYREG_DAC3_TR
#define VDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC_viDAC8__TST CYREG_DAC3_TST

/* bleRx */
#define bleRx__0__INTTYPE CYREG_PICU1_INTTYPE6
#define bleRx__0__MASK 0x40u
#define bleRx__0__PC CYREG_PRT1_PC6
#define bleRx__0__PORT 1u
#define bleRx__0__SHIFT 6u
#define bleRx__AG CYREG_PRT1_AG
#define bleRx__AMUX CYREG_PRT1_AMUX
#define bleRx__BIE CYREG_PRT1_BIE
#define bleRx__BIT_MASK CYREG_PRT1_BIT_MASK
#define bleRx__BYP CYREG_PRT1_BYP
#define bleRx__CTL CYREG_PRT1_CTL
#define bleRx__DM0 CYREG_PRT1_DM0
#define bleRx__DM1 CYREG_PRT1_DM1
#define bleRx__DM2 CYREG_PRT1_DM2
#define bleRx__DR CYREG_PRT1_DR
#define bleRx__INP_DIS CYREG_PRT1_INP_DIS
#define bleRx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define bleRx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define bleRx__LCD_EN CYREG_PRT1_LCD_EN
#define bleRx__MASK 0x40u
#define bleRx__PORT 1u
#define bleRx__PRT CYREG_PRT1_PRT
#define bleRx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define bleRx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define bleRx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define bleRx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define bleRx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define bleRx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define bleRx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define bleRx__PS CYREG_PRT1_PS
#define bleRx__SHIFT 6u
#define bleRx__SLW CYREG_PRT1_SLW

/* bleTx */
#define bleTx__0__INTTYPE CYREG_PICU12_INTTYPE2
#define bleTx__0__MASK 0x04u
#define bleTx__0__PC CYREG_PRT12_PC2
#define bleTx__0__PORT 12u
#define bleTx__0__SHIFT 2u
#define bleTx__AG CYREG_PRT12_AG
#define bleTx__BIE CYREG_PRT12_BIE
#define bleTx__BIT_MASK CYREG_PRT12_BIT_MASK
#define bleTx__BYP CYREG_PRT12_BYP
#define bleTx__DM0 CYREG_PRT12_DM0
#define bleTx__DM1 CYREG_PRT12_DM1
#define bleTx__DM2 CYREG_PRT12_DM2
#define bleTx__DR CYREG_PRT12_DR
#define bleTx__INP_DIS CYREG_PRT12_INP_DIS
#define bleTx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define bleTx__MASK 0x04u
#define bleTx__PORT 12u
#define bleTx__PRT CYREG_PRT12_PRT
#define bleTx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define bleTx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define bleTx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define bleTx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define bleTx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define bleTx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define bleTx__PS CYREG_PRT12_PS
#define bleTx__SHIFT 2u
#define bleTx__SIO_CFG CYREG_PRT12_SIO_CFG
#define bleTx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define bleTx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define bleTx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define bleTx__SLW CYREG_PRT12_SLW

/* bleUart1_BUART */
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define bleUart1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define bleUart1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define bleUart1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define bleUart1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define bleUart1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define bleUart1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define bleUart1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define bleUart1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define bleUart1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define bleUart1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define bleUart1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define bleUart1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define bleUart1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define bleUart1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define bleUart1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define bleUart1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define bleUart1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define bleUart1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define bleUart1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define bleUart1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define bleUart1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define bleUart1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define bleUart1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define bleUart1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define bleUart1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define bleUart1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define bleUart1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define bleUart1_BUART_sRX_RxSts__3__MASK 0x08u
#define bleUart1_BUART_sRX_RxSts__3__POS 3
#define bleUart1_BUART_sRX_RxSts__4__MASK 0x10u
#define bleUart1_BUART_sRX_RxSts__4__POS 4
#define bleUart1_BUART_sRX_RxSts__5__MASK 0x20u
#define bleUart1_BUART_sRX_RxSts__5__POS 5
#define bleUart1_BUART_sRX_RxSts__MASK 0x38u
#define bleUart1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define bleUart1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define bleUart1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB05_A0
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB05_A1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB05_D0
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB05_D1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB05_F0
#define bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB05_F1
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define bleUart1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define bleUart1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define bleUart1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define bleUart1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define bleUart1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define bleUart1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define bleUart1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define bleUart1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define bleUart1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define bleUart1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define bleUart1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define bleUart1_BUART_sTX_TxSts__0__MASK 0x01u
#define bleUart1_BUART_sTX_TxSts__0__POS 0
#define bleUart1_BUART_sTX_TxSts__1__MASK 0x02u
#define bleUart1_BUART_sTX_TxSts__1__POS 1
#define bleUart1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define bleUart1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define bleUart1_BUART_sTX_TxSts__2__MASK 0x04u
#define bleUart1_BUART_sTX_TxSts__2__POS 2
#define bleUart1_BUART_sTX_TxSts__3__MASK 0x08u
#define bleUart1_BUART_sTX_TxSts__3__POS 3
#define bleUart1_BUART_sTX_TxSts__MASK 0x0Fu
#define bleUart1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB06_MSK
#define bleUart1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define bleUart1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB06_ST

/* bleUart1_IntClock */
#define bleUart1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define bleUart1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define bleUart1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define bleUart1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define bleUart1_IntClock__INDEX 0x01u
#define bleUart1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define bleUart1_IntClock__PM_ACT_MSK 0x02u
#define bleUart1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define bleUart1_IntClock__PM_STBY_MSK 0x02u

/* eocJoystickISR */
#define eocJoystickISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define eocJoystickISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define eocJoystickISR__INTC_MASK 0x02u
#define eocJoystickISR__INTC_NUMBER 1u
#define eocJoystickISR__INTC_PRIOR_NUM 7u
#define eocJoystickISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define eocJoystickISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define eocJoystickISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* key */
#define key__0__INTTYPE CYREG_PICU0_INTTYPE7
#define key__0__MASK 0x80u
#define key__0__PC CYREG_PRT0_PC7
#define key__0__PORT 0u
#define key__0__SHIFT 7u
#define key__AG CYREG_PRT0_AG
#define key__AMUX CYREG_PRT0_AMUX
#define key__BIE CYREG_PRT0_BIE
#define key__BIT_MASK CYREG_PRT0_BIT_MASK
#define key__BYP CYREG_PRT0_BYP
#define key__CTL CYREG_PRT0_CTL
#define key__DM0 CYREG_PRT0_DM0
#define key__DM1 CYREG_PRT0_DM1
#define key__DM2 CYREG_PRT0_DM2
#define key__DR CYREG_PRT0_DR
#define key__INP_DIS CYREG_PRT0_INP_DIS
#define key__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define key__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define key__LCD_EN CYREG_PRT0_LCD_EN
#define key__MASK 0x80u
#define key__PORT 0u
#define key__PRT CYREG_PRT0_PRT
#define key__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define key__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define key__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define key__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define key__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define key__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define key__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define key__PS CYREG_PRT0_PS
#define key__SHIFT 7u
#define key__SLW CYREG_PRT0_SLW

/* motorControlISR */
#define motorControlISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define motorControlISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define motorControlISR__INTC_MASK 0x04u
#define motorControlISR__INTC_NUMBER 2u
#define motorControlISR__INTC_PRIOR_NUM 7u
#define motorControlISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define motorControlISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define motorControlISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* pinX */
#define pinX__0__INTTYPE CYREG_PICU0_INTTYPE6
#define pinX__0__MASK 0x40u
#define pinX__0__PC CYREG_PRT0_PC6
#define pinX__0__PORT 0u
#define pinX__0__SHIFT 6u
#define pinX__AG CYREG_PRT0_AG
#define pinX__AMUX CYREG_PRT0_AMUX
#define pinX__BIE CYREG_PRT0_BIE
#define pinX__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinX__BYP CYREG_PRT0_BYP
#define pinX__CTL CYREG_PRT0_CTL
#define pinX__DM0 CYREG_PRT0_DM0
#define pinX__DM1 CYREG_PRT0_DM1
#define pinX__DM2 CYREG_PRT0_DM2
#define pinX__DR CYREG_PRT0_DR
#define pinX__INP_DIS CYREG_PRT0_INP_DIS
#define pinX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinX__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinX__LCD_EN CYREG_PRT0_LCD_EN
#define pinX__MASK 0x40u
#define pinX__PORT 0u
#define pinX__PRT CYREG_PRT0_PRT
#define pinX__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinX__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinX__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinX__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinX__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinX__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinX__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinX__PS CYREG_PRT0_PS
#define pinX__SHIFT 6u
#define pinX__SLW CYREG_PRT0_SLW

/* pinY */
#define pinY__0__INTTYPE CYREG_PICU0_INTTYPE5
#define pinY__0__MASK 0x20u
#define pinY__0__PC CYREG_PRT0_PC5
#define pinY__0__PORT 0u
#define pinY__0__SHIFT 5u
#define pinY__AG CYREG_PRT0_AG
#define pinY__AMUX CYREG_PRT0_AMUX
#define pinY__BIE CYREG_PRT0_BIE
#define pinY__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinY__BYP CYREG_PRT0_BYP
#define pinY__CTL CYREG_PRT0_CTL
#define pinY__DM0 CYREG_PRT0_DM0
#define pinY__DM1 CYREG_PRT0_DM1
#define pinY__DM2 CYREG_PRT0_DM2
#define pinY__DR CYREG_PRT0_DR
#define pinY__INP_DIS CYREG_PRT0_INP_DIS
#define pinY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinY__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinY__LCD_EN CYREG_PRT0_LCD_EN
#define pinY__MASK 0x20u
#define pinY__PORT 0u
#define pinY__PRT CYREG_PRT0_PRT
#define pinY__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinY__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinY__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinY__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinY__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinY__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinY__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinY__PS CYREG_PRT0_PS
#define pinY__SHIFT 5u
#define pinY__SLW CYREG_PRT0_SLW

/* puttyUart1_BUART */
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define puttyUart1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define puttyUart1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define puttyUart1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define puttyUart1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define puttyUart1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define puttyUart1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define puttyUart1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define puttyUart1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define puttyUart1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define puttyUart1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define puttyUart1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define puttyUart1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define puttyUart1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define puttyUart1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define puttyUart1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define puttyUart1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define puttyUart1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define puttyUart1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define puttyUart1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define puttyUart1_BUART_sRX_RxSts__3__MASK 0x08u
#define puttyUart1_BUART_sRX_RxSts__3__POS 3
#define puttyUart1_BUART_sRX_RxSts__4__MASK 0x10u
#define puttyUart1_BUART_sRX_RxSts__4__POS 4
#define puttyUart1_BUART_sRX_RxSts__5__MASK 0x20u
#define puttyUart1_BUART_sRX_RxSts__5__POS 5
#define puttyUart1_BUART_sRX_RxSts__MASK 0x38u
#define puttyUart1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define puttyUart1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define puttyUart1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define puttyUart1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define puttyUart1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define puttyUart1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define puttyUart1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define puttyUart1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define puttyUart1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define puttyUart1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define puttyUart1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define puttyUart1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define puttyUart1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define puttyUart1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define puttyUart1_BUART_sTX_TxSts__0__MASK 0x01u
#define puttyUart1_BUART_sTX_TxSts__0__POS 0
#define puttyUart1_BUART_sTX_TxSts__1__MASK 0x02u
#define puttyUart1_BUART_sTX_TxSts__1__POS 1
#define puttyUart1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define puttyUart1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define puttyUart1_BUART_sTX_TxSts__2__MASK 0x04u
#define puttyUart1_BUART_sTX_TxSts__2__POS 2
#define puttyUart1_BUART_sTX_TxSts__3__MASK 0x08u
#define puttyUart1_BUART_sTX_TxSts__3__POS 3
#define puttyUart1_BUART_sTX_TxSts__MASK 0x0Fu
#define puttyUart1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB04_MSK
#define puttyUart1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define puttyUart1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB04_ST

/* puttyUart1_IntClock */
#define puttyUart1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define puttyUart1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define puttyUart1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define puttyUart1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define puttyUart1_IntClock__INDEX 0x02u
#define puttyUart1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define puttyUart1_IntClock__PM_ACT_MSK 0x04u
#define puttyUart1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define puttyUart1_IntClock__PM_STBY_MSK 0x04u

/* rxBleISR */
#define rxBleISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rxBleISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rxBleISR__INTC_MASK 0x08u
#define rxBleISR__INTC_NUMBER 3u
#define rxBleISR__INTC_PRIOR_NUM 7u
#define rxBleISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define rxBleISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rxBleISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* rxPuttyISR */
#define rxPuttyISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rxPuttyISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rxPuttyISR__INTC_MASK 0x10u
#define rxPuttyISR__INTC_NUMBER 4u
#define rxPuttyISR__INTC_PRIOR_NUM 7u
#define rxPuttyISR__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define rxPuttyISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rxPuttyISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* sendBleDataISR */
#define sendBleDataISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define sendBleDataISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define sendBleDataISR__INTC_MASK 0x20u
#define sendBleDataISR__INTC_NUMBER 5u
#define sendBleDataISR__INTC_PRIOR_NUM 7u
#define sendBleDataISR__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define sendBleDataISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define sendBleDataISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* sendBleDataTimer */
#define sendBleDataTimer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define sendBleDataTimer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define sendBleDataTimer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define sendBleDataTimer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define sendBleDataTimer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define sendBleDataTimer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define sendBleDataTimer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define sendBleDataTimer_TimerHW__PER0 CYREG_TMR0_PER0
#define sendBleDataTimer_TimerHW__PER1 CYREG_TMR0_PER1
#define sendBleDataTimer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define sendBleDataTimer_TimerHW__PM_ACT_MSK 0x01u
#define sendBleDataTimer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define sendBleDataTimer_TimerHW__PM_STBY_MSK 0x01u
#define sendBleDataTimer_TimerHW__RT0 CYREG_TMR0_RT0
#define sendBleDataTimer_TimerHW__RT1 CYREG_TMR0_RT1
#define sendBleDataTimer_TimerHW__SR0 CYREG_TMR0_SR0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E156069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000003Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
